colin
/
Hazard3
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Minimal RV32IMA + debug that fits on iCEBreaker. Not sure why area has regressed so much recently.

This commit is contained in:
Luke Wren 2021-12-05 02:16:54 +00:00
parent 12c79c0b41
commit 1fa773c67a
2 changed files with 6 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
example_soc/fpga/fpga_icebreaker.v
View File

@ -74,13 +74,16 @@ activity_led #(
);
example_soc #(
.MUL_FAST (1),
.EXTENSION_A (0),
.EXTENSION_C (0),
.EXTENSION_M (1),
.MUL_FAST (0),
.MULH_FAST (0),
.EXTENSION_ZBA (0),
.EXTENSION_ZBB (0),
.EXTENSION_ZBC (0),
.EXTENSION_ZBS (0),
.CSR_COUNTER (1)
.CSR_COUNTER (0)
) soc_u (
.clk (clk_sys),
.rst_n (rst_n_sys),

1
example_soc/soc/example_soc.v
View File

@ -241,6 +241,7 @@ hazard3_cpu_1port #(
.NUM_IRQ (1),
// Can be overridden from the defaults in hazard3_config.vh during
// instantiation of example_soc():
.EXTENSION_A (EXTENSION_A),
.EXTENSION_C (EXTENSION_C),
.EXTENSION_M (EXTENSION_M),
.EXTENSION_ZBA (EXTENSION_ZBA),