colin
/
Hazard3
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Update CSR readability/writability tests for new CSRs

This commit is contained in:
Luke Wren 2022-08-22 08:50:57 +01:00
parent 6e3799eed0
commit 6e2076268c
2 changed files with 12 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
test/sim/sw_testcases/csr_readable_umode.c
View File

@ -176,6 +176,12 @@ CSR was 323
CSR was 7a0
-> exception, mcause = 2, mpp = 0 // tdata1
CSR was 7a1
-> exception, mcause = 2, mpp = 0 // tdata2
CSR was 7a2
-> exception, mcause = 2, mpp = 0 // tinfo
CSR was 7a4
-> exception, mcause = 2, mpp = 0 // tcontrol
CSR was 7a5
-> exception, mcause = 2, mpp = 0 // dcsr
CSR was 7b0
-> exception, mcause = 2, mpp = 0 // dpc
@ -296,6 +302,9 @@ void read_all_csrs() {
(void)read_csr(mhpmevent3);
(void)read_csr(tselect);
(void)read_csr(tdata1);
(void)read_csr(tdata2);
(void)read_csr(tinfo);
(void)read_csr(tcontrol);
(void)read_csr(dcsr);
(void)read_csr(dpc);
(void)read_csr(dscratch0);

9
test/sim/sw_testcases/csr_writable.c
View File

@ -38,12 +38,6 @@ CSR was c80
CSR was c02
-> exception, mcause = 2 // write to instreth, read-only
CSR was c82
-> exception, mcause = 2 // write to tselect, unimplemented but we permit reads as a workaround for an OpenOCD bug
CSR was 7a0
-> exception, mcause = 2 // read of tdata1, unimplemented
CSR was 7a1
-> exception, mcause = 2 // write to tdata1, unimplemented
CSR was 7a1
-> exception, mcause = 2 // read of dcsr, D-mode
CSR was 7b0
-> exception, mcause = 2 // write to dcsr, D-mode
@ -161,6 +155,9 @@ int main() {
write_csr(mhpmevent3, read_csr(mhpmevent3 ));
write_csr(tselect, read_csr(tselect ));
write_csr(tdata1, read_csr(tdata1 ));
write_csr(tdata2, read_csr(tdata2 ));
write_csr(tinfo, read_csr(tinfo ));
write_csr(tcontrol, read_csr(tcontrol ));
write_csr(dcsr, read_csr(dcsr ));
write_csr(dpc, read_csr(dpc ));
write_csr(dscratch0, read_csr(dscratch0 ));