colin
/
Hazard3
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Merge pull request #23 from Wren6991/fix-dm-abstractauto-regno 

Fix abstract command using wrong register when initiated by abstractauto
This commit is contained in:
Luke Wren 2024-10-12 20:03:45 +01:00 committed by GitHub
parent a4412c0b00 cb700f30b1
commit 8272910121
No known key found for this signature in database
GPG Key ID: B5690EEEBB952194
1 changed files with 9 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
hdl/debug/dm/hazard3_dm.v
View File

@ -529,7 +529,6 @@ always @ (posedge clk or negedge rst_n) begin
end end
end end
// We only support abstractauto on data0 update (use case is bulk memory read/write)
reg abstractauto_autoexecdata; reg abstractauto_autoexecdata;
reg [1:0] abstractauto_autoexecprogbuf; reg [1:0] abstractauto_autoexecprogbuf;
@ -623,16 +622,19 @@ always @ (posedge clk or negedge rst_n) begin
acmd_prev_postexec <= 1'b0; acmd_prev_postexec <= 1'b0;
acmd_prev_transfer <= 1'b0; acmd_prev_transfer <= 1'b0;
acmd_prev_write <= 1'b0; acmd_prev_write <= 1'b0;
acmd_prev_regno <= 5'h0;
acmd_prev_unsupported <= 1'b1; acmd_prev_unsupported <= 1'b1;
end else if (!dmactive) begin end else if (!dmactive) begin
acmd_prev_postexec <= 1'b0; acmd_prev_postexec <= 1'b0;
acmd_prev_transfer <= 1'b0; acmd_prev_transfer <= 1'b0;
acmd_prev_write <= 1'b0; acmd_prev_write <= 1'b0;
acmd_prev_regno <= 5'h0;
acmd_prev_unsupported <= 1'b1; acmd_prev_unsupported <= 1'b1;
end else if (start_abstract_cmd && acmd_new) begin end else if (start_abstract_cmd && acmd_new) begin
acmd_prev_postexec <= acmd_new_postexec; acmd_prev_postexec <= acmd_new_postexec;
acmd_prev_transfer <= acmd_new_transfer; acmd_prev_transfer <= acmd_new_transfer;
acmd_prev_write <= acmd_new_write; acmd_prev_write <= acmd_new_write;
acmd_prev_regno <= acmd_new_regno;
acmd_prev_unsupported <= acmd_new_unsupported; acmd_prev_unsupported <= acmd_new_unsupported;
end end
end end
@ -640,6 +642,7 @@ end
wire acmd_postexec = acmd_new ? acmd_new_postexec : acmd_prev_postexec ; wire acmd_postexec = acmd_new ? acmd_new_postexec : acmd_prev_postexec ;
wire acmd_transfer = acmd_new ? acmd_new_transfer : acmd_prev_transfer ; wire acmd_transfer = acmd_new ? acmd_new_transfer : acmd_prev_transfer ;
wire acmd_write = acmd_new ? acmd_new_write : acmd_prev_write ; wire acmd_write = acmd_new ? acmd_new_write : acmd_prev_write ;
wire [4:0] acmd_regno = acmd_new ? acmd_new_regno : acmd_prev_regno ;
wire acmd_unsupported = acmd_new ? acmd_new_unsupported : acmd_prev_unsupported; wire acmd_unsupported = acmd_new ? acmd_new_unsupported : acmd_prev_unsupported;
always @ (*) begin always @ (*) begin
@ -745,8 +748,8 @@ wire [N_HARTS-1:0] hart_instr_data_vld_nxt = {{N_HARTS-1{1'b0}},
} << hartsel; } << hartsel;
wire [31:0] hart_instr_data_nxt = wire [31:0] hart_instr_data_nxt =
acmd_state_nxt == S_ISSUE_REGWRITE ? 32'hbff02073 | {20'd0, acmd_new_regno, 7'd0} : // csrr xx, dmdata0 acmd_state_nxt == S_ISSUE_REGWRITE ? 32'hbff02073 | {20'd0, acmd_regno, 7'd0} : // csrr xx, dmdata0
acmd_state_nxt == S_ISSUE_REGREAD ? 32'hbff01073 | {12'd0, acmd_new_regno, 15'd0} : // csrw dmdata0, xx acmd_state_nxt == S_ISSUE_REGREAD ? 32'hbff01073 | {12'd0, acmd_regno, 15'd0} : // csrw dmdata0, xx
acmd_state_nxt == S_ISSUE_PROGBUF0 ? progbuf0 : acmd_state_nxt == S_ISSUE_PROGBUF0 ? progbuf0 :
acmd_state_nxt == S_ISSUE_PROGBUF1 ? progbuf1 : acmd_state_nxt == S_ISSUE_PROGBUF1 ? progbuf1 :
32'h00100073; // ebreak 32'h00100073; // ebreak