colin
/
Hazard3
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Fix remaining fallout from tb args change

This commit is contained in:
Luke Wren 2021-12-11 09:53:39 +00:00
parent 6d55cd2d55
commit 933f2cd65c
3 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
test/sim/coremark/Makefile
View File

@ -1,7 +1,7 @@
APP := coremark APP := coremark
MAX_CYCLES := 100000000 MAX_CYCLES := 100000000
CROSS_PREFIX ?= /opt/riscv/unstable/bin/riscv32-unknown-elf- CROSS_PREFIX ?= riscv32-unknown-elf-
TBDIR ?= ../tb_cxxrtl TBDIR ?= ../tb_cxxrtl
@ -13,7 +13,7 @@ TBDIR ?= ../tb_cxxrtl
all: run all: run
run: $(APP).bin run: $(APP).bin
$(TBDIR)/tb $(APP).bin --cycles $(MAX_CYCLES) $(TBDIR)/tb --bin $(APP).bin --cycles $(MAX_CYCLES)
waves: $(APP).bin waves: $(APP).bin
$(TBDIR)/tb $(APP).bin $(APPNAME)_run.vcd --cycles $(MAX_CYCLES) $(TBDIR)/tb $(APP).bin $(APPNAME)_run.vcd --cycles $(MAX_CYCLES)

2
test/sim/embench/embench-iot

@ -1 +1 @@
Subproject commit 64250035f295b76f25a1c42eb9b8deedd3392de5 Subproject commit 97bf4b8e15e3bb8654896aaca66399f26db6d657

2
test/sim/riscv-compliance/riscv-arch-test

@ -1 +1 @@
Subproject commit c0d882b47181b63b22b4cf4e41b50bf707e2f3e5 Subproject commit b436dd0939c968f2c3da86bb9b63bb2dfe03b134