Luke Wren 3703b1fc4c Allow use of cir_flush_behind in frontend_match formal tb		2022-06-13 20:36:15 +01:00
..
bus_compliance_1port	Add single-port bus compliance. Fix adapter not re-arbitrating following an ERROR response, causing a squashed younger load-store to remain presented to the bus.	2021-12-18 15:41:05 +00:00
bus_compliance_2port	Add single-port bus compliance. Fix adapter not re-arbitrating following an ERROR response, causing a squashed younger load-store to remain presented to the bus.	2021-12-18 15:41:05 +00:00
common	Add single-port bus compliance. Fix adapter not re-arbitrating following an ERROR response, causing a squashed younger load-store to remain presented to the bus.	2021-12-18 15:41:05 +00:00
frontend_fetch_match	Allow use of cir_flush_behind in frontend_match formal tb	2022-06-13 20:36:15 +01:00
instruction_fetch_match	Redesign fetch queue: 2x32 + 3x16 -> 6x16.	2022-06-12 02:44:08 +01:00
riscv-formal	Fix two frontend bugs: possibility for fetch to be blocked at CIR whilst also not going to FIFO (fixed by making those signals the complement of each other) and typo in the shift value for shifting into a CIR with 32 bits of contents, which is only reachable via a CIR-locked branch to an unaligned address.	2022-06-13 01:23:32 +01:00
.gitignore	Add simple formal bus properties check	2021-05-30 10:19:42 +01:00