Luke Wren 449348f459 Fix bug where an IRQ can fire during load/store dphase, followed by dphase bus exception. ... Result was that the exception would sample the IRQ vector PC rather than the load/store instruction PC. Fix by fencing off on in-flight dphases before asserting the IRQ. This adds a cycle of jitter to IRQs, but is required for correct operation without adding a full exception-gathering pipeline.		2021-12-07 19:24:53 +00:00
..
csr.adoc	Fix bug where an IRQ can fire during load/store dphase, followed by dphase bus exception.	2021-12-07 19:24:53 +00:00
debug.adoc	More docs cleanup	2021-12-02 02:29:34 +00:00
instruction_timings.adoc	Fix bug where an IRQ can fire during load/store dphase, followed by dphase bus exception.	2021-12-07 19:24:53 +00:00
introduction.adoc	Add A bit to MISA, update docs	2021-12-07 05:10:20 +00:00