(previous monitor logic was ok when fetch faults weren't implemented. If the blanked instruction has side effects, these will break other test properties, which we would detect.) |
||
|---|---|---|
| .. | ||
| bus_compliance_1port | ||
| bus_compliance_2port | ||
| common | ||
| instruction_fetch_match | ||
| riscv-formal | ||
| .gitignore | ||