remove unit test file with regex (#42)
Signed-off-by: xiang.zhang <xiang.zhang@verisilicon.com>
This commit is contained in:
parent
b38cad9f1d
commit
fd15d507f2
|
|
@ -28,9 +28,14 @@ if(ENABLE_LAYOUT_INFER)
|
||||||
${LAYOUT_INFER_FRAMEWORK_SRCS}
|
${LAYOUT_INFER_FRAMEWORK_SRCS}
|
||||||
${LAYOUT_INFER_OP_SRCS}
|
${LAYOUT_INFER_OP_SRCS}
|
||||||
)
|
)
|
||||||
list(REMOVE_ITEM SRC ./transform/layout_inference_test.cc)
|
|
||||||
endif()
|
endif()
|
||||||
|
|
||||||
|
foreach(src_file ${SRC})
|
||||||
|
if(${src_file} MATCHES ".*_test\.cc")
|
||||||
|
list(REMOVE_ITEM SRC ${src_file})
|
||||||
|
endif()
|
||||||
|
endforeach()
|
||||||
|
|
||||||
add_library(${TARGET_NAME} SHARED ${SRC})
|
add_library(${TARGET_NAME} SHARED ${SRC})
|
||||||
target_link_libraries(${TARGET_NAME} PRIVATE
|
target_link_libraries(${TARGET_NAME} PRIVATE
|
||||||
-Wl,--whole-archive tim_internal -Wl,--no-whole-archive)
|
-Wl,--whole-archive tim_internal -Wl,--no-whole-archive)
|
||||||
|
|
|
||||||
Loading…
Reference in New Issue