If Executable object doesn't bind with a concrete DeviceID,
it will go first device by default.
When run multi executable with multi device, the behavior is not
expected. Fixed by attach device id with CompileOption.
Signed-off-by: xiang.zhang <xiang.zhang@verisilicon.com>
Convert float16 bias tensor to float32 to meet condition of NN
convolution in driver
Caution: Clang version requires minimum 15.0
Type: Code Improvement
Issue: bugzilla id:32785 | jira id VIVD-744
Signed-off-by: Feiyue Chen <Feiyue.Chen@verisilicon.com>
Support tensor cache while create tensor
Tensor can be shared between different operations, if tensor have
identical data and quantization parameter, they should share same
low-level tensor object to save memory.
In tim-vx, introduce a tensor cache which key is md5sum and value is
low-level tensor object. If up-coming tensor have same md5sum, the
cached tensor object reused for tensor creation.
Type: New feature
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
Co-authored-by: Chen Xin <jack.chen@verisilicon.com>
If graph has free INPUT or OUTPUT, modified error to
warning when check in graph compile
Type: Code refine
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
Co-authored-by: Chen Xin <jack.chen@verisilicon.com>
* Fixed the IOtensor order difference between src_graph and infer_graph
Graph Input/Output tensor sequence may changed after graph
transformation(layout infer), it is difficult to get the IO mapping
between original graph and final graph.
Clients such as the Android Support Library create tensors using the
original input/output order, which may not be the same as the input
order of src_graph, the data can not be setup correctly.
Solution:
Decide the order of inputs/outputs while creating tensor not at binding to
operation. The order of binding could be change in each transform.
Type:Code improvement
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
* Fixed maxpoolgrad maxpoolwithargmax2 cases
Some tensors created with wrong attr
Type: Bug fix
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
---------
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
Co-authored-by: Chen Xin <jack.chen@verisilicon.com>
Added new API for tim::vx::Context::CreateGraph with a CompileOption
Only one option added in CompileOption:
relax_mode : Run float32 mode with bfloat16
Signed-off-by: xiang.zhang <xiang.zhang@verisilicon.com>
Disable conversion since this will impact the precision. User should enable this conversion explicitly.
Signed-off-by: Jia <juku.jia@verisilicon.com>
Co-authored-by: Jia <juku.jia@verisilicon.com>
Sven
Chen Feiyue
chxin66
Tang
Kee
Dahan Gong
onepick
liyuenan
Chen Xin
Zongwu.Yang
Kainan Cha
Jiang Bo