Chen Xin
|
9b13b6f677
|
Replace name direct_map_op with builtin_op
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
|
2022-09-19 10:21:19 +08:00 |
chxin66
|
eb21143987
|
Support specifying pad_mode in pad (#355)
https://github.com/VeriSilicon/TIM-VX/issues/307
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
Co-authored-by: Chen Xin <jack.chen@verisilicon.com>
|
2022-04-14 19:55:47 +08:00 |
|
chxin66
|
cea11422b8
|
Added RNNCell & unit test (#249)
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
Co-authored-by: Chen Xin <jack.chen@verisilicon.com>
|
2021-12-29 11:08:24 +08:00 |
yuenan.li
|
29f1efc492
|
add API 'Clone' to tim_vx op and support default layout inference
Signed-off-by: yuenan.li <yuenan.li@verisilicon.com>
|
2021-07-06 12:29:18 +08:00 |
jing.tang
|
3339135c82
|
add docs for ops
|
2021-05-21 18:39:59 +08:00 |
Jiang Bo
|
7972af0697
|
Initial Commit for VERSION 1.1.28
Signed-off-by: Jiang Bo <bo.jiang@verisilicon.com>
|
2021-01-11 18:27:48 +08:00 |