Chen Xin
|
9b13b6f677
|
Replace name direct_map_op with builtin_op
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
|
2022-09-19 10:21:19 +08:00 |
chxin66
|
cea11422b8
|
Added RNNCell & unit test (#249)
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
Co-authored-by: Chen Xin <jack.chen@verisilicon.com>
|
2021-12-29 11:08:24 +08:00 |
|
chxin66
|
1f85d21558
|
mapped signal frame & unit test (#234)
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
Co-authored-by: Chen Xin <jack.chen@verisilicon.com>
|
2021-12-09 10:33:40 +08:00 |
|
Chen Xin
|
6f2e92ffa6
|
Add shuffle_channel support & test for tim::vx
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
|
2021-09-07 22:44:57 +08:00 |