Feiyue Chen
|
8b8d09aea3
|
added Rcp op & modified test_utils
|
2022-09-22 12:15:02 +08:00 |
Chen Xin
|
9b13b6f677
|
Replace name direct_map_op with builtin_op
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
|
2022-09-19 10:21:19 +08:00 |
MESeraph
|
eab0d807a6
|
Added Ceil & unit test (#381)
* Added Ceil & unit test
* Added Round & Unit test
|
2022-05-05 17:11:31 +08:00 |
chxin66
|
cea11422b8
|
Added RNNCell & unit test (#249)
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
Co-authored-by: Chen Xin <jack.chen@verisilicon.com>
|
2021-12-29 11:08:24 +08:00 |
yuenan.li
|
29f1efc492
|
add API 'Clone' to tim_vx op and support default layout inference
Signed-off-by: yuenan.li <yuenan.li@verisilicon.com>
|
2021-07-06 12:29:18 +08:00 |
jing.tang
|
3339135c82
|
add docs for ops
|
2021-05-21 18:39:59 +08:00 |
Kainan Cha
|
d92e08e502
|
Add support for Cast and Floor operation
Signed-off-by: Kainan Cha <kainan.zha@verisilicon.com>
|
2021-05-11 18:45:28 +08:00 |
|
Kainan Cha
|
165b3fcf8f
|
Minor clean up
Fix typos and move functions into appropriate files
Signed-off-by: Kainan Cha <kainan.zha@verisilicon.com>
|
2021-04-07 13:03:56 +08:00 |
Kainan Cha
|
0d7afd9d51
|
Minor cleanup
Signed-off-by: Kainan Cha <kainan.cha@verisilicon.com>
|
2021-03-19 11:12:12 +08:00 |
Jiang Bo
|
7972af0697
|
Initial Commit for VERSION 1.1.28
Signed-off-by: Jiang Bo <bo.jiang@verisilicon.com>
|
2021-01-11 18:27:48 +08:00 |