chxin66
|
308a967bcf
|
Support build openssl from local repo (#582)
Type: Code Improvement
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
Co-authored-by: Chen Xin <jack.chen@verisilicon.com>
|
2023-05-05 23:38:39 +08:00 |
zhouheng.zheng
|
a21214f76a
|
complete custom op readme
|
2023-02-07 22:05:58 +08:00 |
ZhangXiang
|
f728e1b42d
|
Update overview diagram
Signed-off-by: ZhangXiang <Xiang.Zhang@verisilicon.com>
|
2022-08-03 09:06:32 +08:00 |
Tang
|
128d19b448
|
update Operators.md
|
2022-08-02 09:59:15 +08:00 |
Kainan Cha
|
e21e02bf2c
|
Update Programming_Guide.md
Update descriptions about Tensors
|
2022-06-11 00:54:29 +08:00 |
Antkillerfarm
|
b916e1301a
|
Add Broadcast op (#365)
|
2022-04-18 15:45:15 +08:00 |
Sven
|
6412bd4ea5
|
Add customized operator document (#323)
Signed-off-by: ZhangXiang <Xiang.Zhang@verisilicon.com>
|
2022-03-18 10:08:27 +08:00 |
Sven
|
e6eeb5dbee
|
Update component diagram and README.md (#269)
Signed-off-by: ZhangXiang <Xiang.Zhang@verisilicon.com>
|
2022-01-17 01:13:20 +08:00 |
Antkillerfarm
|
e001d53ddf
|
remove 64bit data type from doc (#230)
|
2021-11-29 11:02:44 +08:00 |
Kainan Cha
|
5071ba9cd4
|
Add TIM-VX Architecture overview (#197)
Signed-off-by: Kainan Cha <kainan.zha@verisilicon.com>
Co-authored-by: Kainan Cha <kainan.zha@verisilicon.com>
|
2021-10-21 19:31:41 +08:00 |
Xiafei Mao
|
17f0dde5ba
|
Update Operators.md
Change the formula of BatchNorm Op
|
2021-10-09 10:55:12 +08:00 |
Antkillerfarm
|
fa930678ea
|
add Programming_Guide.md & Operators.md (#157)
|
2021-08-24 12:42:46 +08:00 |
jing.tang
|
ebad62ab02
|
[NNRT-1111] add memory layout for doc
|
2021-06-01 16:59:55 +08:00 |
jing.tang
|
3339135c82
|
add docs for ops
|
2021-05-21 18:39:59 +08:00 |
jing.tang
|
a85fe89cf6
|
add docs for ops
|
2021-05-21 18:39:59 +08:00 |