zhao.xia
b4b6a369a7
Add map for InstanceNormalization
...
Currently instance normalization only support float32 data type.
Signed-off-by: zhao.xia <zhao.xia@verisilicon.com>
2021-05-20 12:41:25 +08:00
Kainan Cha
7c0d2f59bb
Update op README
...
Signed-off-by: Kainan Cha <kainan.zha@verisilicon.com>
2021-05-20 06:15:46 +08:00
Kainan Cha
baea9b827f
Add ANEURALNETWORKS API reference
...
Signed-off-by: Kainan Cha <kainan.zha@verisilicon.com>
2021-05-18 14:24:17 +08:00
Kainan Cha
7770a8fd91
Update Op README
...
Signed-off-by: Kainan Cha <kainan.zha@verisilicon.com>
2021-05-18 02:07:52 +08:00
Kainan Cha
e05b6f7404
Update operation README with reference
...
These links are for reference only, actually implementation
may vary in terms of dimensions and parameters supported.
Signed-off-by: Kainan Cha <kainan.zha@verisilicon.com>
2021-05-18 01:58:08 +08:00
Kainan Cha
301d88a5a6
Add support for relational ops
...
Signed-off-by: Kainan Cha <kainan.zha@verisilicon.com>
2021-05-11 23:39:22 +08:00
Kainan Cha
d92e08e502
Add support for Cast and Floor operation
...
Signed-off-by: Kainan Cha <kainan.zha@verisilicon.com>
2021-05-11 18:45:28 +08:00
Kainan Cha
c2e10efb50
Add support for Reorg
...
The Reorg implementation is that of YOLOv2.
Signed-off-by: Kainan Cha <kainan.zha@verisilicon.com>
2021-05-11 10:57:56 +08:00
zhengzhouheng
eff71c38bf
add argmin and argmax op
2021-04-16 00:34:29 +08:00
yuenan.li
c9d3416c6b
Add the Squeeze op
...
Signed-off-by: yuenan.li <yuenan.li@verisilicon.com>
2021-04-15 11:22:48 +08:00
zhengzhouheng
dc67e9ac63
add the Stack op
2021-04-07 19:57:28 +08:00
zhengzhouheng
07fc3b9914
add the clip, dropout, batchnorm op
2021-04-07 13:00:41 +08:00
Kainan Cha
90a52ea6c9
Add support for Mish, SoftRelu and HardSigmoid
...
Signed-off-by: Kainan Cha <kainan.cha@verisilicon.com>
2021-03-31 12:00:02 +08:00
Kainan Cha
c569555f1f
Use FCL2 instead of FCL which supports axis
...
Signed-off-by: Kainan Cha <kainan.zha@verisilicon.com>
2021-03-29 17:08:22 +08:00
yuenan.li
8f1c33ea83
add README.md for op support
...
Signed-off-by: yuenan.li <yuenan.li@verisilicon.com>
2021-03-16 11:46:57 +08:00