xiang.zhang
|
e27e15925c
|
Add unidirectional sequence lstm support
Signed-off-by: xiang.zhang <xiang.zhang@verisilicon.com>
|
2021-08-09 13:43:33 +08:00 |
yuenan.li
|
29f1efc492
|
add API 'Clone' to tim_vx op and support default layout inference
Signed-off-by: yuenan.li <yuenan.li@verisilicon.com>
|
2021-07-06 12:29:18 +08:00 |
zhao.xia
|
37f686c34d
|
Remove DownScaleSizeRounding type
Use RoundType instead of DownScaleSizeRounding.
Signed-off-by: zhao.xia <zhao.xia@verisilicon.com>
|
2021-05-25 16:48:50 +08:00 |
Zongwu.Yang
|
77b801a590
|
Add layout inference feature (#34)
* mobilenet_v1_1.0_224_quant.tflite pass
* inception_v1_224_quant.tflite pass
* ssd_mobilenet_v2_fpnlite_320x320_coco17_quant.tflite pass
Signed-off-by: Zongwu Yang <zongwu.yang@verisilicon.com>
|
2021-05-08 09:29:47 +08:00 |
Jiang Bo
|
7972af0697
|
Initial Commit for VERSION 1.1.28
Signed-off-by: Jiang Bo <bo.jiang@verisilicon.com>
|
2021-01-11 18:27:48 +08:00 |