chxin66
|
cea11422b8
|
Added RNNCell & unit test (#249)
Signed-off-by: Chen Xin <jack.chen@verisilicon.com>
Co-authored-by: Chen Xin <jack.chen@verisilicon.com>
|
2021-12-29 11:08:24 +08:00 |
yuenan.li
|
29f1efc492
|
add API 'Clone' to tim_vx op and support default layout inference
Signed-off-by: yuenan.li <yuenan.li@verisilicon.com>
|
2021-07-06 12:29:18 +08:00 |
|
yuenan.li
|
1f08618403
|
Supprt layout inference for Operations
Signed-off-by: yuenan.li <yuenan.li@verisilicon.com>
|
2021-06-02 00:53:11 +08:00 |
|
yuenan.li
|
0e422b1e6a
|
Map [NNRT-824]LeakyRelu/[NNRT-817]LogicalOr/And/[NNRT-831]GatherNd
Signed-off-by: yuenan.li <yuenan.li@verisilicon.com>
|
2021-01-19 16:44:43 +08:00 |