colin
/
TIM-VX
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
TIM-VX/include/tim/vx
History
yuenan.li 0e422b1e6a Map [NNRT-824]LeakyRelu/[NNRT-817]LogicalOr/And/[NNRT-831]GatherNd 
Signed-off-by: yuenan.li <yuenan.li@verisilicon.com>
 		2021-01-19 16:44:43 +08:00
..
ops Map [NNRT-824]LeakyRelu/[NNRT-817]LogicalOr/And/[NNRT-831]GatherNd 2021-01-19 16:44:43 +08:00
context.h Initial Commit for VERSION 1.1.28 2021-01-11 18:27:48 +08:00
graph.h Initial Commit for VERSION 1.1.28 2021-01-11 18:27:48 +08:00
operation.h Initial Commit for VERSION 1.1.28 2021-01-11 18:27:48 +08:00
tensor.h Initial Commit for VERSION 1.1.28 2021-01-11 18:27:48 +08:00
types.h Initial Commit for VERSION 1.1.28 2021-01-11 18:27:48 +08:00