abstractaccelerator/tools/Makefile

191 lines
6.3 KiB
Makefile
Raw Normal View History

2019-06-04 22:57:48 +08:00
# SPDX-License-Identifier: Apache-2.0
2020-02-20 10:25:04 +08:00
# Copyright 2020 Western Digital Corporation or its affiliates.
#
2019-06-04 22:57:48 +08:00
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
2020-02-20 10:25:04 +08:00
#
2019-06-04 22:57:48 +08:00
# http://www.apache.org/licenses/LICENSE-2.0
2020-02-20 10:25:04 +08:00
#
2019-06-04 22:57:48 +08:00
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#
2021-01-28 01:36:43 +08:00
CONF_PARAMS = -set iccm_enable
2019-06-04 22:57:48 +08:00
# Check for RV_ROOT
ifeq (,$(wildcard ${RV_ROOT}/configs/swerv.config))
$(error env var RV_ROOT does not point to a valid dir! Exiting!)
endif
2021-01-28 01:36:43 +08:00
TEST_CFLAGS = -g -O3 -funroll-all-loops
ABI = -mabi=ilp32 -march=rv32imc
2019-06-04 22:57:48 +08:00
# Allow snapshot override
2020-02-20 10:25:04 +08:00
target = default
snapshot = $(target)
2019-06-04 22:57:48 +08:00
# Allow tool override
SWERV_CONFIG = ${RV_ROOT}/configs/swerv.config
2020-05-16 02:28:59 +08:00
IRUN = xrun
2019-06-04 22:57:48 +08:00
VCS = vcs
VERILATOR = verilator
2020-02-20 10:25:04 +08:00
VLOG = qverilog
2019-12-12 15:45:34 +08:00
RIVIERA = riviera
2019-06-04 22:57:48 +08:00
GCC_PREFIX = riscv64-unknown-elf
2020-02-20 10:25:04 +08:00
BUILD_DIR = snapshots/${snapshot}
TBDIR = ${RV_ROOT}/testbench
# Define default test name
TEST = hello_world
# Define default test directory
TEST_DIR = $(TBDIR)/asm
HEX_DIR = $(TBDIR)/hex
2021-01-28 01:36:43 +08:00
ifneq (,$(wildcard $(TBDIR)/tests/$(TEST)))
TEST_DIR = $(TBDIR)/tests/$(TEST)
endif
2019-06-04 22:57:48 +08:00
2020-02-20 10:25:04 +08:00
ifdef debug
DEBUG_PLUS = +dumpon
IRUN_DEBUG = -access +rc
IRUN_DEBUG_RUN = -input ${RV_ROOT}/testbench/input.tcl
VCS_DEBUG = -debug_access
2020-05-16 02:28:59 +08:00
VERILATOR_DEBUG = --trace
RIVIERA_DEBUG = +access +r
2019-06-04 22:57:48 +08:00
endif
2020-02-20 10:25:04 +08:00
# provide specific link file
ifeq (,$(wildcard $(TEST_DIR)/$(TEST).ld))
LINK = $(TBDIR)/link.ld
else
LINK = $(TEST_DIR)/$(TEST).ld
2019-06-04 22:57:48 +08:00
endif
2021-01-28 01:36:43 +08:00
OFILES = $(TEST).o
-include $(TEST_DIR)/$(TEST).mki
2020-02-20 10:25:04 +08:00
VPATH = $(TEST_DIR) $(BUILD_DIR) $(TBDIR)
TBFILES = $(TBDIR)/tb_top.sv $(TBDIR)/ahb_sif.sv
2020-05-16 02:28:59 +08:00
defines = $(BUILD_DIR)/common_defines.vh ${RV_ROOT}/design/include/swerv_types.sv
2020-02-20 10:25:04 +08:00
includes = -I${RV_ROOT}/design/include -I${RV_ROOT}/design/lib -I${BUILD_DIR}
2019-06-04 22:57:48 +08:00
# CFLAGS for verilator generated Makefiles. Without -std=c++11 it complains for `auto` variables
CFLAGS += "-std=c++11"
# Optimization for better performance; alternative is nothing for slower runtime (faster compiles)
# -O2 for faster runtime (slower compiles), or -O for balance.
2021-01-28 01:36:43 +08:00
VERILATOR_MAKE_FLAGS = OPT_FAST="-Os"
2019-06-04 22:57:48 +08:00
# Targets
all: clean verilator
clean:
2021-01-28 01:36:43 +08:00
rm -rf *.log *.s *.hex *.dis *.tbl irun* vcs* simv* *.map snapshots swerv* \
verilator* *.exe obj* *.o ucli.key vc_hdrs.h csrc *.csv \
work dataset.asdb library.cfg
2020-02-20 10:25:04 +08:00
# If define files do not exist, then run swerv.config.
${BUILD_DIR}/defines.h :
BUILD_PATH=${BUILD_DIR} ${SWERV_CONFIG} -target=$(target) $(CONF_PARAMS)
2021-01-28 01:36:43 +08:00
##################### Verilog Builds #####################################
2020-02-20 10:25:04 +08:00
verilator-build: ${TBFILES} ${BUILD_DIR}/defines.h test_tb_top.cpp
echo '`undef ASSERT_ON' >> ${BUILD_DIR}/common_defines.vh
2021-01-28 01:36:43 +08:00
$(VERILATOR) --cc -CFLAGS ${CFLAGS} $(defines) $(includes) \
2020-02-20 10:25:04 +08:00
-Wno-UNOPTFLAT \
-I${RV_ROOT}/testbench \
-f ${RV_ROOT}/testbench/flist \
${TBFILES} \
2020-05-16 02:28:59 +08:00
--top-module tb_top -exe test_tb_top.cpp --autoflush $(VERILATOR_DEBUG)
cp ${RV_ROOT}/testbench/test_tb_top.cpp obj_dir
2021-01-28 01:36:43 +08:00
$(MAKE) -j -C obj_dir/ -f Vtb_top.mk $(VERILATOR_MAKE_FLAGS)
2020-02-20 10:25:04 +08:00
touch verilator-build
vcs-build: ${TBFILES} ${BUILD_DIR}/defines.h
$(VCS) -full64 -assert svaext -sverilog +error+500 \
+incdir+${RV_ROOT}/design/lib \
+incdir+${RV_ROOT}/design/include \
+incdir+${BUILD_DIR} +libext+.v\
$(defines) -f ${RV_ROOT}/testbench/flist\
${TBFILES} \
-l vcs_compile.log
touch vcs-build
irun-build: ${TBFILES} ${BUILD_DIR}/defines.h
2020-05-16 02:28:59 +08:00
$(IRUN) -64bit -elaborate $(IRUN_DEBUG) -q -sv -sysv -nowarn CUVIHR -xmlibdirpath . -xmlibdirname swerv.build \
2020-02-20 10:25:04 +08:00
-incdir ${RV_ROOT}/design/lib -incdir ${RV_ROOT}/design/include -incdir ${BUILD_DIR} -vlog_ext +.vh+.h\
$(defines) -f ${RV_ROOT}/testbench/flist\
-top tb_top ${TBFILES} -I${RV_ROOT}/testbench \
2021-01-28 01:36:43 +08:00
-elaborate -snapshot $(snapshot) $(profile)
2020-02-20 10:25:04 +08:00
touch irun-build
riviera-build: ${TBFILES} ${BUILD_DIR}/defines.h
vlib work
vlog -work work \
+incdir+${RV_ROOT}/design/lib \
+incdir+${RV_ROOT}/design/include \
+incdir+${BUILD_DIR} +libext+.v $(defines) \
-f ${RV_ROOT}/testbench/flist \
${TBFILES}
touch riviera-build
2021-01-28 01:36:43 +08:00
##################### Simulation Runs #####################################
2020-02-20 10:25:04 +08:00
verilator: program.hex verilator-build
./obj_dir/Vtb_top ${DEBUG_PLUS}
irun: program.hex irun-build
2021-01-28 01:36:43 +08:00
$(IRUN) -64bit +lic_queue -licqueue -status -xmlibdirpath . -xmlibdirname swerv.build \
-snapshot ${snapshot} -r ${snapshot} $(IRUN_DEBUG_RUN) $(profile)
2020-02-20 10:25:04 +08:00
vcs: program.hex vcs-build
./simv $(DEBUG_PLUS) +vcs+lic+wait -l vcs.log
2020-05-16 02:28:59 +08:00
2020-02-20 10:25:04 +08:00
vlog: program.hex ${TBFILES} ${BUILD_DIR}/defines.h
$(VLOG) -l vlog.log -sv -mfcu +incdir+${BUILD_DIR}+${RV_ROOT}/design/include+${RV_ROOT}/design/lib\
2021-01-28 01:36:43 +08:00
$(defines) -f ${RV_ROOT}/testbench/flist ${TBFILES} -R +nowarn3829 ${DEBUG_PLUS}
2020-02-20 10:25:04 +08:00
riviera: program.hex riviera-build
vsim -c -lib work ${DEBUG_PLUS} ${RIVIERA_DEBUG} tb_top -do "run -all; exit" -l riviera.log
2021-01-28 01:36:43 +08:00
##################### Test Build #####################################
2020-02-20 10:25:04 +08:00
ifeq ($(shell which $(GCC_PREFIX)-gcc 2> /dev/null),)
program.hex: ${BUILD_DIR}/defines.h
@echo " !!! No $(GCC_PREFIX)-gcc in path, using canned hex files !!"
2020-09-19 04:34:02 +08:00
cp ${HEX_DIR}/$(TEST).hex program.hex
2020-02-20 10:25:04 +08:00
else
ifneq (,$(wildcard $(TEST_DIR)/$(TEST).makefile))
program.hex:
$(MAKE) -f $(TEST_DIR)/$(TEST).makefile
2019-06-04 22:57:48 +08:00
else
2021-01-28 01:36:43 +08:00
program.hex: $(OFILES) $(LINK)
2020-02-20 10:25:04 +08:00
@echo Building $(TEST)
2021-01-28 01:36:43 +08:00
$(GCC_PREFIX)-gcc $(ABI) -Wl,-Map=$(TEST).map -lgcc -T$(LINK) -o $(TEST).exe $(OFILES) -nostartfiles $(TEST_LIBS)
2020-09-19 04:34:02 +08:00
$(GCC_PREFIX)-objcopy -O verilog $(TEST).exe program.hex
2020-02-20 10:25:04 +08:00
$(GCC_PREFIX)-objdump -S $(TEST).exe > $(TEST).dis
@echo Completed building $(TEST)
%.o : %.s ${BUILD_DIR}/defines.h
2021-01-28 01:36:43 +08:00
$(GCC_PREFIX)-cpp -I${BUILD_DIR} $< > $*.cpp.s
$(GCC_PREFIX)-as $(ABI) $*.cpp.s -o $@
2020-02-20 10:25:04 +08:00
%.o : %.c ${BUILD_DIR}/defines.h
2020-05-16 02:28:59 +08:00
$(GCC_PREFIX)-gcc -I${BUILD_DIR} ${TEST_CFLAGS} ${ABI} -nostdlib -c $< -o $@
2019-06-04 22:57:48 +08:00
endif
2020-02-20 10:25:04 +08:00
endif
2019-06-04 22:57:48 +08:00
help:
@echo Make sure the environment variable RV_ROOT is set.
@echo Possible targets: verilator vcs irun vlog riviera help clean all verilator-build irun-build vcs-build riviera-build program.hex
2019-06-04 22:57:48 +08:00
2020-05-16 02:28:59 +08:00
.PHONY: help clean verilator vcs irun vlog riviera