colin
/
abstractaccelerator
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
abstractaccelerator/VexRiscv/sim/gdbinit

4 lines
75 B
Plaintext
Raw Normal View History

Enable VexRiscv murax jtag simulator by verilator.
2022-02-26 22:34:25 +08:00
target extended-remote :3333
set remotetimeout 2000
monitor reset halt
load