colin
/
abstractaccelerator
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Merge pull request #75 from olofk/snapshot_dir 

Adapt FuseSoC SweRV config generator wrt new snapshot dir
This commit is contained in:
Ajay Nath 2020-09-22 13:41:35 -04:00 committed by GitHub
parent f32b634c16 2627ccc82b
commit 1e8c6e3813
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
configs/swerv_config_gen.py
View File

@ -14,14 +14,14 @@ class SwervConfigGenerator(Generator):
def run(self): def run(self):
script_root = os.path.abspath(os.path.join(os.path.dirname(sys.argv[0]), '..')) script_root = os.path.abspath(os.path.join(os.path.dirname(sys.argv[0]), '..'))
files = [ files = [
{"configs/snapshots/default/common_defines.vh" : { {"snapshots/default/common_defines.vh" : {
"copyto" : "config/common_defines.vh", "copyto" : "config/common_defines.vh",
"file_type" : "systemVerilogSource"}}, "file_type" : "systemVerilogSource"}},
{"configs/snapshots/default/pic_ctrl_verilator_unroll.sv" : { {"snapshots/default/pic_ctrl_verilator_unroll.sv" : {
"copyto" : "config/pic_ctrl_verilator_unroll.sv", "copyto" : "config/pic_ctrl_verilator_unroll.sv",
"is_include_file" : True, "is_include_file" : True,
"file_type" : "systemVerilogSource"}}, "file_type" : "systemVerilogSource"}},
{"configs/snapshots/default/pic_map_auto.h" : { {"snapshots/default/pic_map_auto.h" : {
"copyto" : "config/pic_map_auto.h", "copyto" : "config/pic_map_auto.h",
"is_include_file" : True, "is_include_file" : True,
"file_type" : "systemVerilogSource"}}] "file_type" : "systemVerilogSource"}}]