refine define file build
This commit is contained in:
parent
1d8069026b
commit
3be1146718
|
@ -6,9 +6,6 @@ GCC_PREFIX = /opt/riscv/bin/riscv64-unknown-elf
|
||||||
TEST_CFLAGS = -g -O3 -funroll-all-loops
|
TEST_CFLAGS = -g -O3 -funroll-all-loops
|
||||||
ABI = -mabi=ilp32 -march=rv32imc
|
ABI = -mabi=ilp32 -march=rv32imc
|
||||||
|
|
||||||
# Allow snapshot override
|
|
||||||
target = default
|
|
||||||
|
|
||||||
# Allow tool override
|
# Allow tool override
|
||||||
VERILATOR = verilator
|
VERILATOR = verilator
|
||||||
TESTDIR = ${PWD}
|
TESTDIR = ${PWD}
|
||||||
|
@ -48,7 +45,7 @@ clean:
|
||||||
|
|
||||||
# If define files do not exist, then run swerv.config.
|
# If define files do not exist, then run swerv.config.
|
||||||
${BUILD_DIR}/defines.h :
|
${BUILD_DIR}/defines.h :
|
||||||
BUILD_PATH=${BUILD_DIR} ${SWERV_CONFIG} -target=$(target) -set iccm_enable
|
BUILD_PATH=${BUILD_DIR} ${SWERV_CONFIG} -target=default -set iccm_enable
|
||||||
|
|
||||||
##################### Verilog Builds #####################################
|
##################### Verilog Builds #####################################
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue