Fixed FPGA build error
This commit is contained in:
parent
c89f6b7511
commit
aa2bc2269d
|
@ -48,8 +48,8 @@ module dmi_jtag_to_core_sync (
|
||||||
// synchronizers
|
// synchronizers
|
||||||
always @ ( posedge clk or negedge rst_n) begin
|
always @ ( posedge clk or negedge rst_n) begin
|
||||||
if(!rst_n) begin
|
if(!rst_n) begin
|
||||||
rden <= '0;
|
rden <= 3'b0;
|
||||||
wren <= '0;
|
wren <= 3'b0;
|
||||||
end
|
end
|
||||||
else begin
|
else begin
|
||||||
rden <= {rden[1:0], rd_en};
|
rden <= {rden[1:0], rd_en};
|
||||||
|
|
Loading…
Reference in New Issue