abstractaccelerator/VexRiscv/fpga/gen/synth.ys

6 lines
164 B
Plaintext

read_verilog ../Murax.v
hierarchy -check -top Murax
synth -run coarse; opt -fine
write_verilog -noexpr -noattr gen/synth.v
synth_ecp5 -top Murax -json gen/soc.json