Joseph Rahmeh 3820e84e20 Move declarations to top of Verilog file to fix fpga compile issues.		2019-10-15 13:14:36 -07:00
..
default	Move declarations to top of Verilog file to fix fpga compile issues.	2019-10-15 13:14:36 -07:00