colin
/
abstractaccelerator
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
156 Commits 1 Branch 0 Tags 68 MiB
Verilog 56.8%
SystemVerilog 30.2%
Perl 5.4%
C 5.1%
Assembly 1.1%
Other 1.3%
Go to file
colin 65545d5e03 Add VexRiscv. 2022-02-25 11:56:36 +00:00
Cores-SweRV Add fpga demo in Cores. 2022-02-21 07:52:52 +00:00
VexRiscv Add VexRiscv. 2022-02-25 11:56:36 +00:00
fpga Add clean before fpga ram make all 2022-02-17 06:21:42 +00:00
jtag add jtag to ESP32 2022-02-02 03:40:41 +00:00
opene906 Refine gdb sample code 2022-02-24 06:04:58 +00:00
xilinx Add xilinx readme. 2022-02-21 07:53:02 +00:00
Readme.md Add VexRiscv. 2022-02-25 11:56:36 +00:00

Readme.md

Weekend group

我们不卷，只是爱好。

自由的参与方式

分歧决议