|
Makefile
|
Add ivlpp to gen single file of RTL.
|
2023-01-05 21:28:53 +08:00 |
|
demo.s
|
Refine uriscv to verilator.
|
2022-05-10 12:50:30 +00:00 |
|
include.f
|
Add ivlpp to gen single file of RTL.
|
2023-01-05 21:28:53 +08:00 |
|
ivlpp
|
Add ivlpp to gen single file of RTL.
|
2023-01-05 21:28:53 +08:00 |
|
link.ld
|
Refine uriscv to verilator.
|
2022-05-10 12:50:30 +00:00 |
|
soc.mk
|
Add ivlpp to gen single file of RTL.
|
2023-01-05 21:28:53 +08:00 |
|
soc_sim.v
|
Refine uriscv to verilator.
|
2022-05-10 12:50:30 +00:00 |
|
soc_top.v
|
Refine uriscv to verilator.
|
2022-05-10 12:50:30 +00:00 |
|
tcm_mem.v
|
Add uriscv, a smallest riscv implementation.
|
2022-05-10 04:19:18 +00:00 |
|
tcm_mem_ram.v
|
Refine uriscv to verilator.
|
2022-05-10 12:50:30 +00:00 |
|
test.elf
|
Add uriscv, a smallest riscv implementation.
|
2022-05-10 04:19:18 +00:00 |
|
test_soc_sim.cpp
|
Refine uriscv to verilator.
|
2022-05-10 12:50:30 +00:00 |
|
top.v
|
Add ivlpp to gen single file of RTL.
|
2023-01-05 21:28:53 +08:00 |
c57450fa1c