2020-01-23 06:22:50 +08:00
|
|
|
# SPDX-License-Identifier: Apache-2.0
|
2020-03-05 07:36:01 +08:00
|
|
|
# Copyright 2020 Western Digital Corporation or its affiliates.
|
2020-01-23 06:22:50 +08:00
|
|
|
#
|
|
|
|
# Licensed under the Apache License, Version 2.0 (the "License");
|
|
|
|
# you may not use this file except in compliance with the License.
|
|
|
|
# You may obtain a copy of the License at
|
|
|
|
#
|
|
|
|
# http://www.apache.org/licenses/LICENSE-2.0
|
|
|
|
#
|
|
|
|
# Unless required by applicable law or agreed to in writing, software
|
|
|
|
# distributed under the License is distributed on an "AS IS" BASIS,
|
|
|
|
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
|
|
|
# See the License for the specific language governing permissions and
|
|
|
|
# limitations under the License.
|
|
|
|
#
|
|
|
|
|
2020-11-18 02:25:18 +08:00
|
|
|
CONF_PARAMS = -set build_axi4
|
|
|
|
|
|
|
|
TEST_CFLAGS = -g -O3 -funroll-all-loops
|
|
|
|
ABI = -mabi=ilp32 -march=rv32imac
|
|
|
|
|
2020-01-23 06:22:50 +08:00
|
|
|
# Check for RV_ROOT
|
|
|
|
ifeq (,$(wildcard ${RV_ROOT}/configs/swerv.config))
|
|
|
|
$(error env var RV_ROOT does not point to a valid dir! Exiting!)
|
|
|
|
endif
|
|
|
|
|
|
|
|
# Allow snapshot override
|
|
|
|
target = default
|
|
|
|
snapshot = $(target)
|
|
|
|
|
|
|
|
# Allow tool override
|
|
|
|
SWERV_CONFIG = ${RV_ROOT}/configs/swerv.config
|
|
|
|
IRUN = xrun
|
|
|
|
VCS = vcs
|
2020-03-05 07:36:01 +08:00
|
|
|
VLOG = qverilog
|
2020-01-23 06:22:50 +08:00
|
|
|
VERILATOR = verilator
|
2020-11-20 23:38:02 +08:00
|
|
|
RIVIERA = riviera
|
2020-01-23 06:22:50 +08:00
|
|
|
GCC_PREFIX = riscv64-unknown-elf
|
|
|
|
BUILD_DIR = snapshots/${snapshot}
|
|
|
|
TBDIR = ${RV_ROOT}/testbench
|
|
|
|
|
|
|
|
# Define test name
|
2020-03-05 07:36:01 +08:00
|
|
|
TEST = hello_world
|
2020-01-23 06:22:50 +08:00
|
|
|
|
|
|
|
# Define test name
|
2020-11-18 02:25:18 +08:00
|
|
|
ifneq (,$(wildcard $(TBDIR)/asm/$(TEST).s))
|
|
|
|
TEST_DIR = ${TBDIR}/asm
|
|
|
|
else
|
|
|
|
ifneq (,$(wildcard $(TBDIR)/asm/$(TEST).c))
|
|
|
|
TEST_DIR = ${TBDIR}/asm
|
|
|
|
else
|
|
|
|
ifneq (,$(wildcard $(TBDIR)/tests/$(TEST)))
|
|
|
|
TEST_DIR = $(TBDIR)/tests/$(TEST)
|
|
|
|
else
|
|
|
|
TEST_DIR = ${TBDIR}/asm
|
|
|
|
endif
|
|
|
|
endif
|
|
|
|
endif
|
2020-03-05 07:36:01 +08:00
|
|
|
HEX_DIR = ${TBDIR}/hex
|
2020-01-23 06:22:50 +08:00
|
|
|
|
2020-11-18 02:25:18 +08:00
|
|
|
OFILES = $(TEST).o
|
|
|
|
|
2020-01-23 06:22:50 +08:00
|
|
|
ifdef debug
|
|
|
|
DEBUG_PLUS = +dumpon
|
|
|
|
IRUN_DEBUG = -access +rc
|
|
|
|
IRUN_DEBUG_RUN = -input ${RV_ROOT}/testbench/input.tcl
|
2020-11-18 02:25:18 +08:00
|
|
|
VCS_DEBUG = -debug_access
|
2020-03-05 07:36:01 +08:00
|
|
|
VERILATOR_DEBUG = --trace
|
2020-11-18 02:25:18 +08:00
|
|
|
RIVIERA_DEBUG = +access +r
|
2020-01-23 06:22:50 +08:00
|
|
|
endif
|
|
|
|
|
|
|
|
# provide specific link file
|
|
|
|
ifeq (,$(wildcard $(TEST_DIR)/$(TEST).ld))
|
2020-11-18 02:25:18 +08:00
|
|
|
LINK = $(BUILD_DIR)/link.ld
|
2020-01-23 06:22:50 +08:00
|
|
|
else
|
|
|
|
LINK = $(TEST_DIR)/$(TEST).ld
|
|
|
|
endif
|
|
|
|
|
|
|
|
VPATH = $(TEST_DIR) $(BUILD_DIR) $(TBDIR)
|
2020-11-18 02:25:18 +08:00
|
|
|
|
|
|
|
-include $(TEST_DIR)/$(TEST).mki
|
|
|
|
|
|
|
|
|
2020-01-23 06:22:50 +08:00
|
|
|
TBFILES = $(TBDIR)/tb_top.sv $(TBDIR)/ahb_sif.sv
|
|
|
|
|
|
|
|
defines = $(BUILD_DIR)/common_defines.vh
|
|
|
|
defines += ${RV_ROOT}/design/include/el2_def.sv
|
|
|
|
defines += $(BUILD_DIR)/el2_pdef.vh
|
|
|
|
includes = -I${BUILD_DIR}
|
|
|
|
|
|
|
|
# CFLAGS for verilator generated Makefiles. Without -std=c++11 it
|
|
|
|
# complains for `auto` variables
|
|
|
|
CFLAGS += "-std=c++11"
|
|
|
|
|
|
|
|
# Optimization for better performance; alternative is nothing for
|
|
|
|
# slower runtime (faster compiles) -O2 for faster runtime (slower
|
|
|
|
# compiles), or -O for balance.
|
2020-11-18 02:25:18 +08:00
|
|
|
VERILATOR_MAKE_FLAGS = OPT_FAST="-Os"
|
2020-01-23 06:22:50 +08:00
|
|
|
|
|
|
|
# Targets
|
|
|
|
all: clean verilator
|
|
|
|
|
|
|
|
clean:
|
|
|
|
rm -rf *.log *.s *.hex *.dis *.tbl irun* vcs* simv* snapshots swerv* \
|
2020-11-18 02:25:18 +08:00
|
|
|
verilator* *.exe obj* *.o ucli.key vc_hdrs.h csrc *.csv work\
|
2020-11-20 23:38:02 +08:00
|
|
|
dataset.asdb library.cfg vsimsa.cfg riviera-build wave.asdb
|
2020-11-18 02:25:18 +08:00
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
############ Model Builds ###############################
|
2020-01-23 06:22:50 +08:00
|
|
|
|
|
|
|
# If define files do not exist, then run swerv.config.
|
2020-11-18 02:25:18 +08:00
|
|
|
${BUILD_DIR}/defines.h:
|
2020-03-05 07:36:01 +08:00
|
|
|
BUILD_PATH=${BUILD_DIR} ${RV_ROOT}/configs/swerv.config -target=$(target) $(CONF_PARAMS)
|
2020-01-23 06:22:50 +08:00
|
|
|
|
|
|
|
verilator-build: ${TBFILES} ${BUILD_DIR}/defines.h test_tb_top.cpp
|
2020-11-18 02:25:18 +08:00
|
|
|
echo '`undef RV_ASSERT_ON' >> ${BUILD_DIR}/common_defines.vh
|
|
|
|
$(VERILATOR) --cc -CFLAGS ${CFLAGS} $(defines) \
|
2020-01-23 06:22:50 +08:00
|
|
|
$(includes) -I${RV_ROOT}/testbench -f ${RV_ROOT}/testbench/flist \
|
|
|
|
-Wno-WIDTH -Wno-UNOPTFLAT ${TBFILES} --top-module tb_top \
|
2020-03-05 07:36:01 +08:00
|
|
|
-exe test_tb_top.cpp --autoflush $(VERILATOR_DEBUG)
|
2020-01-23 06:22:50 +08:00
|
|
|
cp ${RV_ROOT}/testbench/test_tb_top.cpp obj_dir/
|
2020-11-18 02:25:18 +08:00
|
|
|
$(MAKE) -j -e -C obj_dir/ -f Vtb_top.mk $(VERILATOR_MAKE_FLAGS)
|
2020-01-23 06:22:50 +08:00
|
|
|
touch verilator-build
|
|
|
|
|
|
|
|
vcs-build: ${TBFILES} ${BUILD_DIR}/defines.h
|
|
|
|
$(VCS) -full64 -assert svaext -sverilog +define+RV_OPENSOURCE \
|
|
|
|
+error+500 +incdir+${RV_ROOT}/design/lib \
|
|
|
|
+incdir+${RV_ROOT}/design/include ${BUILD_DIR}/common_defines.vh \
|
|
|
|
+incdir+$(BUILD_DIR) +libext+.v $(defines) \
|
|
|
|
-f ${RV_ROOT}/testbench/flist ${TBFILES} -l vcs.log
|
|
|
|
touch vcs-build
|
|
|
|
|
|
|
|
irun-build: ${TBFILES} ${BUILD_DIR}/defines.h
|
|
|
|
$(IRUN) -64bit -elaborate $(IRUN_DEBUG) -q -sv -sysv -nowarn CUVIHR \
|
|
|
|
-xmlibdirpath . -xmlibdirname swerv.build \
|
|
|
|
-incdir ${RV_ROOT}/design/lib -incdir ${RV_ROOT}/design/include \
|
|
|
|
-vlog_ext +.vh+.h $(defines) -incdir $(BUILD_DIR) \
|
|
|
|
-f ${RV_ROOT}/testbench/flist -top tb_top ${TBFILES} \
|
2020-11-18 02:25:18 +08:00
|
|
|
-I${RV_ROOT}/testbench -elaborate -snapshot ${snapshot} $(profile)
|
2020-01-23 06:22:50 +08:00
|
|
|
touch irun-build
|
|
|
|
|
2020-11-18 02:25:18 +08:00
|
|
|
riviera-build: ${TBFILES} ${BUILD_DIR}/defines.h
|
|
|
|
vlib work
|
|
|
|
vlog -work work \
|
|
|
|
-err VCP2694 W1 \
|
|
|
|
+incdir+${RV_ROOT}/design/lib \
|
|
|
|
+incdir+${RV_ROOT}/design/include \
|
|
|
|
+incdir+${BUILD_DIR} \
|
|
|
|
-y ${RV_ROOT}/design/lib +libext+.v+.vh \
|
|
|
|
$(defines) \
|
|
|
|
-f ${RV_ROOT}/testbench/flist \
|
|
|
|
${TBFILES}
|
|
|
|
touch riviera-build
|
|
|
|
|
|
|
|
############ TEST Simulation ###############################
|
|
|
|
|
2020-01-23 06:22:50 +08:00
|
|
|
verilator: program.hex verilator-build
|
2020-03-05 07:36:01 +08:00
|
|
|
./obj_dir/Vtb_top
|
2020-01-23 06:22:50 +08:00
|
|
|
|
|
|
|
irun: program.hex irun-build
|
|
|
|
$(IRUN) -64bit -abvglobalfailurelimit 1 +lic_queue -licqueue \
|
|
|
|
-status -xmlibdirpath . -xmlibdirname swerv.build \
|
2020-11-18 02:25:18 +08:00
|
|
|
-snapshot ${snapshot} -r $(snapshot) $(IRUN_DEBUG_RUN) $(profile)
|
2020-01-23 06:22:50 +08:00
|
|
|
|
|
|
|
vcs: program.hex vcs-build
|
|
|
|
./simv $(DEBUG_PLUS) +vcs+lic+wait -l vcs.log
|
|
|
|
|
2020-03-05 07:36:01 +08:00
|
|
|
vlog: program.hex ${TBFILES} ${BUILD_DIR}/defines.h
|
|
|
|
$(VLOG) -l vlog.log -sv -mfcu +incdir+${BUILD_DIR}+${RV_ROOT}/design/include+${RV_ROOT}/design/lib\
|
2020-11-18 02:25:18 +08:00
|
|
|
$(defines) -f ${RV_ROOT}/testbench/flist ${TBFILES} -R +nowarn3829 +nowarn2583 ${DEBUG_PLUS}
|
2020-03-05 07:36:01 +08:00
|
|
|
|
2020-11-18 02:25:18 +08:00
|
|
|
riviera: program.hex riviera-build
|
|
|
|
vsim -c -lib work ${DEBUG_PLUS} ${RIVIERA_DEBUG} tb_top -do "run -all; exit" -l riviera.log
|
2020-03-05 07:36:01 +08:00
|
|
|
|
2020-11-18 02:25:18 +08:00
|
|
|
|
|
|
|
|
|
|
|
############ TEST build ###############################
|
|
|
|
|
2020-03-05 07:36:01 +08:00
|
|
|
ifeq ($(shell which $(GCC_PREFIX)-gcc 2> /dev/null),)
|
|
|
|
program.hex: ${BUILD_DIR}/defines.h
|
|
|
|
@echo " !!! No $(GCC_PREFIX)-gcc in path, using canned hex files !!"
|
2020-11-18 02:25:18 +08:00
|
|
|
cp ${HEX_DIR}/$(TEST).hex program.hex
|
2020-03-05 07:36:01 +08:00
|
|
|
else
|
|
|
|
ifneq (,$(wildcard $(TEST_DIR)/$(TEST).makefile))
|
|
|
|
program.hex:
|
2020-11-18 02:25:18 +08:00
|
|
|
@echo Building $(TEST) via $(TEST_DIR)/$(TEST).makefile
|
2020-03-05 07:36:01 +08:00
|
|
|
$(MAKE) -f $(TEST_DIR)/$(TEST).makefile
|
|
|
|
else
|
2020-11-18 02:25:18 +08:00
|
|
|
program.hex: $(OFILES) $(LINK)
|
2020-01-23 06:22:50 +08:00
|
|
|
@echo Building $(TEST)
|
2020-11-18 02:25:18 +08:00
|
|
|
$(GCC_PREFIX)-gcc -Wl,-m,elf32lriscv -Wl,--discard-none -T$(LINK) -o $(TEST).exe $(OFILES) -nostartfiles -nostdlib $(TEST_LIBS)
|
|
|
|
$(GCC_PREFIX)-objcopy -O verilog $(TEST).exe program.hex
|
2020-01-23 06:22:50 +08:00
|
|
|
$(GCC_PREFIX)-objdump -S $(TEST).exe > $(TEST).dis
|
|
|
|
@echo Completed building $(TEST)
|
2020-03-05 07:36:01 +08:00
|
|
|
|
2020-01-23 06:22:50 +08:00
|
|
|
|
|
|
|
%.o : %.s ${BUILD_DIR}/defines.h
|
2020-11-18 02:25:18 +08:00
|
|
|
$(GCC_PREFIX)-cpp -I${BUILD_DIR} $< > $*.cpp.s
|
|
|
|
$(GCC_PREFIX)-as ${ABI} $*.cpp.s -o $@
|
2020-01-23 06:22:50 +08:00
|
|
|
|
|
|
|
|
|
|
|
%.o : %.c ${BUILD_DIR}/defines.h
|
2020-11-18 02:25:18 +08:00
|
|
|
$(GCC_PREFIX)-gcc ${includes} ${TEST_CFLAGS} -DCOMPILER_FLAGS="\"${TEST_CFLAGS}\"" ${ABI} -nostdlib -c $< -o $@
|
|
|
|
|
2020-03-05 07:36:01 +08:00
|
|
|
endif
|
|
|
|
endif
|
|
|
|
|
2020-01-23 06:22:50 +08:00
|
|
|
|
|
|
|
help:
|
|
|
|
@echo Make sure the environment variable RV_ROOT is set.
|
2020-11-18 02:25:18 +08:00
|
|
|
@echo Possible targets: verilator vcs irun vlog riviera help clean all verilator-build irun-build vcs-build riviera-build program.hex
|
|
|
|
|
|
|
|
.PHONY: help clean verilator vcs irun vlog riviera
|
2020-01-23 06:22:50 +08:00
|
|
|
|