66 lines
1.5 KiB
C++
66 lines
1.5 KiB
C++
|
// SPDX-License-Identifier: Apache-2.0
|
||
|
// Copyright 2019 Western Digital Corporation or its affiliates.
|
||
|
//
|
||
|
// Licensed under the Apache License, Version 2.0 (the "License");
|
||
|
// you may not use this file except in compliance with the License.
|
||
|
// You may obtain a copy of the License at
|
||
|
//
|
||
|
// http://www.apache.org/licenses/LICENSE-2.0
|
||
|
//
|
||
|
// Unless required by applicable law or agreed to in writing, software
|
||
|
// distributed under the License is distributed on an "AS IS" BASIS,
|
||
|
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
|
||
|
// See the License for the specific language governing permissions and
|
||
|
// limitations under the License.
|
||
|
//
|
||
|
#include <stdlib.h>
|
||
|
#include <iostream>
|
||
|
#include <utility>
|
||
|
#include <string>
|
||
|
#include "Vsoc_sim.h"
|
||
|
#include "verilated.h"
|
||
|
#include "verilated_vcd_c.h"
|
||
|
|
||
|
|
||
|
vluint64_t main_time = 0;
|
||
|
|
||
|
double sc_time_stamp () {
|
||
|
return main_time;
|
||
|
}
|
||
|
|
||
|
|
||
|
int main(int argc, char** argv) {
|
||
|
std::cout << "\nVerilatorTB: Start of sim\n" << std::endl;
|
||
|
|
||
|
Verilated::commandArgs(argc, argv);
|
||
|
|
||
|
Vsoc_sim* soc = new Vsoc_sim;
|
||
|
|
||
|
// init trace dump
|
||
|
VerilatedVcdC* tfp = NULL;
|
||
|
|
||
|
#if VM_TRACE
|
||
|
Verilated::traceEverOn(true);
|
||
|
tfp = new VerilatedVcdC;
|
||
|
soc->trace (tfp, 24);
|
||
|
tfp->open ("sim.vcd");
|
||
|
#endif
|
||
|
// Simulate
|
||
|
while(!Verilated::gotFinish()){
|
||
|
#if VM_TRACE
|
||
|
tfp->dump (main_time);
|
||
|
#endif
|
||
|
main_time += 5;
|
||
|
soc->core_clk = !soc->core_clk;
|
||
|
soc->eval();
|
||
|
}
|
||
|
|
||
|
#if VM_TRACE
|
||
|
tfp->close();
|
||
|
#endif
|
||
|
|
||
|
std::cout << "\nVerilatorTB: End of sim" << std::endl;
|
||
|
exit(EXIT_SUCCESS);
|
||
|
|
||
|
}
|