From dfc027b4a5de95a0a7052ea4d33d1c60d6096c03 Mon Sep 17 00:00:00 2001
From: Joseph Rahmeh <joseph.rahmeh@wdc.com>
Date: Thu, 5 Mar 2020 13:47:00 -0800
Subject: [PATCH] Release 1.1

---
 release-notes.md | 14 ++++++++++++++
 1 file changed, 14 insertions(+)
 create mode 100644 release-notes.md

diff --git a/release-notes.md b/release-notes.md
new file mode 100644
index 0000000..169c669
--- /dev/null
+++ b/release-notes.md
@@ -0,0 +1,14 @@
+# EL2 SweRV RISC-V Core<sup>TM</sup> 1.1 from Western Digital
+
+## Release Notes
+
+* Several bug fixes in debug module
+    * Added new `dbg_rst_l` input for system wide reset to debug module. If debug module operation during core reset is not needed, this can be connected to `rst_l`.
+* Trace port width adjusted
+* Demo testbench has a synthesizable bridge to allow accessing the ICCM with load/stores via the DMA port. (*This only works with the AXI4 build*)
+
+# EL2 SweRV RISC-V Core<sup>TM</sup> 1.0 from Western Digital
+
+## Release Notes
+
+Initial release