picorv32/scripts/vivado/synth_area_large.tcl

10 lines
199 B
Tcl
Raw Normal View History

read_verilog ../../picorv32.v
2015-07-02 04:18:20 +08:00
read_verilog synth_area_top.v
read_xdc synth_area.xdc
2015-07-02 04:18:20 +08:00
synth_design -part xc7k70t-fbg676 -top top_large
opt_design -resynth_seq_area
report_utilization
# report_timing