2015-07-02 03:51:15 +08:00
|
|
|
read_verilog ../../picorv32.v
|
|
|
|
read_verilog synth_area_top.v
|
|
|
|
read_xdc synth_area.xdc
|
|
|
|
|
2015-07-02 04:18:20 +08:00
|
|
|
synth_design -part xc7k70t-fbg676 -top top_regular
|
2015-07-02 03:51:15 +08:00
|
|
|
opt_design -resynth_seq_area
|
|
|
|
|
|
|
|
report_utilization
|
|
|
|
# report_timing
|