colin
/
picorv32
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

spimemio documentation: read latency reset value 

According to c06ba38113/picosoc/spimemio.v (L111) the reset value for `Read latency (dummy) cycles` is 8 cycles, not 0.
This commit is contained in:
Maciej T. Nowak 2020-01-03 21:57:19 +01:00 committed by GitHub
parent e308982e18
commit 0201e8ff02
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
picosoc/README.md
View File

@ -75,7 +75,7 @@ mapped to the low byte of the 32 bit word at address 0x03000000.
| 22 | DDR Enable bit (reset=0) | | 22 | DDR Enable bit (reset=0) |
| 21 | QSPI Enable bit (reset=0) | | 21 | QSPI Enable bit (reset=0) |
| 20 | CRM Enable bit (reset=0) | | 20 | CRM Enable bit (reset=0) |
| 19:16 | Read latency (dummy) cycles (reset=0) | | 19:16 | Read latency (dummy) cycles (reset=8) |
| 15:12 | Reserved (read 0) | | 15:12 | Reserved (read 0) |
| 11:8 | IO Output enable bits in bit bang mode | | 11:8 | IO Output enable bits in bit bang mode |
| 7:6 | Reserved (read 0) | | 7:6 | Reserved (read 0) |