colin
/
picorv32
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Added insn timing hack to dryhstone testbench

This commit is contained in:
Clifford Wolf 2015-06-06 21:27:07 +02:00
parent bc8ffd2ecb
commit 2107a328c4
1 changed files with 15 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

16
dhrystone/testbench.v
View File

@ -43,12 +43,14 @@ module testbench;
assign mem_ready = 1;
always @(posedge clk) begin
mem_rdata <= memory[mem_la_addr >> 2];
mem_rdata <= mem_la_read ? memory[mem_la_addr >> 2] : 'bx;
if (mem_valid) begin
case (mem_addr)
32'h1000_0000: begin
`ifndef INSN_TIMING
$write("%c", mem_wdata);
$fflush();
`endif
end
default: begin
if (mem_wstrb[0]) memory[mem_addr >> 2][ 7: 0] <= mem_wdata[ 7: 0];
@ -72,4 +74,16 @@ module testbench;
$finish;
end
end
`ifdef INSN_TIMING
initial begin
repeat (100000) @(posedge clk);
$finish;
end
always @(uut.count_instr[0]) begin
// iverilog -DINSN_TIMING testbench.v ../picorv32.v && ./a.out > x
// sed 's,.*## ,,' x | gawk 'x != "" {print x,$2-y;} {x=$1;y=$2;}' | sort | uniq -c | sort -k3 -n
$display("## %-s %d", uut.instruction, uut.count_cycle);
end
`endif
endmodule