Added "picorv32_pcpi_div" module to README.md
This commit is contained in:
		
							parent
							
								
									24da68e38b
								
							
						
					
					
						commit
						4792ef3945
					
				| 
						 | 
					@ -91,6 +91,7 @@ This Verilog file contains the following Verilog modules:
 | 
				
			||||||
| `picorv32_axi`          | The version of the CPU with AXI4-Lite interface               |
 | 
					| `picorv32_axi`          | The version of the CPU with AXI4-Lite interface               |
 | 
				
			||||||
| `picorv32_axi_adapter`  | Adapter from PicoRV32 Memory Interface to AXI4-Lite           |
 | 
					| `picorv32_axi_adapter`  | Adapter from PicoRV32 Memory Interface to AXI4-Lite           |
 | 
				
			||||||
| `picorv32_pcpi_mul`     | A PCPI core that implements the `MUL[H[SU|U]]` instructions   |
 | 
					| `picorv32_pcpi_mul`     | A PCPI core that implements the `MUL[H[SU|U]]` instructions   |
 | 
				
			||||||
 | 
					| `picorv32_pcpi_div`     | A PCPI core that implements the `DIV[U]/REM[U]` instructions  |
 | 
				
			||||||
 | 
					
 | 
				
			||||||
Simply copy this file into your project.
 | 
					Simply copy this file into your project.
 | 
				
			||||||
 | 
					
 | 
				
			||||||
| 
						 | 
					
 | 
				
			||||||
		Loading…
	
		Reference in New Issue