colin
/
picorv32
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Add tracing support to dhrystone test

This commit is contained in:
Tom Verbeure 2019-08-18 08:32:45 -07:00
parent d124abbacd
commit 6edd0bfe14
2 changed files with 28 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
dhrystone/Makefile
View File

@ -13,6 +13,10 @@ endif
test: testbench.vvp dhry.hex test: testbench.vvp dhry.hex
vvp -N testbench.vvp vvp -N testbench.vvp
test_trace: testbench.vvp dhry.hex
vvp -N $< +trace
python3 ../showtrace.py testbench.trace dhry.elf > testbench.ins
test_nola: testbench_nola.vvp dhry.hex test_nola: testbench_nola.vvp dhry.hex
vvp -N testbench_nola.vvp vvp -N testbench_nola.vvp

26
dhrystone/testbench.v
View File

@ -26,12 +26,16 @@ module testbench;
wire [31:0] mem_la_wdata; wire [31:0] mem_la_wdata;
wire [3:0] mem_la_wstrb; wire [3:0] mem_la_wstrb;
wire trace_valid;
wire [35:0] trace_data;
picorv32 #( picorv32 #(
.BARREL_SHIFTER(1), .BARREL_SHIFTER(1),
.ENABLE_FAST_MUL(1), .ENABLE_FAST_MUL(1),
.ENABLE_DIV(1), .ENABLE_DIV(1),
.PROGADDR_RESET('h10000), .PROGADDR_RESET('h10000),
.STACKADDR('h10000) .STACKADDR('h10000),
.ENABLE_TRACE(1)
) uut ( ) uut (
.clk (clk ), .clk (clk ),
.resetn (resetn ), .resetn (resetn ),
@ -47,7 +51,9 @@ module testbench;
.mem_la_write(mem_la_write), .mem_la_write(mem_la_write),
.mem_la_addr (mem_la_addr ), .mem_la_addr (mem_la_addr ),
.mem_la_wdata(mem_la_wdata), .mem_la_wdata(mem_la_wdata),
.mem_la_wstrb(mem_la_wstrb) .mem_la_wstrb(mem_la_wstrb),
.trace_valid (trace_valid),
.trace_data (trace_data )
); );
reg [7:0] memory [0:256*1024-1]; reg [7:0] memory [0:256*1024-1];
@ -83,6 +89,22 @@ module testbench;
$dumpvars(0, testbench); $dumpvars(0, testbench);
end end
integer trace_file;
initial begin
if ($test$plusargs("trace")) begin
trace_file = $fopen("testbench.trace", "w");
repeat (10) @(posedge clk);
while (!trap) begin
@(posedge clk);
if (trace_valid)
$fwrite(trace_file, "%x\n", trace_data);
end
$fclose(trace_file);
$display("Finished writing testbench.trace.");
end
end
always @(posedge clk) begin always @(posedge clk) begin
if (resetn && trap) begin if (resetn && trap) begin
repeat (10) @(posedge clk); repeat (10) @(posedge clk);