Using compressed ISA in cxxdemo
This commit is contained in:
parent
df1ae479e3
commit
8f58453109
|
@ -1,6 +1,7 @@
|
||||||
CXX = riscv32-unknown-elf-g++
|
RISCV_TOOLS_PREFIX = /opt/riscv32ic/bin/riscv32-unknown-elf-
|
||||||
CC = riscv32-unknown-elf-gcc
|
CXX = $(RISCV_TOOLS_PREFIX)g++
|
||||||
AS = riscv32-unknown-elf-gcc
|
CC = $(RISCV_TOOLS_PREFIX)gcc
|
||||||
|
AS = $(RISCV_TOOLS_PREFIX)gcc
|
||||||
CXXFLAGS = -MD -Os -Wall -std=c++11
|
CXXFLAGS = -MD -Os -Wall -std=c++11
|
||||||
CCFLAGS = -MD -Os -Wall -std=c++11
|
CCFLAGS = -MD -Os -Wall -std=c++11
|
||||||
LDFLAGS = -Wl,--gc-sections
|
LDFLAGS = -Wl,--gc-sections
|
||||||
|
@ -14,8 +15,8 @@ testbench.exe: testbench.v ../../picorv32.v
|
||||||
chmod -x testbench.exe
|
chmod -x testbench.exe
|
||||||
|
|
||||||
firmware32.hex: firmware.elf start.elf hex8tohex32.py
|
firmware32.hex: firmware.elf start.elf hex8tohex32.py
|
||||||
riscv32-unknown-elf-objcopy -O verilog start.elf start.tmp
|
$(RISCV_TOOLS_PREFIX)objcopy -O verilog start.elf start.tmp
|
||||||
riscv32-unknown-elf-objcopy -O verilog firmware.elf firmware.tmp
|
$(RISCV_TOOLS_PREFIX)objcopy -O verilog firmware.elf firmware.tmp
|
||||||
cat start.tmp firmware.tmp > firmware.hex
|
cat start.tmp firmware.tmp > firmware.hex
|
||||||
python3 hex8tohex32.py firmware.hex > firmware32.hex
|
python3 hex8tohex32.py firmware.hex > firmware32.hex
|
||||||
rm -f start.tmp firmware.tmp
|
rm -f start.tmp firmware.tmp
|
||||||
|
|
|
@ -23,7 +23,9 @@ module testbench;
|
||||||
wire [3:0] mem_wstrb;
|
wire [3:0] mem_wstrb;
|
||||||
reg [31:0] mem_rdata;
|
reg [31:0] mem_rdata;
|
||||||
|
|
||||||
picorv32 uut (
|
picorv32 #(
|
||||||
|
.COMPRESSED_ISA(1)
|
||||||
|
) uut (
|
||||||
.clk (clk ),
|
.clk (clk ),
|
||||||
.resetn (resetn ),
|
.resetn (resetn ),
|
||||||
.trap (trap ),
|
.trap (trap ),
|
||||||
|
|
Loading…
Reference in New Issue