quasar/verif/sim/obj_dir/Vtb_top__verFiles.dat

31 lines
4.0 KiB
Plaintext
Raw Normal View History

2021-01-05 17:45:04 +08:00
# DESCRIPTION: Verilator output: Timestamp data for --skip-identical. Delete at will.
C "--cc -CFLAGS -std=c++11 /home/waleedbinehsan/Desktop/Quasar/design/snapshots/default/common_defines.vh /home/waleedbinehsan/Desktop/Quasar/design/snapshots/default/pdef.vh -I/home/waleedbinehsan/Desktop/Quasar/design/snapshots/default -I/home/waleedbinehsan/Desktop/Quasar/testbench -f /home/waleedbinehsan/Desktop/Quasar/testbench/flist -Wno-WIDTH -Wno-UNOPTFLAT /home/waleedbinehsan/Desktop/Quasar/testbench/tb_top.sv --top-module tb_top -exe test_tb_top.cpp --autoflush"
S 7412 52188855 1609839779 417347540 1609839779 417347540 "/home/waleedbinehsan/Desktop/Quasar/design/snapshots/default/common_defines.vh"
S 5027 52188853 1609839687 245159087 1609839687 245159087 "/home/waleedbinehsan/Desktop/Quasar/design/snapshots/default/pdef.vh"
S 17754 52310215 1609839108 456075206 1609765194 0 "/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/beh_lib.sv"
S 1967 52310216 1609839108 456075206 1609765194 0 "/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/dmi_jtag_to_core_sync.sv"
S 4005 52310217 1609839108 456075206 1609765194 0 "/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/dmi_wrapper.sv"
S 246 52310218 1609839108 456075206 1609765194 0 "/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/gated_latch.sv"
S 105910 52310219 1609839108 460075213 1609765194 0 "/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/ifu_ic_mem.sv"
S 17538 52310220 1609839108 460075213 1609765194 0 "/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/ifu_iccm_mem.sv"
S 11999 52310221 1609839108 460075213 1609765194 0 "/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/lsu_dccm_mem.sv"
S 5965 52310222 1609839108 460075213 1609765194 0 "/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/mem.sv"
S 5591 52310224 1609839108 460075213 1609765194 0 "/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/mem_lib.sv"
S 7042 52310226 1609839108 460075213 1609765194 0 "/home/waleedbinehsan/Desktop/Quasar/design/src/main/resources/vsrc/rvjtag_tap.sv"
S 4273103 40504950 1609839778 349345342 1609839778 341345325 "/home/waleedbinehsan/Desktop/Quasar/generated_rtl/quasar_wrapper.sv"
S 5400 52830223 1609839108 828075818 1609765194 0 "/home/waleedbinehsan/Desktop/Quasar/testbench/ahb_sif.sv"
S 5540 52830242 1609839108 852075858 1609765194 0 "/home/waleedbinehsan/Desktop/Quasar/testbench/axi_lsu_dma_bridge.sv"
S 719 52830243 1609839108 852075858 1609765194 0 "/home/waleedbinehsan/Desktop/Quasar/testbench/flist"
S 50639 52830280 1609839108 864075877 1609765194 0 "/home/waleedbinehsan/Desktop/Quasar/testbench/tb_top.sv"
S 8412896 41291989 1594797538 958726862 1594797538 958726862 "/usr/local/bin/verilator_bin"
T 12882045 52310922 1609839791 57371528 1609839791 57371528 "obj_dir/Vtb_top.cpp"
T 944064 52310921 1609839790 761370918 1609839790 761370918 "obj_dir/Vtb_top.h"
T 1794 52310926 1609839791 57371528 1609839791 57371528 "obj_dir/Vtb_top.mk"
T 575 52310919 1609839790 713370819 1609839790 713370819 "obj_dir/Vtb_top__Syms.cpp"
T 825 52310920 1609839790 713370819 1609839790 713370819 "obj_dir/Vtb_top__Syms.h"
T 714 52310924 1609839791 57371528 1609839791 57371528 "obj_dir/Vtb_top___024unit.cpp"
T 818 52310923 1609839791 57371528 1609839791 57371528 "obj_dir/Vtb_top___024unit.h"
T 1540 52310927 1609839791 57371528 1609839791 57371528 "obj_dir/Vtb_top__ver.d"
T 0 0 1609839791 57371528 1609839791 57371528 "obj_dir/Vtb_top__verFiles.dat"
T 1554 52310925 1609839791 57371528 1609839791 57371528 "obj_dir/Vtb_top_classes.mk"