56 lines
2.3 KiB
JSON
56 lines
2.3 KiB
JSON
|
[
|
||
|
|
{
|
||
|
|
"class":"firrtl.transforms.CombinationalPath",
|
||
|
|
"sink":"~lsu_trigger|lsu_trigger>io_lsu_trigger_match_m",
|
||
|
|
"sources":[
|
||
|
|
"~lsu_trigger|lsu_trigger>io_lsu_pkt_m_valid",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_0_store",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_lsu_pkt_m_bits_store",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_1_store",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_lsu_pkt_m_bits_dma",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_3_m",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_0_load",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_lsu_pkt_m_bits_load",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_0_select",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_3_store",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_2_store",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_1_load",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_1_select",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_2_m",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_3_load",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_3_select",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_2_load",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_2_select",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_0_m",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_1_m",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_0_tdata2",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_0_match_pkt",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_1_tdata2",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_1_match_pkt",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_3_tdata2",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_3_match_pkt",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_2_tdata2",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_trigger_pkt_any_2_match_pkt",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_lsu_addr_m",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_store_data_m",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_lsu_pkt_m_bits_word",
|
||
|
|
"~lsu_trigger|lsu_trigger>io_lsu_pkt_m_bits_half"
|
||
|
|
]
|
||
|
|
},
|
||
|
|
{
|
||
|
|
"class":"firrtl.EmitCircuitAnnotation",
|
||
|
|
"emitter":"firrtl.VerilogEmitter"
|
||
|
|
},
|
||
|
|
{
|
||
|
|
"class":"firrtl.options.TargetDirAnnotation",
|
||
|
|
"directory":"."
|
||
|
|
},
|
||
|
|
{
|
||
|
|
"class":"firrtl.options.OutputAnnotationFileAnnotation",
|
||
|
|
"file":"lsu_trigger"
|
||
|
|
},
|
||
|
|
{
|
||
|
|
"class":"firrtl.transforms.BlackBoxTargetDirAnno",
|
||
|
|
"targetDir":"."
|
||
|
|
}
|
||
|
|
]
|