colin
/
quasar
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
quasar/exu_div_new_3bit_fullshortq.v

1085 lines
59 KiB
Coq
Raw Normal View History

divider 4 added
2021-01-06 18:04:21 +08:00
module exu_div_cls(
input [32:0] io_operand,
output [4:0] io_cls
);
wire _T_3 = io_operand[31:30] == 2'h1; // @[exu_div_ctl.scala 819:63]
wire _T_5 = io_operand[31:29] == 3'h1; // @[exu_div_ctl.scala 819:63]
wire _T_7 = io_operand[31:28] == 4'h1; // @[exu_div_ctl.scala 819:63]
wire _T_9 = io_operand[31:27] == 5'h1; // @[exu_div_ctl.scala 819:63]
wire _T_11 = io_operand[31:26] == 6'h1; // @[exu_div_ctl.scala 819:63]
wire _T_13 = io_operand[31:25] == 7'h1; // @[exu_div_ctl.scala 819:63]
wire _T_15 = io_operand[31:24] == 8'h1; // @[exu_div_ctl.scala 819:63]
wire _T_17 = io_operand[31:23] == 9'h1; // @[exu_div_ctl.scala 819:63]
wire _T_19 = io_operand[31:22] == 10'h1; // @[exu_div_ctl.scala 819:63]
wire _T_21 = io_operand[31:21] == 11'h1; // @[exu_div_ctl.scala 819:63]
wire _T_23 = io_operand[31:20] == 12'h1; // @[exu_div_ctl.scala 819:63]
wire _T_25 = io_operand[31:19] == 13'h1; // @[exu_div_ctl.scala 819:63]
wire _T_27 = io_operand[31:18] == 14'h1; // @[exu_div_ctl.scala 819:63]
wire _T_29 = io_operand[31:17] == 15'h1; // @[exu_div_ctl.scala 819:63]
wire _T_31 = io_operand[31:16] == 16'h1; // @[exu_div_ctl.scala 819:63]
wire _T_33 = io_operand[31:15] == 17'h1; // @[exu_div_ctl.scala 819:63]
wire _T_35 = io_operand[31:14] == 18'h1; // @[exu_div_ctl.scala 819:63]
wire _T_37 = io_operand[31:13] == 19'h1; // @[exu_div_ctl.scala 819:63]
wire _T_39 = io_operand[31:12] == 20'h1; // @[exu_div_ctl.scala 819:63]
wire _T_41 = io_operand[31:11] == 21'h1; // @[exu_div_ctl.scala 819:63]
wire _T_43 = io_operand[31:10] == 22'h1; // @[exu_div_ctl.scala 819:63]
wire _T_45 = io_operand[31:9] == 23'h1; // @[exu_div_ctl.scala 819:63]
wire _T_47 = io_operand[31:8] == 24'h1; // @[exu_div_ctl.scala 819:63]
wire _T_49 = io_operand[31:7] == 25'h1; // @[exu_div_ctl.scala 819:63]
wire _T_51 = io_operand[31:6] == 26'h1; // @[exu_div_ctl.scala 819:63]
wire _T_53 = io_operand[31:5] == 27'h1; // @[exu_div_ctl.scala 819:63]
wire _T_55 = io_operand[31:4] == 28'h1; // @[exu_div_ctl.scala 819:63]
wire _T_57 = io_operand[31:3] == 29'h1; // @[exu_div_ctl.scala 819:63]
wire _T_59 = io_operand[31:2] == 30'h1; // @[exu_div_ctl.scala 819:63]
wire _T_61 = io_operand[31:1] == 31'h1; // @[exu_div_ctl.scala 819:63]
wire _T_63 = io_operand[31:0] == 32'h1; // @[exu_div_ctl.scala 819:63]
wire [1:0] _T_66 = _T_5 ? 2'h2 : 2'h0; // @[Mux.scala 27:72]
wire [1:0] _T_67 = _T_7 ? 2'h3 : 2'h0; // @[Mux.scala 27:72]
wire [2:0] _T_68 = _T_9 ? 3'h4 : 3'h0; // @[Mux.scala 27:72]
wire [2:0] _T_69 = _T_11 ? 3'h5 : 3'h0; // @[Mux.scala 27:72]
wire [2:0] _T_70 = _T_13 ? 3'h6 : 3'h0; // @[Mux.scala 27:72]
wire [2:0] _T_71 = _T_15 ? 3'h7 : 3'h0; // @[Mux.scala 27:72]
wire [3:0] _T_72 = _T_17 ? 4'h8 : 4'h0; // @[Mux.scala 27:72]
wire [3:0] _T_73 = _T_19 ? 4'h9 : 4'h0; // @[Mux.scala 27:72]
wire [3:0] _T_74 = _T_21 ? 4'ha : 4'h0; // @[Mux.scala 27:72]
wire [3:0] _T_75 = _T_23 ? 4'hb : 4'h0; // @[Mux.scala 27:72]
wire [3:0] _T_76 = _T_25 ? 4'hc : 4'h0; // @[Mux.scala 27:72]
wire [3:0] _T_77 = _T_27 ? 4'hd : 4'h0; // @[Mux.scala 27:72]
wire [3:0] _T_78 = _T_29 ? 4'he : 4'h0; // @[Mux.scala 27:72]
wire [3:0] _T_79 = _T_31 ? 4'hf : 4'h0; // @[Mux.scala 27:72]
wire [4:0] _T_80 = _T_33 ? 5'h10 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_81 = _T_35 ? 5'h11 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_82 = _T_37 ? 5'h12 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_83 = _T_39 ? 5'h13 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_84 = _T_41 ? 5'h14 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_85 = _T_43 ? 5'h15 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_86 = _T_45 ? 5'h16 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_87 = _T_47 ? 5'h17 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_88 = _T_49 ? 5'h18 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_89 = _T_51 ? 5'h19 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_90 = _T_53 ? 5'h1a : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_91 = _T_55 ? 5'h1b : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_92 = _T_57 ? 5'h1c : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_93 = _T_59 ? 5'h1d : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_94 = _T_61 ? 5'h1e : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_95 = _T_63 ? 5'h1f : 5'h0; // @[Mux.scala 27:72]
wire [1:0] _GEN_1 = {{1'd0}, _T_3}; // @[Mux.scala 27:72]
wire [1:0] _T_97 = _GEN_1 | _T_66; // @[Mux.scala 27:72]
wire [1:0] _T_98 = _T_97 | _T_67; // @[Mux.scala 27:72]
wire [2:0] _GEN_2 = {{1'd0}, _T_98}; // @[Mux.scala 27:72]
wire [2:0] _T_99 = _GEN_2 | _T_68; // @[Mux.scala 27:72]
wire [2:0] _T_100 = _T_99 | _T_69; // @[Mux.scala 27:72]
wire [2:0] _T_101 = _T_100 | _T_70; // @[Mux.scala 27:72]
wire [2:0] _T_102 = _T_101 | _T_71; // @[Mux.scala 27:72]
wire [3:0] _GEN_3 = {{1'd0}, _T_102}; // @[Mux.scala 27:72]
wire [3:0] _T_103 = _GEN_3 | _T_72; // @[Mux.scala 27:72]
wire [3:0] _T_104 = _T_103 | _T_73; // @[Mux.scala 27:72]
wire [3:0] _T_105 = _T_104 | _T_74; // @[Mux.scala 27:72]
wire [3:0] _T_106 = _T_105 | _T_75; // @[Mux.scala 27:72]
wire [3:0] _T_107 = _T_106 | _T_76; // @[Mux.scala 27:72]
wire [3:0] _T_108 = _T_107 | _T_77; // @[Mux.scala 27:72]
wire [3:0] _T_109 = _T_108 | _T_78; // @[Mux.scala 27:72]
wire [3:0] _T_110 = _T_109 | _T_79; // @[Mux.scala 27:72]
wire [4:0] _GEN_4 = {{1'd0}, _T_110}; // @[Mux.scala 27:72]
wire [4:0] _T_111 = _GEN_4 | _T_80; // @[Mux.scala 27:72]
wire [4:0] _T_112 = _T_111 | _T_81; // @[Mux.scala 27:72]
wire [4:0] _T_113 = _T_112 | _T_82; // @[Mux.scala 27:72]
wire [4:0] _T_114 = _T_113 | _T_83; // @[Mux.scala 27:72]
wire [4:0] _T_115 = _T_114 | _T_84; // @[Mux.scala 27:72]
wire [4:0] _T_116 = _T_115 | _T_85; // @[Mux.scala 27:72]
wire [4:0] _T_117 = _T_116 | _T_86; // @[Mux.scala 27:72]
wire [4:0] _T_118 = _T_117 | _T_87; // @[Mux.scala 27:72]
wire [4:0] _T_119 = _T_118 | _T_88; // @[Mux.scala 27:72]
wire [4:0] _T_120 = _T_119 | _T_89; // @[Mux.scala 27:72]
wire [4:0] _T_121 = _T_120 | _T_90; // @[Mux.scala 27:72]
wire [4:0] _T_122 = _T_121 | _T_91; // @[Mux.scala 27:72]
wire [4:0] _T_123 = _T_122 | _T_92; // @[Mux.scala 27:72]
wire [4:0] _T_124 = _T_123 | _T_93; // @[Mux.scala 27:72]
wire [4:0] _T_125 = _T_124 | _T_94; // @[Mux.scala 27:72]
wire [4:0] cls_zeros = _T_125 | _T_95; // @[Mux.scala 27:72]
wire _T_129 = io_operand[31:0] == 32'hffffffff; // @[exu_div_ctl.scala 821:25]
wire _T_137 = io_operand[31:29] == 3'h6; // @[exu_div_ctl.scala 822:76]
wire _T_142 = io_operand[31:28] == 4'he; // @[exu_div_ctl.scala 822:76]
wire _T_147 = io_operand[31:27] == 5'h1e; // @[exu_div_ctl.scala 822:76]
wire _T_152 = io_operand[31:26] == 6'h3e; // @[exu_div_ctl.scala 822:76]
wire _T_157 = io_operand[31:25] == 7'h7e; // @[exu_div_ctl.scala 822:76]
wire _T_162 = io_operand[31:24] == 8'hfe; // @[exu_div_ctl.scala 822:76]
wire _T_167 = io_operand[31:23] == 9'h1fe; // @[exu_div_ctl.scala 822:76]
wire _T_172 = io_operand[31:22] == 10'h3fe; // @[exu_div_ctl.scala 822:76]
wire _T_177 = io_operand[31:21] == 11'h7fe; // @[exu_div_ctl.scala 822:76]
wire _T_182 = io_operand[31:20] == 12'hffe; // @[exu_div_ctl.scala 822:76]
wire _T_187 = io_operand[31:19] == 13'h1ffe; // @[exu_div_ctl.scala 822:76]
wire _T_192 = io_operand[31:18] == 14'h3ffe; // @[exu_div_ctl.scala 822:76]
wire _T_197 = io_operand[31:17] == 15'h7ffe; // @[exu_div_ctl.scala 822:76]
wire _T_202 = io_operand[31:16] == 16'hfffe; // @[exu_div_ctl.scala 822:76]
wire _T_207 = io_operand[31:15] == 17'h1fffe; // @[exu_div_ctl.scala 822:76]
wire _T_212 = io_operand[31:14] == 18'h3fffe; // @[exu_div_ctl.scala 822:76]
wire _T_217 = io_operand[31:13] == 19'h7fffe; // @[exu_div_ctl.scala 822:76]
wire _T_222 = io_operand[31:12] == 20'hffffe; // @[exu_div_ctl.scala 822:76]
wire _T_227 = io_operand[31:11] == 21'h1ffffe; // @[exu_div_ctl.scala 822:76]
wire _T_232 = io_operand[31:10] == 22'h3ffffe; // @[exu_div_ctl.scala 822:76]
wire _T_237 = io_operand[31:9] == 23'h7ffffe; // @[exu_div_ctl.scala 822:76]
wire _T_242 = io_operand[31:8] == 24'hfffffe; // @[exu_div_ctl.scala 822:76]
wire _T_247 = io_operand[31:7] == 25'h1fffffe; // @[exu_div_ctl.scala 822:76]
wire _T_252 = io_operand[31:6] == 26'h3fffffe; // @[exu_div_ctl.scala 822:76]
wire _T_257 = io_operand[31:5] == 27'h7fffffe; // @[exu_div_ctl.scala 822:76]
wire _T_262 = io_operand[31:4] == 28'hffffffe; // @[exu_div_ctl.scala 822:76]
wire _T_267 = io_operand[31:3] == 29'h1ffffffe; // @[exu_div_ctl.scala 822:76]
wire _T_272 = io_operand[31:2] == 30'h3ffffffe; // @[exu_div_ctl.scala 822:76]
wire _T_277 = io_operand[31:1] == 31'h7ffffffe; // @[exu_div_ctl.scala 822:76]
wire _T_282 = io_operand[31:0] == 32'hfffffffe; // @[exu_div_ctl.scala 822:76]
wire [1:0] _T_286 = _T_142 ? 2'h2 : 2'h0; // @[Mux.scala 27:72]
wire [1:0] _T_287 = _T_147 ? 2'h3 : 2'h0; // @[Mux.scala 27:72]
wire [2:0] _T_288 = _T_152 ? 3'h4 : 3'h0; // @[Mux.scala 27:72]
wire [2:0] _T_289 = _T_157 ? 3'h5 : 3'h0; // @[Mux.scala 27:72]
wire [2:0] _T_290 = _T_162 ? 3'h6 : 3'h0; // @[Mux.scala 27:72]
wire [2:0] _T_291 = _T_167 ? 3'h7 : 3'h0; // @[Mux.scala 27:72]
wire [3:0] _T_292 = _T_172 ? 4'h8 : 4'h0; // @[Mux.scala 27:72]
wire [3:0] _T_293 = _T_177 ? 4'h9 : 4'h0; // @[Mux.scala 27:72]
wire [3:0] _T_294 = _T_182 ? 4'ha : 4'h0; // @[Mux.scala 27:72]
wire [3:0] _T_295 = _T_187 ? 4'hb : 4'h0; // @[Mux.scala 27:72]
wire [3:0] _T_296 = _T_192 ? 4'hc : 4'h0; // @[Mux.scala 27:72]
wire [3:0] _T_297 = _T_197 ? 4'hd : 4'h0; // @[Mux.scala 27:72]
wire [3:0] _T_298 = _T_202 ? 4'he : 4'h0; // @[Mux.scala 27:72]
wire [3:0] _T_299 = _T_207 ? 4'hf : 4'h0; // @[Mux.scala 27:72]
wire [4:0] _T_300 = _T_212 ? 5'h10 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_301 = _T_217 ? 5'h11 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_302 = _T_222 ? 5'h12 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_303 = _T_227 ? 5'h13 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_304 = _T_232 ? 5'h14 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_305 = _T_237 ? 5'h15 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_306 = _T_242 ? 5'h16 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_307 = _T_247 ? 5'h17 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_308 = _T_252 ? 5'h18 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_309 = _T_257 ? 5'h19 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_310 = _T_262 ? 5'h1a : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_311 = _T_267 ? 5'h1b : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_312 = _T_272 ? 5'h1c : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_313 = _T_277 ? 5'h1d : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_314 = _T_282 ? 5'h1e : 5'h0; // @[Mux.scala 27:72]
wire [1:0] _GEN_5 = {{1'd0}, _T_137}; // @[Mux.scala 27:72]
wire [1:0] _T_316 = _GEN_5 | _T_286; // @[Mux.scala 27:72]
wire [1:0] _T_317 = _T_316 | _T_287; // @[Mux.scala 27:72]
wire [2:0] _GEN_6 = {{1'd0}, _T_317}; // @[Mux.scala 27:72]
wire [2:0] _T_318 = _GEN_6 | _T_288; // @[Mux.scala 27:72]
wire [2:0] _T_319 = _T_318 | _T_289; // @[Mux.scala 27:72]
wire [2:0] _T_320 = _T_319 | _T_290; // @[Mux.scala 27:72]
wire [2:0] _T_321 = _T_320 | _T_291; // @[Mux.scala 27:72]
wire [3:0] _GEN_7 = {{1'd0}, _T_321}; // @[Mux.scala 27:72]
wire [3:0] _T_322 = _GEN_7 | _T_292; // @[Mux.scala 27:72]
wire [3:0] _T_323 = _T_322 | _T_293; // @[Mux.scala 27:72]
wire [3:0] _T_324 = _T_323 | _T_294; // @[Mux.scala 27:72]
wire [3:0] _T_325 = _T_324 | _T_295; // @[Mux.scala 27:72]
wire [3:0] _T_326 = _T_325 | _T_296; // @[Mux.scala 27:72]
wire [3:0] _T_327 = _T_326 | _T_297; // @[Mux.scala 27:72]
wire [3:0] _T_328 = _T_327 | _T_298; // @[Mux.scala 27:72]
wire [3:0] _T_329 = _T_328 | _T_299; // @[Mux.scala 27:72]
wire [4:0] _GEN_8 = {{1'd0}, _T_329}; // @[Mux.scala 27:72]
wire [4:0] _T_330 = _GEN_8 | _T_300; // @[Mux.scala 27:72]
wire [4:0] _T_331 = _T_330 | _T_301; // @[Mux.scala 27:72]
wire [4:0] _T_332 = _T_331 | _T_302; // @[Mux.scala 27:72]
wire [4:0] _T_333 = _T_332 | _T_303; // @[Mux.scala 27:72]
wire [4:0] _T_334 = _T_333 | _T_304; // @[Mux.scala 27:72]
wire [4:0] _T_335 = _T_334 | _T_305; // @[Mux.scala 27:72]
wire [4:0] _T_336 = _T_335 | _T_306; // @[Mux.scala 27:72]
wire [4:0] _T_337 = _T_336 | _T_307; // @[Mux.scala 27:72]
wire [4:0] _T_338 = _T_337 | _T_308; // @[Mux.scala 27:72]
wire [4:0] _T_339 = _T_338 | _T_309; // @[Mux.scala 27:72]
wire [4:0] _T_340 = _T_339 | _T_310; // @[Mux.scala 27:72]
wire [4:0] _T_341 = _T_340 | _T_311; // @[Mux.scala 27:72]
wire [4:0] _T_342 = _T_341 | _T_312; // @[Mux.scala 27:72]
wire [4:0] _T_343 = _T_342 | _T_313; // @[Mux.scala 27:72]
wire [4:0] _T_344 = _T_343 | _T_314; // @[Mux.scala 27:72]
wire [4:0] cls_ones = _T_129 ? 5'h1f : _T_344; // @[exu_div_ctl.scala 821:44]
assign io_cls = io_operand[32] ? cls_ones : cls_zeros; // @[exu_div_ctl.scala 823:10]
endmodule
module rvclkhdr(
input io_clk,
input io_en
);
wire clkhdr_Q; // @[lib.scala 334:26]
wire clkhdr_CK; // @[lib.scala 334:26]
wire clkhdr_EN; // @[lib.scala 334:26]
wire clkhdr_SE; // @[lib.scala 334:26]
gated_latch clkhdr ( // @[lib.scala 334:26]
.Q(clkhdr_Q),
.CK(clkhdr_CK),
.EN(clkhdr_EN),
.SE(clkhdr_SE)
);
assign clkhdr_CK = io_clk; // @[lib.scala 336:18]
assign clkhdr_EN = io_en; // @[lib.scala 337:18]
assign clkhdr_SE = 1'h0; // @[lib.scala 338:18]
endmodule
module exu_div_new_3bit_fullshortq(
input clock,
input reset,
input io_scan_mode,
input io_cancel,
input io_valid_in,
input io_signed_in,
input io_rem_in,
input [31:0] io_dividend_in,
input [31:0] io_divisor_in,
output [31:0] io_data_out,
output io_valid_out
);
`ifdef RANDOMIZE_REG_INIT
reg [31:0] _RAND_0;
reg [63:0] _RAND_1;
reg [31:0] _RAND_2;
reg [63:0] _RAND_3;
reg [31:0] _RAND_4;
reg [31:0] _RAND_5;
reg [31:0] _RAND_6;
reg [31:0] _RAND_7;
reg [31:0] _RAND_8;
reg [63:0] _RAND_9;
reg [31:0] _RAND_10;
`endif // RANDOMIZE_REG_INIT
wire [32:0] a_enc_io_operand; // @[exu_div_ctl.scala 763:21]
wire [4:0] a_enc_io_cls; // @[exu_div_ctl.scala 763:21]
wire [32:0] b_enc_io_operand; // @[exu_div_ctl.scala 766:20]
wire [4:0] b_enc_io_cls; // @[exu_div_ctl.scala 766:20]
wire rvclkhdr_io_clk; // @[lib.scala 390:23]
wire rvclkhdr_io_en; // @[lib.scala 390:23]
wire rvclkhdr_1_io_clk; // @[lib.scala 390:23]
wire rvclkhdr_1_io_en; // @[lib.scala 390:23]
wire rvclkhdr_2_io_clk; // @[lib.scala 390:23]
wire rvclkhdr_2_io_en; // @[lib.scala 390:23]
wire rvclkhdr_3_io_clk; // @[lib.scala 390:23]
wire rvclkhdr_3_io_en; // @[lib.scala 390:23]
wire rvclkhdr_4_io_clk; // @[lib.scala 390:23]
wire rvclkhdr_4_io_en; // @[lib.scala 390:23]
wire rvclkhdr_5_io_clk; // @[lib.scala 390:23]
wire rvclkhdr_5_io_en; // @[lib.scala 390:23]
wire rvclkhdr_6_io_clk; // @[lib.scala 390:23]
wire rvclkhdr_6_io_en; // @[lib.scala 390:23]
wire rvclkhdr_7_io_clk; // @[lib.scala 390:23]
wire rvclkhdr_7_io_en; // @[lib.scala 390:23]
wire rvclkhdr_8_io_clk; // @[lib.scala 390:23]
wire rvclkhdr_8_io_en; // @[lib.scala 390:23]
wire rvclkhdr_9_io_clk; // @[lib.scala 390:23]
wire rvclkhdr_9_io_en; // @[lib.scala 390:23]
wire rvclkhdr_10_io_clk; // @[lib.scala 390:23]
wire rvclkhdr_10_io_en; // @[lib.scala 390:23]
wire _T = ~io_cancel; // @[exu_div_ctl.scala 649:35]
wire valid_ff_in = io_valid_in & _T; // @[exu_div_ctl.scala 649:33]
wire _T_1 = ~io_valid_in; // @[exu_div_ctl.scala 650:35]
reg [2:0] control_ff; // @[Reg.scala 27:20]
wire _T_3 = _T_1 & control_ff[2]; // @[exu_div_ctl.scala 650:48]
wire _T_4 = io_valid_in & io_signed_in; // @[exu_div_ctl.scala 650:80]
wire _T_6 = _T_4 & io_dividend_in[31]; // @[exu_div_ctl.scala 650:96]
wire _T_7 = _T_3 | _T_6; // @[exu_div_ctl.scala 650:65]
wire _T_10 = _T_1 & control_ff[1]; // @[exu_div_ctl.scala 650:133]
wire _T_13 = _T_4 & io_divisor_in[31]; // @[exu_div_ctl.scala 650:181]
wire _T_14 = _T_10 | _T_13; // @[exu_div_ctl.scala 650:150]
wire _T_17 = _T_1 & control_ff[0]; // @[exu_div_ctl.scala 650:218]
wire _T_18 = io_valid_in & io_rem_in; // @[exu_div_ctl.scala 650:250]
wire _T_19 = _T_17 | _T_18; // @[exu_div_ctl.scala 650:235]
wire [2:0] control_in = {_T_7,_T_14,_T_19}; // @[Cat.scala 29:58]
reg [32:0] b_ff1; // @[Reg.scala 27:20]
wire [36:0] b_ff = {b_ff1[32],b_ff1[32],b_ff1[32],b_ff1[32],b_ff1}; // @[Cat.scala 29:58]
wire _T_22 = b_ff[31:0] == 32'h0; // @[exu_div_ctl.scala 654:54]
reg valid_ff; // @[Reg.scala 27:20]
wire by_zero_case = valid_ff & _T_22; // @[exu_div_ctl.scala 654:40]
reg [32:0] a_ff; // @[Reg.scala 27:20]
wire _T_24 = a_ff[31:4] == 28'h0; // @[exu_div_ctl.scala 656:37]
wire _T_26 = b_ff[31:4] == 28'h0; // @[exu_div_ctl.scala 656:60]
wire _T_27 = _T_24 & _T_26; // @[exu_div_ctl.scala 656:46]
wire _T_28 = ~by_zero_case; // @[exu_div_ctl.scala 656:71]
wire _T_29 = _T_27 & _T_28; // @[exu_div_ctl.scala 656:69]
wire _T_30 = ~control_ff[0]; // @[exu_div_ctl.scala 656:87]
wire _T_31 = _T_29 & _T_30; // @[exu_div_ctl.scala 656:85]
wire _T_32 = _T_31 & valid_ff; // @[exu_div_ctl.scala 656:95]
wire _T_34 = _T_32 & _T; // @[exu_div_ctl.scala 656:106]
wire _T_36 = a_ff[31:0] == 32'h0; // @[exu_div_ctl.scala 657:18]
wire _T_38 = _T_36 & _T_28; // @[exu_div_ctl.scala 657:27]
wire _T_40 = _T_38 & _T_30; // @[exu_div_ctl.scala 657:43]
wire _T_41 = _T_40 & valid_ff; // @[exu_div_ctl.scala 657:53]
wire _T_43 = _T_41 & _T; // @[exu_div_ctl.scala 657:64]
wire smallnum_case = _T_34 | _T_43; // @[exu_div_ctl.scala 656:120]
reg [6:0] count_ff; // @[Reg.scala 27:20]
wire _T_44 = |count_ff; // @[exu_div_ctl.scala 658:42]
reg shortq_enable_ff; // @[Reg.scala 27:20]
wire running_state = _T_44 | shortq_enable_ff; // @[exu_div_ctl.scala 658:45]
wire _T_45 = io_valid_in | valid_ff; // @[exu_div_ctl.scala 659:43]
wire _T_46 = _T_45 | io_cancel; // @[exu_div_ctl.scala 659:54]
wire _T_47 = _T_46 | running_state; // @[exu_div_ctl.scala 659:66]
reg finish_ff; // @[Reg.scala 27:20]
wire misc_enable = _T_47 | finish_ff; // @[exu_div_ctl.scala 659:82]
wire _T_48 = smallnum_case | by_zero_case; // @[exu_div_ctl.scala 660:45]
wire _T_49 = count_ff == 7'h21; // @[exu_div_ctl.scala 660:72]
wire finish_raw = _T_48 | _T_49; // @[exu_div_ctl.scala 660:60]
wire finish = finish_raw & _T; // @[exu_div_ctl.scala 661:41]
wire _T_51 = valid_ff | running_state; // @[exu_div_ctl.scala 662:40]
wire _T_52 = ~finish; // @[exu_div_ctl.scala 662:59]
wire _T_53 = _T_51 & _T_52; // @[exu_div_ctl.scala 662:57]
wire _T_54 = ~finish_ff; // @[exu_div_ctl.scala 662:69]
wire _T_55 = _T_53 & _T_54; // @[exu_div_ctl.scala 662:67]
wire _T_57 = _T_55 & _T; // @[exu_div_ctl.scala 662:80]
divider 4 added
2021-01-06 18:43:04 +08:00
wire [6:0] _T_1039 = {1'h0,1'h0,b_enc_io_cls}; // @[Cat.scala 29:58]
wire [6:0] _T_1040 = {1'h0,1'h0,a_enc_io_cls}; // @[Cat.scala 29:58]
wire [6:0] _T_1042 = _T_1039 - _T_1040; // @[exu_div_ctl.scala 771:41]
wire [6:0] dw_shortq_raw = _T_1042 + 7'h1; // @[exu_div_ctl.scala 771:61]
divider 4 added
2021-01-06 18:04:21 +08:00
wire [5:0] shortq = dw_shortq_raw[6] ? 6'h0 : dw_shortq_raw[5:0]; // @[exu_div_ctl.scala 772:19]
divider 4 added
2021-01-06 18:43:04 +08:00
wire _T_1048 = ~shortq[5]; // @[exu_div_ctl.scala 773:31]
wire _T_1049 = valid_ff & _T_1048; // @[exu_div_ctl.scala 773:29]
wire _T_1051 = shortq[4:2] == 3'h7; // @[exu_div_ctl.scala 773:58]
wire _T_1052 = ~_T_1051; // @[exu_div_ctl.scala 773:44]
wire _T_1053 = _T_1049 & _T_1052; // @[exu_div_ctl.scala 773:42]
wire shortq_enable = _T_1053 & _T; // @[exu_div_ctl.scala 773:73]
divider 4 added
2021-01-06 18:04:21 +08:00
wire _T_58 = ~shortq_enable; // @[exu_div_ctl.scala 662:95]
wire count_enable = _T_57 & _T_58; // @[exu_div_ctl.scala 662:93]
wire [6:0] _T_60 = count_enable ? 7'h7f : 7'h0; // @[Bitwise.scala 72:12]
wire [6:0] _T_63 = count_ff + 7'h3; // @[exu_div_ctl.scala 663:63]
divider 4 added
2021-01-06 18:43:04 +08:00
reg [4:0] _T_1165; // @[Reg.scala 27:20]
wire [5:0] _T_1166 = {_T_1165,1'h0}; // @[Cat.scala 29:58]
wire [4:0] shortq_shift_ff = _T_1166[4:0]; // @[exu_div_ctl.scala 782:19]
divider 4 added
2021-01-06 18:04:21 +08:00
wire [6:0] _T_64 = {2'h0,shortq_shift_ff}; // @[Cat.scala 29:58]
divider 4 added
2021-01-06 18:43:04 +08:00
wire [6:0] _T_66 = _T_63 + _T_64; // @[exu_div_ctl.scala 663:88]
divider 4 added
2021-01-06 18:04:21 +08:00
wire [6:0] count_in = _T_60 & _T_66; // @[exu_div_ctl.scala 663:51]
wire a_enable = io_valid_in | running_state; // @[exu_div_ctl.scala 664:43]
wire _T_67 = ~shortq_enable_ff; // @[exu_div_ctl.scala 665:47]
wire a_shift = running_state & _T_67; // @[exu_div_ctl.scala 665:45]
wire [32:0] _T_69 = control_ff[2] ? 33'h1ffffffff : 33'h0; // @[Bitwise.scala 72:12]
wire [65:0] _T_70 = {_T_69,a_ff}; // @[Cat.scala 29:58]
wire [96:0] _GEN_11 = {{31'd0}, _T_70}; // @[exu_div_ctl.scala 666:68]
wire [96:0] _T_71 = _GEN_11 << shortq_shift_ff; // @[exu_div_ctl.scala 666:68]
wire _T_72 = control_ff[2] ^ control_ff[1]; // @[exu_div_ctl.scala 667:61]
wire _T_73 = ~_T_72; // @[exu_div_ctl.scala 667:42]
wire b_twos_comp = valid_ff & _T_73; // @[exu_div_ctl.scala 667:40]
wire _T_76 = ~valid_ff; // @[exu_div_ctl.scala 669:30]
wire _T_78 = _T_76 & _T_30; // @[exu_div_ctl.scala 669:40]
wire _T_80 = _T_78 & _T_72; // @[exu_div_ctl.scala 669:50]
reg by_zero_case_ff; // @[Reg.scala 27:20]
wire _T_81 = ~by_zero_case_ff; // @[exu_div_ctl.scala 669:92]
wire twos_comp_q_sel = _T_80 & _T_81; // @[exu_div_ctl.scala 669:90]
wire b_enable = io_valid_in | b_twos_comp; // @[exu_div_ctl.scala 670:43]
wire rq_enable = _T_45 | running_state; // @[exu_div_ctl.scala 671:54]
wire _T_83 = valid_ff & control_ff[2]; // @[exu_div_ctl.scala 672:40]
wire r_sign_sel = _T_83 & _T_28; // @[exu_div_ctl.scala 672:59]
reg [32:0] r_ff; // @[Reg.scala 27:20]
wire [36:0] _T_163 = {r_ff[32],r_ff,a_ff[32:30]}; // @[Cat.scala 29:58]
wire [36:0] _T_165 = {b_ff[34:0],2'h0}; // @[Cat.scala 29:58]
wire [36:0] _T_167 = _T_163 + _T_165; // @[exu_div_ctl.scala 687:57]
wire [36:0] _T_169 = {b_ff[35:0],1'h0}; // @[Cat.scala 29:58]
wire [36:0] _T_171 = _T_167 + _T_169; // @[exu_div_ctl.scala 687:84]
wire [36:0] adder7_out = _T_171 + b_ff; // @[exu_div_ctl.scala 687:106]
wire _T_174 = ~adder7_out[36]; // @[exu_div_ctl.scala 688:24]
wire _T_175 = _T_174 ^ control_ff[2]; // @[exu_div_ctl.scala 688:40]
wire _T_177 = a_ff[29:0] == 30'h0; // @[exu_div_ctl.scala 688:75]
wire _T_178 = adder7_out == 37'h0; // @[exu_div_ctl.scala 688:98]
wire _T_179 = _T_177 & _T_178; // @[exu_div_ctl.scala 688:84]
wire _T_180 = _T_175 | _T_179; // @[exu_div_ctl.scala 688:60]
wire _T_182 = ~_T_171[36]; // @[exu_div_ctl.scala 689:23]
wire _T_183 = _T_182 ^ control_ff[2]; // @[exu_div_ctl.scala 689:39]
wire _T_186 = _T_171 == 37'h0; // @[exu_div_ctl.scala 689:97]
wire _T_187 = _T_177 & _T_186; // @[exu_div_ctl.scala 689:83]
wire _T_188 = _T_183 | _T_187; // @[exu_div_ctl.scala 689:59]
wire [36:0] adder5_out = _T_167 + b_ff; // @[exu_div_ctl.scala 685:84]
wire _T_190 = ~adder5_out[36]; // @[exu_div_ctl.scala 690:23]
wire _T_191 = _T_190 ^ control_ff[2]; // @[exu_div_ctl.scala 690:39]
wire _T_194 = adder5_out == 37'h0; // @[exu_div_ctl.scala 690:97]
wire _T_195 = _T_177 & _T_194; // @[exu_div_ctl.scala 690:83]
wire _T_196 = _T_191 | _T_195; // @[exu_div_ctl.scala 690:59]
wire _T_198 = ~_T_167[36]; // @[exu_div_ctl.scala 691:23]
wire _T_199 = _T_198 ^ control_ff[2]; // @[exu_div_ctl.scala 691:39]
wire _T_202 = _T_167 == 37'h0; // @[exu_div_ctl.scala 691:97]
wire _T_203 = _T_177 & _T_202; // @[exu_div_ctl.scala 691:83]
wire _T_204 = _T_199 | _T_203; // @[exu_div_ctl.scala 691:59]
wire [35:0] _T_122 = {r_ff,a_ff[32:30]}; // @[Cat.scala 29:58]
wire [35:0] _T_124 = {b_ff[34:0],1'h0}; // @[Cat.scala 29:58]
wire [35:0] _T_126 = _T_122 + _T_124; // @[exu_div_ctl.scala 683:48]
wire [35:0] adder3_out = _T_126 + b_ff[35:0]; // @[exu_div_ctl.scala 683:70]
wire _T_206 = ~adder3_out[35]; // @[exu_div_ctl.scala 692:23]
wire _T_207 = _T_206 ^ control_ff[2]; // @[exu_div_ctl.scala 692:39]
wire _T_210 = adder3_out == 36'h0; // @[exu_div_ctl.scala 692:97]
wire _T_211 = _T_177 & _T_210; // @[exu_div_ctl.scala 692:83]
wire _T_212 = _T_207 | _T_211; // @[exu_div_ctl.scala 692:59]
wire [34:0] _T_116 = {r_ff[31:0],a_ff[32:30]}; // @[Cat.scala 29:58]
wire [34:0] _T_118 = {b_ff[33:0],1'h0}; // @[Cat.scala 29:58]
wire [34:0] adder2_out = _T_116 + _T_118; // @[exu_div_ctl.scala 682:48]
wire _T_214 = ~adder2_out[34]; // @[exu_div_ctl.scala 693:23]
wire _T_215 = _T_214 ^ control_ff[2]; // @[exu_div_ctl.scala 693:39]
wire _T_218 = adder2_out == 35'h0; // @[exu_div_ctl.scala 693:97]
wire _T_219 = _T_177 & _T_218; // @[exu_div_ctl.scala 693:83]
wire _T_220 = _T_215 | _T_219; // @[exu_div_ctl.scala 693:59]
wire [33:0] _T_111 = {r_ff[30:0],a_ff[32:30]}; // @[Cat.scala 29:58]
wire [33:0] adder1_out = _T_111 + b_ff[33:0]; // @[exu_div_ctl.scala 681:48]
wire _T_222 = ~adder1_out[33]; // @[exu_div_ctl.scala 694:23]
wire _T_223 = _T_222 ^ control_ff[2]; // @[exu_div_ctl.scala 694:39]
wire _T_226 = adder1_out == 34'h0; // @[exu_div_ctl.scala 694:97]
wire _T_227 = _T_177 & _T_226; // @[exu_div_ctl.scala 694:83]
wire _T_228 = _T_223 | _T_227; // @[exu_div_ctl.scala 694:59]
wire [7:0] quotient_raw = {_T_180,_T_188,_T_196,_T_204,_T_212,_T_220,_T_228,1'h0}; // @[Cat.scala 29:58]
divider 4 added
2021-01-06 18:43:04 +08:00
wire _T_238 = quotient_raw[7] | quotient_raw[6]; // @[exu_div_ctl.scala 695:41]
wire _T_240 = _T_238 | quotient_raw[5]; // @[exu_div_ctl.scala 695:60]
wire _T_242 = _T_240 | quotient_raw[4]; // @[exu_div_ctl.scala 695:78]
divider 4 added
2021-01-06 18:04:21 +08:00
wire _T_247 = ~quotient_raw[4]; // @[exu_div_ctl.scala 696:63]
wire _T_249 = _T_247 & quotient_raw[3]; // @[exu_div_ctl.scala 696:80]
wire _T_250 = _T_238 | _T_249; // @[exu_div_ctl.scala 696:61]
wire _T_252 = ~quotient_raw[3]; // @[exu_div_ctl.scala 696:101]
wire _T_254 = _T_252 & quotient_raw[2]; // @[exu_div_ctl.scala 696:118]
wire _T_255 = _T_250 | _T_254; // @[exu_div_ctl.scala 696:99]
wire _T_259 = quotient_raw[6] & quotient_raw[5]; // @[exu_div_ctl.scala 697:61]
wire _T_260 = quotient_raw[7] | _T_259; // @[exu_div_ctl.scala 697:42]
wire _T_265 = _T_260 | _T_249; // @[exu_div_ctl.scala 697:79]
wire _T_267 = ~quotient_raw[2]; // @[exu_div_ctl.scala 697:119]
wire _T_269 = _T_267 & quotient_raw[1]; // @[exu_div_ctl.scala 697:136]
wire _T_270 = _T_265 | _T_269; // @[exu_div_ctl.scala 697:117]
wire [2:0] quotient_new = {_T_242,_T_255,_T_270}; // @[Cat.scala 29:58]
wire _T_85 = quotient_new == 3'h0; // @[exu_div_ctl.scala 673:61]
wire _T_86 = running_state & _T_85; // @[exu_div_ctl.scala 673:45]
wire r_restore_sel = _T_86 & _T_67; // @[exu_div_ctl.scala 673:70]
wire _T_88 = quotient_new == 3'h1; // @[exu_div_ctl.scala 674:61]
wire _T_89 = running_state & _T_88; // @[exu_div_ctl.scala 674:45]
wire r_adder1_sel = _T_89 & _T_67; // @[exu_div_ctl.scala 674:70]
wire _T_91 = quotient_new == 3'h2; // @[exu_div_ctl.scala 675:61]
wire _T_92 = running_state & _T_91; // @[exu_div_ctl.scala 675:45]
wire r_adder2_sel = _T_92 & _T_67; // @[exu_div_ctl.scala 675:70]
wire _T_94 = quotient_new == 3'h3; // @[exu_div_ctl.scala 676:61]
wire _T_95 = running_state & _T_94; // @[exu_div_ctl.scala 676:45]
wire r_adder3_sel = _T_95 & _T_67; // @[exu_div_ctl.scala 676:70]
wire _T_97 = quotient_new == 3'h4; // @[exu_div_ctl.scala 677:61]
wire _T_98 = running_state & _T_97; // @[exu_div_ctl.scala 677:45]
wire r_adder4_sel = _T_98 & _T_67; // @[exu_div_ctl.scala 677:70]
wire _T_100 = quotient_new == 3'h5; // @[exu_div_ctl.scala 678:61]
wire _T_101 = running_state & _T_100; // @[exu_div_ctl.scala 678:45]
wire r_adder5_sel = _T_101 & _T_67; // @[exu_div_ctl.scala 678:70]
wire _T_103 = quotient_new == 3'h6; // @[exu_div_ctl.scala 679:61]
wire _T_104 = running_state & _T_103; // @[exu_div_ctl.scala 679:45]
wire r_adder6_sel = _T_104 & _T_67; // @[exu_div_ctl.scala 679:70]
divider 4 added
2021-01-06 18:43:04 +08:00
wire _T_106 = quotient_new == 3'h7; // @[exu_div_ctl.scala 680:61]
wire _T_107 = running_state & _T_106; // @[exu_div_ctl.scala 680:45]
wire r_adder7_sel = _T_107 & _T_67; // @[exu_div_ctl.scala 680:70]
divider 4 added
2021-01-06 18:04:21 +08:00
reg [31:0] q_ff; // @[Reg.scala 27:20]
wire [31:0] _T_274 = twos_comp_q_sel ? q_ff : 32'h0; // @[Mux.scala 27:72]
wire [31:0] _T_275 = b_twos_comp ? b_ff[31:0] : 32'h0; // @[Mux.scala 27:72]
wire [31:0] twos_comp_in = _T_274 | _T_275; // @[Mux.scala 27:72]
wire _T_279 = |twos_comp_in[0]; // @[lib.scala 428:35]
wire _T_281 = ~twos_comp_in[1]; // @[lib.scala 428:40]
wire _T_283 = _T_279 ? _T_281 : twos_comp_in[1]; // @[lib.scala 428:23]
wire _T_285 = |twos_comp_in[1:0]; // @[lib.scala 428:35]
wire _T_287 = ~twos_comp_in[2]; // @[lib.scala 428:40]
wire _T_289 = _T_285 ? _T_287 : twos_comp_in[2]; // @[lib.scala 428:23]
wire _T_291 = |twos_comp_in[2:0]; // @[lib.scala 428:35]
wire _T_293 = ~twos_comp_in[3]; // @[lib.scala 428:40]
wire _T_295 = _T_291 ? _T_293 : twos_comp_in[3]; // @[lib.scala 428:23]
wire _T_297 = |twos_comp_in[3:0]; // @[lib.scala 428:35]
wire _T_299 = ~twos_comp_in[4]; // @[lib.scala 428:40]
wire _T_301 = _T_297 ? _T_299 : twos_comp_in[4]; // @[lib.scala 428:23]
wire _T_303 = |twos_comp_in[4:0]; // @[lib.scala 428:35]
wire _T_305 = ~twos_comp_in[5]; // @[lib.scala 428:40]
wire _T_307 = _T_303 ? _T_305 : twos_comp_in[5]; // @[lib.scala 428:23]
wire _T_309 = |twos_comp_in[5:0]; // @[lib.scala 428:35]
wire _T_311 = ~twos_comp_in[6]; // @[lib.scala 428:40]
wire _T_313 = _T_309 ? _T_311 : twos_comp_in[6]; // @[lib.scala 428:23]
wire _T_315 = |twos_comp_in[6:0]; // @[lib.scala 428:35]
wire _T_317 = ~twos_comp_in[7]; // @[lib.scala 428:40]
wire _T_319 = _T_315 ? _T_317 : twos_comp_in[7]; // @[lib.scala 428:23]
wire _T_321 = |twos_comp_in[7:0]; // @[lib.scala 428:35]
wire _T_323 = ~twos_comp_in[8]; // @[lib.scala 428:40]
wire _T_325 = _T_321 ? _T_323 : twos_comp_in[8]; // @[lib.scala 428:23]
wire _T_327 = |twos_comp_in[8:0]; // @[lib.scala 428:35]
wire _T_329 = ~twos_comp_in[9]; // @[lib.scala 428:40]
wire _T_331 = _T_327 ? _T_329 : twos_comp_in[9]; // @[lib.scala 428:23]
wire _T_333 = |twos_comp_in[9:0]; // @[lib.scala 428:35]
wire _T_335 = ~twos_comp_in[10]; // @[lib.scala 428:40]
wire _T_337 = _T_333 ? _T_335 : twos_comp_in[10]; // @[lib.scala 428:23]
wire _T_339 = |twos_comp_in[10:0]; // @[lib.scala 428:35]
wire _T_341 = ~twos_comp_in[11]; // @[lib.scala 428:40]
wire _T_343 = _T_339 ? _T_341 : twos_comp_in[11]; // @[lib.scala 428:23]
wire _T_345 = |twos_comp_in[11:0]; // @[lib.scala 428:35]
wire _T_347 = ~twos_comp_in[12]; // @[lib.scala 428:40]
wire _T_349 = _T_345 ? _T_347 : twos_comp_in[12]; // @[lib.scala 428:23]
wire _T_351 = |twos_comp_in[12:0]; // @[lib.scala 428:35]
wire _T_353 = ~twos_comp_in[13]; // @[lib.scala 428:40]
wire _T_355 = _T_351 ? _T_353 : twos_comp_in[13]; // @[lib.scala 428:23]
wire _T_357 = |twos_comp_in[13:0]; // @[lib.scala 428:35]
wire _T_359 = ~twos_comp_in[14]; // @[lib.scala 428:40]
wire _T_361 = _T_357 ? _T_359 : twos_comp_in[14]; // @[lib.scala 428:23]
wire _T_363 = |twos_comp_in[14:0]; // @[lib.scala 428:35]
wire _T_365 = ~twos_comp_in[15]; // @[lib.scala 428:40]
wire _T_367 = _T_363 ? _T_365 : twos_comp_in[15]; // @[lib.scala 428:23]
wire _T_369 = |twos_comp_in[15:0]; // @[lib.scala 428:35]
wire _T_371 = ~twos_comp_in[16]; // @[lib.scala 428:40]
wire _T_373 = _T_369 ? _T_371 : twos_comp_in[16]; // @[lib.scala 428:23]
wire _T_375 = |twos_comp_in[16:0]; // @[lib.scala 428:35]
wire _T_377 = ~twos_comp_in[17]; // @[lib.scala 428:40]
wire _T_379 = _T_375 ? _T_377 : twos_comp_in[17]; // @[lib.scala 428:23]
wire _T_381 = |twos_comp_in[17:0]; // @[lib.scala 428:35]
wire _T_383 = ~twos_comp_in[18]; // @[lib.scala 428:40]
wire _T_385 = _T_381 ? _T_383 : twos_comp_in[18]; // @[lib.scala 428:23]
wire _T_387 = |twos_comp_in[18:0]; // @[lib.scala 428:35]
wire _T_389 = ~twos_comp_in[19]; // @[lib.scala 428:40]
wire _T_391 = _T_387 ? _T_389 : twos_comp_in[19]; // @[lib.scala 428:23]
wire _T_393 = |twos_comp_in[19:0]; // @[lib.scala 428:35]
wire _T_395 = ~twos_comp_in[20]; // @[lib.scala 428:40]
wire _T_397 = _T_393 ? _T_395 : twos_comp_in[20]; // @[lib.scala 428:23]
wire _T_399 = |twos_comp_in[20:0]; // @[lib.scala 428:35]
wire _T_401 = ~twos_comp_in[21]; // @[lib.scala 428:40]
wire _T_403 = _T_399 ? _T_401 : twos_comp_in[21]; // @[lib.scala 428:23]
wire _T_405 = |twos_comp_in[21:0]; // @[lib.scala 428:35]
wire _T_407 = ~twos_comp_in[22]; // @[lib.scala 428:40]
wire _T_409 = _T_405 ? _T_407 : twos_comp_in[22]; // @[lib.scala 428:23]
wire _T_411 = |twos_comp_in[22:0]; // @[lib.scala 428:35]
wire _T_413 = ~twos_comp_in[23]; // @[lib.scala 428:40]
wire _T_415 = _T_411 ? _T_413 : twos_comp_in[23]; // @[lib.scala 428:23]
wire _T_417 = |twos_comp_in[23:0]; // @[lib.scala 428:35]
wire _T_419 = ~twos_comp_in[24]; // @[lib.scala 428:40]
wire _T_421 = _T_417 ? _T_419 : twos_comp_in[24]; // @[lib.scala 428:23]
wire _T_423 = |twos_comp_in[24:0]; // @[lib.scala 428:35]
wire _T_425 = ~twos_comp_in[25]; // @[lib.scala 428:40]
wire _T_427 = _T_423 ? _T_425 : twos_comp_in[25]; // @[lib.scala 428:23]
wire _T_429 = |twos_comp_in[25:0]; // @[lib.scala 428:35]
wire _T_431 = ~twos_comp_in[26]; // @[lib.scala 428:40]
wire _T_433 = _T_429 ? _T_431 : twos_comp_in[26]; // @[lib.scala 428:23]
wire _T_435 = |twos_comp_in[26:0]; // @[lib.scala 428:35]
wire _T_437 = ~twos_comp_in[27]; // @[lib.scala 428:40]
wire _T_439 = _T_435 ? _T_437 : twos_comp_in[27]; // @[lib.scala 428:23]
wire _T_441 = |twos_comp_in[27:0]; // @[lib.scala 428:35]
wire _T_443 = ~twos_comp_in[28]; // @[lib.scala 428:40]
wire _T_445 = _T_441 ? _T_443 : twos_comp_in[28]; // @[lib.scala 428:23]
wire _T_447 = |twos_comp_in[28:0]; // @[lib.scala 428:35]
wire _T_449 = ~twos_comp_in[29]; // @[lib.scala 428:40]
wire _T_451 = _T_447 ? _T_449 : twos_comp_in[29]; // @[lib.scala 428:23]
wire _T_453 = |twos_comp_in[29:0]; // @[lib.scala 428:35]
wire _T_455 = ~twos_comp_in[30]; // @[lib.scala 428:40]
wire _T_457 = _T_453 ? _T_455 : twos_comp_in[30]; // @[lib.scala 428:23]
wire _T_459 = |twos_comp_in[30:0]; // @[lib.scala 428:35]
wire _T_461 = ~twos_comp_in[31]; // @[lib.scala 428:40]
wire _T_463 = _T_459 ? _T_461 : twos_comp_in[31]; // @[lib.scala 428:23]
wire [6:0] _T_469 = {_T_319,_T_313,_T_307,_T_301,_T_295,_T_289,_T_283}; // @[lib.scala 430:14]
wire [14:0] _T_477 = {_T_367,_T_361,_T_355,_T_349,_T_343,_T_337,_T_331,_T_325,_T_469}; // @[lib.scala 430:14]
wire [7:0] _T_484 = {_T_415,_T_409,_T_403,_T_397,_T_391,_T_385,_T_379,_T_373}; // @[lib.scala 430:14]
wire [30:0] _T_493 = {_T_463,_T_457,_T_451,_T_445,_T_439,_T_433,_T_427,_T_421,_T_484,_T_477}; // @[lib.scala 430:14]
wire [31:0] twos_comp_out = {_T_493,twos_comp_in[0]}; // @[Cat.scala 29:58]
wire _T_495 = ~a_shift; // @[exu_div_ctl.scala 705:6]
wire _T_497 = _T_495 & _T_67; // @[exu_div_ctl.scala 705:15]
wire _T_500 = io_signed_in & io_dividend_in[31]; // @[exu_div_ctl.scala 705:63]
wire [32:0] _T_502 = {_T_500,io_dividend_in}; // @[Cat.scala 29:58]
wire [32:0] _T_504 = {a_ff[29:0],3'h0}; // @[Cat.scala 29:58]
wire [65:0] ar_shifted = _T_71[65:0]; // @[exu_div_ctl.scala 666:28]
wire [32:0] _T_506 = _T_497 ? _T_502 : 33'h0; // @[Mux.scala 27:72]
wire [32:0] _T_507 = a_shift ? _T_504 : 33'h0; // @[Mux.scala 27:72]
wire [32:0] _T_508 = shortq_enable_ff ? ar_shifted[32:0] : 33'h0; // @[Mux.scala 27:72]
wire [32:0] _T_509 = _T_506 | _T_507; // @[Mux.scala 27:72]
wire [32:0] a_in = _T_509 | _T_508; // @[Mux.scala 27:72]
wire _T_511 = ~b_twos_comp; // @[exu_div_ctl.scala 710:5]
wire _T_513 = io_signed_in & io_divisor_in[31]; // @[exu_div_ctl.scala 710:63]
wire [32:0] _T_515 = {_T_513,io_divisor_in}; // @[Cat.scala 29:58]
wire _T_516 = ~control_ff[1]; // @[exu_div_ctl.scala 711:49]
wire [32:0] _T_518 = {_T_516,_T_493,twos_comp_in[0]}; // @[Cat.scala 29:58]
wire [32:0] _T_519 = _T_511 ? _T_515 : 33'h0; // @[Mux.scala 27:72]
wire [32:0] _T_520 = b_twos_comp ? _T_518 : 33'h0; // @[Mux.scala 27:72]
wire [32:0] b_in = _T_519 | _T_520; // @[Mux.scala 27:72]
wire [32:0] _T_524 = {r_ff[29:0],a_ff[32:30]}; // @[Cat.scala 29:58]
wire [32:0] _T_534 = {1'h0,a_ff[31:0]}; // @[Cat.scala 29:58]
wire [32:0] _T_535 = r_sign_sel ? 33'h1ffffffff : 33'h0; // @[Mux.scala 27:72]
wire [32:0] _T_536 = r_restore_sel ? _T_524 : 33'h0; // @[Mux.scala 27:72]
wire [32:0] _T_537 = r_adder1_sel ? adder1_out[32:0] : 33'h0; // @[Mux.scala 27:72]
wire [32:0] _T_538 = r_adder2_sel ? adder2_out[32:0] : 33'h0; // @[Mux.scala 27:72]
wire [32:0] _T_539 = r_adder3_sel ? adder3_out[32:0] : 33'h0; // @[Mux.scala 27:72]
wire [32:0] _T_540 = r_adder4_sel ? _T_167[32:0] : 33'h0; // @[Mux.scala 27:72]
wire [32:0] _T_541 = r_adder5_sel ? adder5_out[32:0] : 33'h0; // @[Mux.scala 27:72]
wire [32:0] _T_542 = r_adder6_sel ? _T_171[32:0] : 33'h0; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:43:04 +08:00
wire [32:0] _T_543 = r_adder7_sel ? adder7_out[32:0] : 33'h0; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:04:21 +08:00
wire [32:0] _T_544 = shortq_enable_ff ? ar_shifted[65:33] : 33'h0; // @[Mux.scala 27:72]
wire [32:0] _T_545 = by_zero_case ? _T_534 : 33'h0; // @[Mux.scala 27:72]
wire [32:0] _T_546 = _T_535 | _T_536; // @[Mux.scala 27:72]
wire [32:0] _T_547 = _T_546 | _T_537; // @[Mux.scala 27:72]
wire [32:0] _T_548 = _T_547 | _T_538; // @[Mux.scala 27:72]
wire [32:0] _T_549 = _T_548 | _T_539; // @[Mux.scala 27:72]
wire [32:0] _T_550 = _T_549 | _T_540; // @[Mux.scala 27:72]
wire [32:0] _T_551 = _T_550 | _T_541; // @[Mux.scala 27:72]
wire [32:0] _T_552 = _T_551 | _T_542; // @[Mux.scala 27:72]
wire [32:0] _T_553 = _T_552 | _T_543; // @[Mux.scala 27:72]
wire [32:0] _T_554 = _T_553 | _T_544; // @[Mux.scala 27:72]
wire [32:0] r_in = _T_554 | _T_545; // @[Mux.scala 27:72]
wire [31:0] _T_558 = {q_ff[28:0],_T_242,_T_255,_T_270}; // @[Cat.scala 29:58]
wire _T_581 = ~b_ff[3]; // @[exu_div_ctl.scala 740:70]
wire _T_583 = ~b_ff[2]; // @[exu_div_ctl.scala 740:70]
wire _T_586 = _T_581 & _T_583; // @[exu_div_ctl.scala 740:95]
wire _T_585 = ~b_ff[1]; // @[exu_div_ctl.scala 740:70]
wire _T_587 = _T_586 & _T_585; // @[exu_div_ctl.scala 740:95]
wire _T_588 = a_ff[3] & _T_587; // @[exu_div_ctl.scala 741:11]
wire _T_595 = a_ff[3] & _T_586; // @[exu_div_ctl.scala 741:11]
wire _T_597 = ~b_ff[0]; // @[exu_div_ctl.scala 746:33]
wire _T_598 = _T_595 & _T_597; // @[exu_div_ctl.scala 746:31]
wire _T_608 = a_ff[2] & _T_587; // @[exu_div_ctl.scala 741:11]
wire _T_609 = _T_598 | _T_608; // @[exu_div_ctl.scala 746:42]
wire _T_612 = a_ff[3] & a_ff[2]; // @[exu_div_ctl.scala 739:95]
wire _T_618 = _T_612 & _T_586; // @[exu_div_ctl.scala 741:11]
wire _T_619 = _T_609 | _T_618; // @[exu_div_ctl.scala 746:75]
wire _T_626 = a_ff[2] & _T_586; // @[exu_div_ctl.scala 741:11]
wire _T_629 = _T_626 & _T_597; // @[exu_div_ctl.scala 748:31]
wire _T_639 = a_ff[1] & _T_587; // @[exu_div_ctl.scala 741:11]
wire _T_640 = _T_629 | _T_639; // @[exu_div_ctl.scala 748:42]
wire _T_646 = _T_581 & _T_585; // @[exu_div_ctl.scala 740:95]
wire _T_647 = a_ff[3] & _T_646; // @[exu_div_ctl.scala 741:11]
wire _T_650 = _T_647 & _T_597; // @[exu_div_ctl.scala 748:106]
wire _T_651 = _T_640 | _T_650; // @[exu_div_ctl.scala 748:78]
wire _T_654 = ~a_ff[2]; // @[exu_div_ctl.scala 739:70]
wire _T_655 = a_ff[3] & _T_654; // @[exu_div_ctl.scala 739:95]
wire _T_663 = _T_586 & b_ff[1]; // @[exu_div_ctl.scala 740:95]
wire _T_664 = _T_663 & b_ff[0]; // @[exu_div_ctl.scala 740:95]
wire _T_665 = _T_655 & _T_664; // @[exu_div_ctl.scala 741:11]
wire _T_666 = _T_651 | _T_665; // @[exu_div_ctl.scala 748:117]
wire _T_668 = ~a_ff[3]; // @[exu_div_ctl.scala 739:70]
wire _T_671 = _T_668 & a_ff[2]; // @[exu_div_ctl.scala 739:95]
wire _T_672 = _T_671 & a_ff[1]; // @[exu_div_ctl.scala 739:95]
wire _T_678 = _T_672 & _T_586; // @[exu_div_ctl.scala 741:11]
wire _T_679 = _T_666 | _T_678; // @[exu_div_ctl.scala 749:44]
wire _T_685 = _T_612 & _T_581; // @[exu_div_ctl.scala 741:11]
wire _T_688 = _T_685 & _T_597; // @[exu_div_ctl.scala 749:107]
wire _T_689 = _T_679 | _T_688; // @[exu_div_ctl.scala 749:80]
wire _T_698 = _T_581 & b_ff[2]; // @[exu_div_ctl.scala 740:95]
wire _T_699 = _T_698 & _T_585; // @[exu_div_ctl.scala 740:95]
wire _T_700 = _T_612 & _T_699; // @[exu_div_ctl.scala 741:11]
wire _T_701 = _T_689 | _T_700; // @[exu_div_ctl.scala 749:119]
wire _T_704 = a_ff[3] & a_ff[1]; // @[exu_div_ctl.scala 739:95]
wire _T_710 = _T_704 & _T_646; // @[exu_div_ctl.scala 741:11]
wire _T_711 = _T_701 | _T_710; // @[exu_div_ctl.scala 750:44]
wire _T_716 = _T_612 & a_ff[1]; // @[exu_div_ctl.scala 739:95]
wire _T_721 = _T_716 & _T_698; // @[exu_div_ctl.scala 741:11]
wire _T_722 = _T_711 | _T_721; // @[exu_div_ctl.scala 750:79]
wire _T_726 = a_ff[2] & a_ff[1]; // @[exu_div_ctl.scala 739:95]
wire _T_727 = _T_726 & a_ff[0]; // @[exu_div_ctl.scala 739:95]
wire _T_733 = _T_727 & _T_646; // @[exu_div_ctl.scala 741:11]
wire _T_739 = _T_655 & a_ff[0]; // @[exu_div_ctl.scala 739:95]
wire _T_744 = _T_581 & b_ff[1]; // @[exu_div_ctl.scala 740:95]
wire _T_745 = _T_744 & b_ff[0]; // @[exu_div_ctl.scala 740:95]
wire _T_746 = _T_739 & _T_745; // @[exu_div_ctl.scala 741:11]
wire _T_747 = _T_733 | _T_746; // @[exu_div_ctl.scala 752:45]
wire _T_754 = a_ff[2] & _T_646; // @[exu_div_ctl.scala 741:11]
wire _T_757 = _T_754 & _T_597; // @[exu_div_ctl.scala 752:114]
wire _T_758 = _T_747 | _T_757; // @[exu_div_ctl.scala 752:86]
wire _T_765 = a_ff[1] & _T_586; // @[exu_div_ctl.scala 741:11]
wire _T_768 = _T_765 & _T_597; // @[exu_div_ctl.scala 753:33]
wire _T_769 = _T_758 | _T_768; // @[exu_div_ctl.scala 752:129]
wire _T_779 = a_ff[0] & _T_587; // @[exu_div_ctl.scala 741:11]
wire _T_780 = _T_769 | _T_779; // @[exu_div_ctl.scala 753:47]
wire _T_785 = ~a_ff[1]; // @[exu_div_ctl.scala 739:70]
wire _T_787 = _T_671 & _T_785; // @[exu_div_ctl.scala 739:95]
wire _T_797 = _T_787 & _T_664; // @[exu_div_ctl.scala 741:11]
wire _T_798 = _T_780 | _T_797; // @[exu_div_ctl.scala 753:88]
wire _T_807 = _T_672 & _T_581; // @[exu_div_ctl.scala 741:11]
wire _T_810 = _T_807 & _T_597; // @[exu_div_ctl.scala 754:36]
wire _T_811 = _T_798 | _T_810; // @[exu_div_ctl.scala 753:131]
wire _T_817 = _T_583 & _T_585; // @[exu_div_ctl.scala 740:95]
wire _T_818 = a_ff[3] & _T_817; // @[exu_div_ctl.scala 741:11]
wire _T_821 = _T_818 & _T_597; // @[exu_div_ctl.scala 754:76]
wire _T_822 = _T_811 | _T_821; // @[exu_div_ctl.scala 754:47]
wire _T_832 = _T_698 & b_ff[1]; // @[exu_div_ctl.scala 740:95]
wire _T_833 = _T_655 & _T_832; // @[exu_div_ctl.scala 741:11]
wire _T_834 = _T_822 | _T_833; // @[exu_div_ctl.scala 754:88]
wire _T_848 = _T_672 & _T_699; // @[exu_div_ctl.scala 741:11]
wire _T_849 = _T_834 | _T_848; // @[exu_div_ctl.scala 754:131]
wire _T_855 = _T_671 & a_ff[0]; // @[exu_div_ctl.scala 739:95]
wire _T_861 = _T_855 & _T_646; // @[exu_div_ctl.scala 741:11]
wire _T_862 = _T_849 | _T_861; // @[exu_div_ctl.scala 755:47]
wire _T_869 = _T_655 & _T_785; // @[exu_div_ctl.scala 739:95]
wire _T_875 = _T_698 & b_ff[0]; // @[exu_div_ctl.scala 740:95]
wire _T_876 = _T_869 & _T_875; // @[exu_div_ctl.scala 741:11]
wire _T_877 = _T_862 | _T_876; // @[exu_div_ctl.scala 755:88]
wire _T_882 = _T_654 & a_ff[1]; // @[exu_div_ctl.scala 739:95]
wire _T_883 = _T_882 & a_ff[0]; // @[exu_div_ctl.scala 739:95]
wire _T_889 = _T_883 & _T_586; // @[exu_div_ctl.scala 741:11]
wire _T_890 = _T_877 | _T_889; // @[exu_div_ctl.scala 755:131]
wire _T_896 = _T_612 & _T_585; // @[exu_div_ctl.scala 741:11]
wire _T_899 = _T_896 & _T_597; // @[exu_div_ctl.scala 756:75]
wire _T_900 = _T_890 | _T_899; // @[exu_div_ctl.scala 756:47]
wire _T_908 = _T_672 & a_ff[0]; // @[exu_div_ctl.scala 739:95]
wire _T_913 = _T_908 & _T_698; // @[exu_div_ctl.scala 741:11]
wire _T_914 = _T_900 | _T_913; // @[exu_div_ctl.scala 756:88]
wire _T_921 = b_ff[3] & _T_583; // @[exu_div_ctl.scala 740:95]
wire _T_922 = _T_612 & _T_921; // @[exu_div_ctl.scala 741:11]
wire _T_923 = _T_914 | _T_922; // @[exu_div_ctl.scala 756:131]
wire _T_933 = _T_921 & _T_585; // @[exu_div_ctl.scala 740:95]
wire _T_934 = _T_704 & _T_933; // @[exu_div_ctl.scala 741:11]
wire _T_935 = _T_923 | _T_934; // @[exu_div_ctl.scala 757:47]
wire _T_938 = a_ff[3] & a_ff[0]; // @[exu_div_ctl.scala 739:95]
wire _T_944 = _T_938 & _T_817; // @[exu_div_ctl.scala 741:11]
wire _T_945 = _T_935 | _T_944; // @[exu_div_ctl.scala 757:88]
wire _T_949 = a_ff[3] & _T_785; // @[exu_div_ctl.scala 739:95]
wire _T_957 = _T_832 & b_ff[0]; // @[exu_div_ctl.scala 740:95]
wire _T_958 = _T_949 & _T_957; // @[exu_div_ctl.scala 741:11]
wire _T_959 = _T_945 | _T_958; // @[exu_div_ctl.scala 757:131]
wire _T_966 = _T_716 & b_ff[3]; // @[exu_div_ctl.scala 741:11]
wire _T_969 = _T_966 & _T_597; // @[exu_div_ctl.scala 758:77]
wire _T_970 = _T_959 | _T_969; // @[exu_div_ctl.scala 758:47]
wire _T_979 = b_ff[3] & _T_585; // @[exu_div_ctl.scala 740:95]
wire _T_980 = _T_716 & _T_979; // @[exu_div_ctl.scala 741:11]
wire _T_981 = _T_970 | _T_980; // @[exu_div_ctl.scala 758:88]
wire _T_986 = _T_612 & a_ff[0]; // @[exu_div_ctl.scala 739:95]
wire _T_991 = _T_986 & _T_979; // @[exu_div_ctl.scala 741:11]
wire _T_992 = _T_981 | _T_991; // @[exu_div_ctl.scala 758:131]
wire _T_998 = _T_655 & a_ff[1]; // @[exu_div_ctl.scala 739:95]
wire _T_1003 = _T_998 & _T_744; // @[exu_div_ctl.scala 741:11]
wire _T_1004 = _T_992 | _T_1003; // @[exu_div_ctl.scala 759:47]
wire _T_1009 = _T_704 & a_ff[0]; // @[exu_div_ctl.scala 739:95]
wire _T_1012 = _T_1009 & _T_583; // @[exu_div_ctl.scala 741:11]
wire _T_1013 = _T_1004 | _T_1012; // @[exu_div_ctl.scala 759:88]
wire _T_1020 = _T_716 & a_ff[0]; // @[exu_div_ctl.scala 739:95]
wire _T_1022 = _T_1020 & b_ff[3]; // @[exu_div_ctl.scala 741:11]
wire _T_1023 = _T_1013 | _T_1022; // @[exu_div_ctl.scala 759:131]
wire _T_1029 = _T_704 & _T_583; // @[exu_div_ctl.scala 741:11]
wire _T_1032 = _T_1029 & _T_597; // @[exu_div_ctl.scala 760:74]
wire _T_1033 = _T_1023 | _T_1032; // @[exu_div_ctl.scala 760:47]
wire [31:0] _T_559 = {28'h0,_T_588,_T_619,_T_722,_T_1033}; // @[Cat.scala 29:58]
wire [31:0] _T_561 = _T_76 ? _T_558 : 32'h0; // @[Mux.scala 27:72]
wire [31:0] _T_562 = smallnum_case ? _T_559 : 32'h0; // @[Mux.scala 27:72]
wire [31:0] _T_563 = by_zero_case ? 32'hffffffff : 32'h0; // @[Mux.scala 27:72]
wire [31:0] _T_564 = _T_561 | _T_562; // @[Mux.scala 27:72]
wire [31:0] q_in = _T_564 | _T_563; // @[Mux.scala 27:72]
wire _T_569 = ~twos_comp_q_sel; // @[exu_div_ctl.scala 734:16]
wire _T_570 = _T_30 & _T_569; // @[exu_div_ctl.scala 734:14]
wire [31:0] _T_573 = _T_570 ? q_ff : 32'h0; // @[Mux.scala 27:72]
wire [31:0] _T_574 = control_ff[0] ? r_ff[31:0] : 32'h0; // @[Mux.scala 27:72]
wire [31:0] _T_575 = twos_comp_q_sel ? twos_comp_out : 32'h0; // @[Mux.scala 27:72]
wire [31:0] _T_576 = _T_573 | _T_574; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:43:04 +08:00
wire _T_1060 = shortq == 6'h1b; // @[exu_div_ctl.scala 775:58]
wire _T_1061 = shortq == 6'h1a; // @[exu_div_ctl.scala 775:58]
wire _T_1062 = shortq == 6'h19; // @[exu_div_ctl.scala 775:58]
wire _T_1063 = shortq == 6'h18; // @[exu_div_ctl.scala 775:58]
wire _T_1064 = shortq == 6'h17; // @[exu_div_ctl.scala 775:58]
wire _T_1065 = shortq == 6'h16; // @[exu_div_ctl.scala 775:58]
wire _T_1066 = shortq == 6'h15; // @[exu_div_ctl.scala 775:58]
wire _T_1067 = shortq == 6'h14; // @[exu_div_ctl.scala 775:58]
wire _T_1068 = shortq == 6'h13; // @[exu_div_ctl.scala 775:58]
wire _T_1069 = shortq == 6'h12; // @[exu_div_ctl.scala 775:58]
wire _T_1070 = shortq == 6'h11; // @[exu_div_ctl.scala 775:58]
wire _T_1071 = shortq == 6'h10; // @[exu_div_ctl.scala 775:58]
wire _T_1072 = shortq == 6'hf; // @[exu_div_ctl.scala 775:58]
wire _T_1073 = shortq == 6'he; // @[exu_div_ctl.scala 775:58]
wire _T_1074 = shortq == 6'hd; // @[exu_div_ctl.scala 775:58]
wire _T_1075 = shortq == 6'hc; // @[exu_div_ctl.scala 775:58]
wire _T_1076 = shortq == 6'hb; // @[exu_div_ctl.scala 775:58]
wire _T_1077 = shortq == 6'ha; // @[exu_div_ctl.scala 775:58]
wire _T_1078 = shortq == 6'h9; // @[exu_div_ctl.scala 775:58]
wire _T_1079 = shortq == 6'h8; // @[exu_div_ctl.scala 775:58]
wire _T_1080 = shortq == 6'h7; // @[exu_div_ctl.scala 775:58]
wire _T_1081 = shortq == 6'h6; // @[exu_div_ctl.scala 775:58]
wire _T_1082 = shortq == 6'h5; // @[exu_div_ctl.scala 775:58]
wire _T_1083 = shortq == 6'h4; // @[exu_div_ctl.scala 775:58]
wire _T_1084 = shortq == 6'h3; // @[exu_div_ctl.scala 775:58]
wire _T_1085 = shortq == 6'h2; // @[exu_div_ctl.scala 775:58]
wire _T_1086 = shortq == 6'h1; // @[exu_div_ctl.scala 775:58]
wire _T_1087 = shortq == 6'h0; // @[exu_div_ctl.scala 775:58]
wire [1:0] _T_1092 = _T_1060 ? 2'h3 : 2'h0; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:04:21 +08:00
wire [2:0] _T_1093 = _T_1061 ? 3'h6 : 3'h0; // @[Mux.scala 27:72]
wire [2:0] _T_1094 = _T_1062 ? 3'h6 : 3'h0; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:43:04 +08:00
wire [2:0] _T_1095 = _T_1063 ? 3'h6 : 3'h0; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:04:21 +08:00
wire [3:0] _T_1096 = _T_1064 ? 4'h9 : 4'h0; // @[Mux.scala 27:72]
wire [3:0] _T_1097 = _T_1065 ? 4'h9 : 4'h0; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:43:04 +08:00
wire [3:0] _T_1098 = _T_1066 ? 4'h9 : 4'h0; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:04:21 +08:00
wire [3:0] _T_1099 = _T_1067 ? 4'hc : 4'h0; // @[Mux.scala 27:72]
wire [3:0] _T_1100 = _T_1068 ? 4'hc : 4'h0; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:43:04 +08:00
wire [3:0] _T_1101 = _T_1069 ? 4'hc : 4'h0; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:04:21 +08:00
wire [3:0] _T_1102 = _T_1070 ? 4'hf : 4'h0; // @[Mux.scala 27:72]
wire [3:0] _T_1103 = _T_1071 ? 4'hf : 4'h0; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:43:04 +08:00
wire [3:0] _T_1104 = _T_1072 ? 4'hf : 4'h0; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:04:21 +08:00
wire [4:0] _T_1105 = _T_1073 ? 5'h12 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_1106 = _T_1074 ? 5'h12 : 5'h0; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:43:04 +08:00
wire [4:0] _T_1107 = _T_1075 ? 5'h12 : 5'h0; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:04:21 +08:00
wire [4:0] _T_1108 = _T_1076 ? 5'h15 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_1109 = _T_1077 ? 5'h15 : 5'h0; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:43:04 +08:00
wire [4:0] _T_1110 = _T_1078 ? 5'h15 : 5'h0; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:04:21 +08:00
wire [4:0] _T_1111 = _T_1079 ? 5'h18 : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_1112 = _T_1080 ? 5'h18 : 5'h0; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:43:04 +08:00
wire [4:0] _T_1113 = _T_1081 ? 5'h18 : 5'h0; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:04:21 +08:00
wire [4:0] _T_1114 = _T_1082 ? 5'h1b : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_1115 = _T_1083 ? 5'h1b : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_1116 = _T_1084 ? 5'h1b : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_1117 = _T_1085 ? 5'h1b : 5'h0; // @[Mux.scala 27:72]
wire [4:0] _T_1118 = _T_1086 ? 5'h1b : 5'h0; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:43:04 +08:00
wire [4:0] _T_1119 = _T_1087 ? 5'h1b : 5'h0; // @[Mux.scala 27:72]
wire [2:0] _GEN_12 = {{1'd0}, _T_1092}; // @[Mux.scala 27:72]
wire [2:0] _T_1124 = _GEN_12 | _T_1093; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:04:21 +08:00
wire [2:0] _T_1125 = _T_1124 | _T_1094; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:43:04 +08:00
wire [2:0] _T_1126 = _T_1125 | _T_1095; // @[Mux.scala 27:72]
wire [3:0] _GEN_13 = {{1'd0}, _T_1126}; // @[Mux.scala 27:72]
wire [3:0] _T_1127 = _GEN_13 | _T_1096; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:04:21 +08:00
wire [3:0] _T_1128 = _T_1127 | _T_1097; // @[Mux.scala 27:72]
wire [3:0] _T_1129 = _T_1128 | _T_1098; // @[Mux.scala 27:72]
wire [3:0] _T_1130 = _T_1129 | _T_1099; // @[Mux.scala 27:72]
wire [3:0] _T_1131 = _T_1130 | _T_1100; // @[Mux.scala 27:72]
wire [3:0] _T_1132 = _T_1131 | _T_1101; // @[Mux.scala 27:72]
wire [3:0] _T_1133 = _T_1132 | _T_1102; // @[Mux.scala 27:72]
wire [3:0] _T_1134 = _T_1133 | _T_1103; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:43:04 +08:00
wire [3:0] _T_1135 = _T_1134 | _T_1104; // @[Mux.scala 27:72]
wire [4:0] _GEN_14 = {{1'd0}, _T_1135}; // @[Mux.scala 27:72]
wire [4:0] _T_1136 = _GEN_14 | _T_1105; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:04:21 +08:00
wire [4:0] _T_1137 = _T_1136 | _T_1106; // @[Mux.scala 27:72]
wire [4:0] _T_1138 = _T_1137 | _T_1107; // @[Mux.scala 27:72]
wire [4:0] _T_1139 = _T_1138 | _T_1108; // @[Mux.scala 27:72]
wire [4:0] _T_1140 = _T_1139 | _T_1109; // @[Mux.scala 27:72]
wire [4:0] _T_1141 = _T_1140 | _T_1110; // @[Mux.scala 27:72]
wire [4:0] _T_1142 = _T_1141 | _T_1111; // @[Mux.scala 27:72]
wire [4:0] _T_1143 = _T_1142 | _T_1112; // @[Mux.scala 27:72]
wire [4:0] _T_1144 = _T_1143 | _T_1113; // @[Mux.scala 27:72]
wire [4:0] _T_1145 = _T_1144 | _T_1114; // @[Mux.scala 27:72]
wire [4:0] _T_1146 = _T_1145 | _T_1115; // @[Mux.scala 27:72]
wire [4:0] _T_1147 = _T_1146 | _T_1116; // @[Mux.scala 27:72]
wire [4:0] _T_1148 = _T_1147 | _T_1117; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:43:04 +08:00
wire [4:0] _T_1149 = _T_1148 | _T_1118; // @[Mux.scala 27:72]
wire [4:0] shortq_decode = _T_1149 | _T_1119; // @[Mux.scala 27:72]
divider 4 added
2021-01-06 18:04:21 +08:00
exu_div_cls a_enc ( // @[exu_div_ctl.scala 763:21]
.io_operand(a_enc_io_operand),
.io_cls(a_enc_io_cls)
);
exu_div_cls b_enc ( // @[exu_div_ctl.scala 766:20]
.io_operand(b_enc_io_operand),
.io_cls(b_enc_io_cls)
);
rvclkhdr rvclkhdr ( // @[lib.scala 390:23]
.io_clk(rvclkhdr_io_clk),
.io_en(rvclkhdr_io_en)
);
rvclkhdr rvclkhdr_1 ( // @[lib.scala 390:23]
.io_clk(rvclkhdr_1_io_clk),
.io_en(rvclkhdr_1_io_en)
);
rvclkhdr rvclkhdr_2 ( // @[lib.scala 390:23]
.io_clk(rvclkhdr_2_io_clk),
.io_en(rvclkhdr_2_io_en)
);
rvclkhdr rvclkhdr_3 ( // @[lib.scala 390:23]
.io_clk(rvclkhdr_3_io_clk),
.io_en(rvclkhdr_3_io_en)
);
rvclkhdr rvclkhdr_4 ( // @[lib.scala 390:23]
.io_clk(rvclkhdr_4_io_clk),
.io_en(rvclkhdr_4_io_en)
);
rvclkhdr rvclkhdr_5 ( // @[lib.scala 390:23]
.io_clk(rvclkhdr_5_io_clk),
.io_en(rvclkhdr_5_io_en)
);
rvclkhdr rvclkhdr_6 ( // @[lib.scala 390:23]
.io_clk(rvclkhdr_6_io_clk),
.io_en(rvclkhdr_6_io_en)
);
rvclkhdr rvclkhdr_7 ( // @[lib.scala 390:23]
.io_clk(rvclkhdr_7_io_clk),
.io_en(rvclkhdr_7_io_en)
);
rvclkhdr rvclkhdr_8 ( // @[lib.scala 390:23]
.io_clk(rvclkhdr_8_io_clk),
.io_en(rvclkhdr_8_io_en)
);
rvclkhdr rvclkhdr_9 ( // @[lib.scala 390:23]
.io_clk(rvclkhdr_9_io_clk),
.io_en(rvclkhdr_9_io_en)
);
rvclkhdr rvclkhdr_10 ( // @[lib.scala 390:23]
.io_clk(rvclkhdr_10_io_clk),
.io_en(rvclkhdr_10_io_en)
);
assign io_data_out = _T_576 | _T_575; // @[exu_div_ctl.scala 733:15]
assign io_valid_out = finish_ff & _T; // @[exu_div_ctl.scala 732:16]
divider 4 added
2021-01-06 18:43:04 +08:00
assign a_enc_io_operand = {control_ff[2],a_ff[31:0]}; // @[exu_div_ctl.scala 764:20]
divider 4 added
2021-01-06 18:04:21 +08:00
assign b_enc_io_operand = b_ff[32:0]; // @[exu_div_ctl.scala 767:20]
assign rvclkhdr_io_clk = clock; // @[lib.scala 392:18]
assign rvclkhdr_io_en = _T_47 | finish_ff; // @[lib.scala 393:17]
assign rvclkhdr_1_io_clk = clock; // @[lib.scala 392:18]
assign rvclkhdr_1_io_en = _T_47 | finish_ff; // @[lib.scala 393:17]
assign rvclkhdr_2_io_clk = clock; // @[lib.scala 392:18]
assign rvclkhdr_2_io_en = _T_47 | finish_ff; // @[lib.scala 393:17]
assign rvclkhdr_3_io_clk = clock; // @[lib.scala 392:18]
assign rvclkhdr_3_io_en = _T_47 | finish_ff; // @[lib.scala 393:17]
assign rvclkhdr_4_io_clk = clock; // @[lib.scala 392:18]
assign rvclkhdr_4_io_en = _T_47 | finish_ff; // @[lib.scala 393:17]
assign rvclkhdr_5_io_clk = clock; // @[lib.scala 392:18]
assign rvclkhdr_5_io_en = _T_47 | finish_ff; // @[lib.scala 393:17]
assign rvclkhdr_6_io_clk = clock; // @[lib.scala 392:18]
assign rvclkhdr_6_io_en = _T_47 | finish_ff; // @[lib.scala 393:17]
assign rvclkhdr_7_io_clk = clock; // @[lib.scala 392:18]
assign rvclkhdr_7_io_en = io_valid_in | running_state; // @[lib.scala 393:17]
assign rvclkhdr_8_io_clk = clock; // @[lib.scala 392:18]
assign rvclkhdr_8_io_en = io_valid_in | b_twos_comp; // @[lib.scala 393:17]
assign rvclkhdr_9_io_clk = clock; // @[lib.scala 392:18]
assign rvclkhdr_9_io_en = _T_45 | running_state; // @[lib.scala 393:17]
assign rvclkhdr_10_io_clk = clock; // @[lib.scala 392:18]
assign rvclkhdr_10_io_en = _T_45 | running_state; // @[lib.scala 393:17]
`ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_INVALID_ASSIGN
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_REG_INIT
`define RANDOMIZE
`endif
`ifdef RANDOMIZE_MEM_INIT
`define RANDOMIZE
`endif
`ifndef RANDOM
`define RANDOM $random
`endif
`ifdef RANDOMIZE_MEM_INIT
integer initvar;
`endif
`ifndef SYNTHESIS
`ifdef FIRRTL_BEFORE_INITIAL
`FIRRTL_BEFORE_INITIAL
`endif
initial begin
`ifdef RANDOMIZE
`ifdef INIT_RANDOM
`INIT_RANDOM
`endif
`ifndef VERILATOR
`ifdef RANDOMIZE_DELAY
#`RANDOMIZE_DELAY begin end
`else
#0.002 begin end
`endif
`endif
`ifdef RANDOMIZE_REG_INIT
_RAND_0 = {1{`RANDOM}};
control_ff = _RAND_0[2:0];
_RAND_1 = {2{`RANDOM}};
b_ff1 = _RAND_1[32:0];
_RAND_2 = {1{`RANDOM}};
valid_ff = _RAND_2[0:0];
_RAND_3 = {2{`RANDOM}};
a_ff = _RAND_3[32:0];
_RAND_4 = {1{`RANDOM}};
count_ff = _RAND_4[6:0];
_RAND_5 = {1{`RANDOM}};
shortq_enable_ff = _RAND_5[0:0];
_RAND_6 = {1{`RANDOM}};
finish_ff = _RAND_6[0:0];
_RAND_7 = {1{`RANDOM}};
divider 4 added
2021-01-06 18:43:04 +08:00
_T_1165 = _RAND_7[4:0];
divider 4 added
2021-01-06 18:04:21 +08:00
_RAND_8 = {1{`RANDOM}};
by_zero_case_ff = _RAND_8[0:0];
_RAND_9 = {2{`RANDOM}};
r_ff = _RAND_9[32:0];
_RAND_10 = {1{`RANDOM}};
q_ff = _RAND_10[31:0];
`endif // RANDOMIZE_REG_INIT
if (reset) begin
control_ff = 3'h0;
end
if (reset) begin
b_ff1 = 33'h0;
end
if (reset) begin
valid_ff = 1'h0;
end
if (reset) begin
a_ff = 33'h0;
end
if (reset) begin
count_ff = 7'h0;
end
if (reset) begin
shortq_enable_ff = 1'h0;
end
if (reset) begin
finish_ff = 1'h0;
end
if (reset) begin
divider 4 added
2021-01-06 18:43:04 +08:00
_T_1165 = 5'h0;
divider 4 added
2021-01-06 18:04:21 +08:00
end
if (reset) begin
by_zero_case_ff = 1'h0;
end
if (reset) begin
r_ff = 33'h0;
end
if (reset) begin
q_ff = 32'h0;
end
`endif // RANDOMIZE
end // initial
`ifdef FIRRTL_AFTER_INITIAL
`FIRRTL_AFTER_INITIAL
`endif
`endif // SYNTHESIS
always @(posedge clock or posedge reset) begin
if (reset) begin
control_ff <= 3'h0;
end else if (misc_enable) begin
control_ff <= control_in;
end
end
always @(posedge clock or posedge reset) begin
if (reset) begin
b_ff1 <= 33'h0;
end else if (b_enable) begin
b_ff1 <= b_in;
end
end
always @(posedge clock or posedge reset) begin
if (reset) begin
valid_ff <= 1'h0;
end else if (misc_enable) begin
valid_ff <= valid_ff_in;
end
end
always @(posedge clock or posedge reset) begin
if (reset) begin
a_ff <= 33'h0;
end else if (a_enable) begin
a_ff <= a_in;
end
end
always @(posedge clock or posedge reset) begin
if (reset) begin
count_ff <= 7'h0;
end else if (misc_enable) begin
count_ff <= count_in;
end
end
always @(posedge clock or posedge reset) begin
if (reset) begin
shortq_enable_ff <= 1'h0;
end else if (misc_enable) begin
shortq_enable_ff <= shortq_enable;
end
end
always @(posedge clock or posedge reset) begin
if (reset) begin
finish_ff <= 1'h0;
end else if (misc_enable) begin
finish_ff <= finish;
end
end
always @(posedge clock or posedge reset) begin
if (reset) begin
divider 4 added
2021-01-06 18:43:04 +08:00
_T_1165 <= 5'h0;
divider 4 added
2021-01-06 18:04:21 +08:00
end else if (misc_enable) begin
if (_T_58) begin
divider 4 added
2021-01-06 18:43:04 +08:00
_T_1165 <= 5'h0;
divider 4 added
2021-01-06 18:04:21 +08:00
end else begin
divider 4 added
2021-01-06 18:43:04 +08:00
_T_1165 <= shortq_decode;
divider 4 added
2021-01-06 18:04:21 +08:00
end
end
end
always @(posedge clock or posedge reset) begin
if (reset) begin
by_zero_case_ff <= 1'h0;
end else if (misc_enable) begin
by_zero_case_ff <= by_zero_case;
end
end
always @(posedge clock or posedge reset) begin
if (reset) begin
r_ff <= 33'h0;
end else if (rq_enable) begin
r_ff <= r_in;
end
end
always @(posedge clock or posedge reset) begin
if (reset) begin
q_ff <= 32'h0;
end else if (rq_enable) begin
q_ff <= q_in;
end
end
endmodule