quasar/gated_latch.sv

15 lines
246 B
Systemverilog
Raw Normal View History

2020-11-18 18:42:14 +08:00
module gated_latch
2020-09-22 13:35:24 +08:00
(
2020-12-17 13:16:07 +08:00
input logic SE, EN, CK,
2020-09-22 13:35:24 +08:00
output Q
);
2020-12-17 13:16:07 +08:00
logic en_ff;
logic enable;
2020-09-22 13:35:24 +08:00
assign enable = EN | SE;
always @(CK, enable) begin
if(!CK)
en_ff = enable;
end
assign Q = CK & en_ff;
endmodule