quasar/el2_ifu_mem_ctl.anno.json

[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_ic_hit_f",
    "sources":[
      "~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_exu_flush_final",
      "~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_ic_rd_hit"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_ic_access_fault_f",
    "sources":[
      "~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_exu_flush_final"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_ic_error_start",
    "sources":[
      "~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_ic_eccerr",
      "~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_ic_rd_hit",
      "~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_exu_flush_final"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_ic_dma_active",
    "sources":[
      "~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_dec_tlu_flush_err_wb"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_ifu_async_error_start",
    "sources":[
      "~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_iccm_rd_ecc_single_err",
      "~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_ic_error_start",
      "~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_ic_eccerr",
      "~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_ic_rd_hit",
      "~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_exu_flush_final"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_ic_access_fault_type_f",
    "sources":[
      "~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_iccm_rd_ecc_double_err"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_ic_debug_wr_data",
    "sources":[
      "~el2_ifu_mem_ctl|el2_ifu_mem_ctl>io_dec_tlu_ic_diag_pkt_icache_wrdata"
    ]
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxResourceAnno",
    "target":"el2_ifu_mem_ctl.TEC_RV_ICG",
    "resourceId":"/vsrc/TEC_RV_ICG.v"
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"."
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"el2_ifu_mem_ctl"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]