quasar/el2_lsu_bus_buffer.fir

6372 lines
465 KiB
Plaintext
Raw Normal View History

2020-11-06 21:58:23 +08:00
;buildInfoPackage: chisel3, version: 3.3.1, scalaVersion: 2.12.11, sbtVersion: 1.3.10
circuit el2_lsu_bus_buffer :
extmodule TEC_RV_ICG :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_1 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_1 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_1 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_2 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_2 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_2 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_3 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_3 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_3 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_4 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_4 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_4 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_5 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_5 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_5 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_6 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_6 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_6 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_7 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_7 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_7 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_8 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_8 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_8 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_9 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_9 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_9 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_10 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_10 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_10 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_11 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_11 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_11 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
module el2_lsu_bus_buffer :
input clock : Clock
input reset : AsyncReset
2020-11-06 22:37:40 +08:00
output io : {flip scan_mode : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, flip dec_tlu_force_halt : UInt<1>, flip lsu_c2_r_clk : Clock, flip lsu_bus_ibuf_c1_clk : Clock, flip lsu_bus_obuf_c1_clk : Clock, flip lsu_bus_buf_c1_clk : Clock, flip lsu_free_c2_clk : Clock, flip lsu_busm_clk : Clock, flip dec_lsu_valid_raw_d : UInt<1>, flip lsu_pkt_m : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>, valid : UInt<1>}, flip lsu_pkt_r : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>, valid : UInt<1>}, flip lsu_addr_m : UInt<32>, flip end_addr_m : UInt<32>, flip lsu_addr_r : UInt<32>, flip end_addr_r : UInt<32>, flip store_data_r : UInt<32>, flip no_word_merge_r : UInt<1>, flip no_dword_merge_r : UInt<1>, flip lsu_busreq_m : UInt<1>, flip ld_full_hit_m : UInt<1>, flip flush_m_up : UInt<1>, flip flush_r : UInt<1>, flip lsu_commit_r : UInt<1>, flip is_sideeffects_r : UInt<1>, flip ldst_dual_d : UInt<1>, flip ldst_dual_m : UInt<1>, flip ldst_dual_r : UInt<1>, flip ldst_byteen_ext_m : UInt<8>, flip lsu_axi_awready : UInt<1>, flip lsu_axi_wready : UInt<1>, flip lsu_axi_bvalid : UInt<1>, flip lsu_axi_bresp : UInt<2>, flip lsu_axi_bid : UInt<3>, flip lsu_axi_arready : UInt<1>, flip lsu_axi_rvalid : UInt<1>, flip lsu_axi_rid : UInt<3>, flip lsu_axi_rdata : UInt<64>, flip lsu_axi_rresp : UInt<2>, flip lsu_bus_clk_en : UInt<1>, flip lsu_bus_clk_en_q : UInt<1>, lsu_busreq_r : UInt<1>, lsu_bus_buffer_pend_any : UInt<1>, lsu_bus_buffer_full_any : UInt<1>, lsu_bus_buffer_empty_any : UInt<1>, lsu_bus_idle_any : UInt<1>, ld_byte_hit_buf_lo : UInt<4>, ld_byte_hit_buf_hi : UInt<4>, ld_fwddata_buf_lo : UInt<32>, ld_fwddata_buf_hi : UInt<32>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>, lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>, lsu_nonblock_load_data : UInt<32>, lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, lsu_axi_awvalid : UInt<1>, lsu_axi_awid : UInt<3>, lsu_axi_awaddr : UInt<32>, lsu_axi_awregion : UInt<4>, lsu_axi_awlen : UInt<8>, lsu_axi_awsize : UInt<3>, lsu_axi_awburst : UInt<2>, lsu_axi_awlock : UInt<1>, lsu_axi_awcache : UInt<4>, lsu_axi_awprot : UInt<3>, lsu_axi_awqos : UInt<4>, lsu_axi_wvalid : UInt<1>, lsu_axi_wdata : UInt<64>, lsu_axi_wstrb : UInt<8>, lsu_axi_wlast : UInt<1>, lsu_axi_bready : UInt<1>, lsu_axi_arvalid : UInt<1>, lsu_axi_arid : UInt<3>, lsu_axi_araddr : UInt<32>, lsu_axi_arregion : UInt<4>, lsu_axi_arlen : UInt<8>, lsu_axi_arsize : UInt<3>, lsu_axi_arburst : UInt<2>, lsu_axi_arlock : UInt<1>, lsu_axi_arcache : UInt<4>, lsu_axi_arprot : UInt<3>, lsu_axi_arqos : UInt<4>, lsu_axi_rready : UInt<1>, test : UInt}
2020-11-06 21:58:23 +08:00
wire buf_addr : UInt<32>[4] @[el2_lsu_bus_buffer.scala 120:22]
wire buf_state : UInt<3>[4] @[el2_lsu_bus_buffer.scala 121:23]
wire buf_write : UInt<4>
buf_write <= UInt<1>("h00")
node ldst_byteen_hi_m = bits(io.ldst_byteen_ext_m, 7, 4) @[el2_lsu_bus_buffer.scala 125:46]
node ldst_byteen_lo_m = bits(io.ldst_byteen_ext_m, 3, 0) @[el2_lsu_bus_buffer.scala 126:46]
node _T = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 128:66]
node _T_1 = bits(buf_addr[0], 31, 2) @[el2_lsu_bus_buffer.scala 128:89]
node _T_2 = eq(_T, _T_1) @[el2_lsu_bus_buffer.scala 128:74]
node _T_3 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 128:109]
node _T_4 = and(_T_2, _T_3) @[el2_lsu_bus_buffer.scala 128:98]
node _T_5 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 128:129]
node _T_6 = and(_T_4, _T_5) @[el2_lsu_bus_buffer.scala 128:113]
node ld_addr_hitvec_lo_0 = and(_T_6, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 128:141]
node _T_7 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 128:66]
node _T_8 = bits(buf_addr[1], 31, 2) @[el2_lsu_bus_buffer.scala 128:89]
node _T_9 = eq(_T_7, _T_8) @[el2_lsu_bus_buffer.scala 128:74]
node _T_10 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 128:109]
node _T_11 = and(_T_9, _T_10) @[el2_lsu_bus_buffer.scala 128:98]
node _T_12 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 128:129]
node _T_13 = and(_T_11, _T_12) @[el2_lsu_bus_buffer.scala 128:113]
node ld_addr_hitvec_lo_1 = and(_T_13, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 128:141]
node _T_14 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 128:66]
node _T_15 = bits(buf_addr[2], 31, 2) @[el2_lsu_bus_buffer.scala 128:89]
node _T_16 = eq(_T_14, _T_15) @[el2_lsu_bus_buffer.scala 128:74]
node _T_17 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 128:109]
node _T_18 = and(_T_16, _T_17) @[el2_lsu_bus_buffer.scala 128:98]
node _T_19 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 128:129]
node _T_20 = and(_T_18, _T_19) @[el2_lsu_bus_buffer.scala 128:113]
node ld_addr_hitvec_lo_2 = and(_T_20, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 128:141]
node _T_21 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 128:66]
node _T_22 = bits(buf_addr[3], 31, 2) @[el2_lsu_bus_buffer.scala 128:89]
node _T_23 = eq(_T_21, _T_22) @[el2_lsu_bus_buffer.scala 128:74]
node _T_24 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 128:109]
node _T_25 = and(_T_23, _T_24) @[el2_lsu_bus_buffer.scala 128:98]
node _T_26 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 128:129]
node _T_27 = and(_T_25, _T_26) @[el2_lsu_bus_buffer.scala 128:113]
node ld_addr_hitvec_lo_3 = and(_T_27, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 128:141]
node _T_28 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 129:66]
node _T_29 = bits(buf_addr[0], 31, 2) @[el2_lsu_bus_buffer.scala 129:89]
node _T_30 = eq(_T_28, _T_29) @[el2_lsu_bus_buffer.scala 129:74]
node _T_31 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 129:109]
node _T_32 = and(_T_30, _T_31) @[el2_lsu_bus_buffer.scala 129:98]
node _T_33 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 129:129]
node _T_34 = and(_T_32, _T_33) @[el2_lsu_bus_buffer.scala 129:113]
node ld_addr_hitvec_hi_0 = and(_T_34, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 129:141]
node _T_35 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 129:66]
node _T_36 = bits(buf_addr[1], 31, 2) @[el2_lsu_bus_buffer.scala 129:89]
node _T_37 = eq(_T_35, _T_36) @[el2_lsu_bus_buffer.scala 129:74]
node _T_38 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 129:109]
node _T_39 = and(_T_37, _T_38) @[el2_lsu_bus_buffer.scala 129:98]
node _T_40 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 129:129]
node _T_41 = and(_T_39, _T_40) @[el2_lsu_bus_buffer.scala 129:113]
node ld_addr_hitvec_hi_1 = and(_T_41, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 129:141]
node _T_42 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 129:66]
node _T_43 = bits(buf_addr[2], 31, 2) @[el2_lsu_bus_buffer.scala 129:89]
node _T_44 = eq(_T_42, _T_43) @[el2_lsu_bus_buffer.scala 129:74]
node _T_45 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 129:109]
node _T_46 = and(_T_44, _T_45) @[el2_lsu_bus_buffer.scala 129:98]
node _T_47 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 129:129]
node _T_48 = and(_T_46, _T_47) @[el2_lsu_bus_buffer.scala 129:113]
node ld_addr_hitvec_hi_2 = and(_T_48, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 129:141]
node _T_49 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 129:66]
node _T_50 = bits(buf_addr[3], 31, 2) @[el2_lsu_bus_buffer.scala 129:89]
node _T_51 = eq(_T_49, _T_50) @[el2_lsu_bus_buffer.scala 129:74]
node _T_52 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 129:109]
node _T_53 = and(_T_51, _T_52) @[el2_lsu_bus_buffer.scala 129:98]
node _T_54 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 129:129]
node _T_55 = and(_T_53, _T_54) @[el2_lsu_bus_buffer.scala 129:113]
node ld_addr_hitvec_hi_3 = and(_T_55, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 129:141]
wire ld_byte_hitvecfn_lo : UInt<4>[4] @[el2_lsu_bus_buffer.scala 130:33]
wire ld_byte_ibuf_hit_lo : UInt<4>
ld_byte_ibuf_hit_lo <= UInt<1>("h00")
wire ld_byte_hitvecfn_hi : UInt<4>[4] @[el2_lsu_bus_buffer.scala 132:33]
wire ld_byte_ibuf_hit_hi : UInt<4>
ld_byte_ibuf_hit_hi <= UInt<1>("h00")
wire buf_byteen : UInt<4>[4] @[el2_lsu_bus_buffer.scala 134:24]
buf_byteen[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 135:14]
buf_byteen[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 135:14]
buf_byteen[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 135:14]
buf_byteen[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 135:14]
wire buf_nxtstate : UInt<3>[4] @[el2_lsu_bus_buffer.scala 136:26]
buf_nxtstate[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 137:16]
buf_nxtstate[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 137:16]
buf_nxtstate[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 137:16]
buf_nxtstate[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 137:16]
wire buf_wr_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 138:23]
buf_wr_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 139:13]
buf_wr_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 139:13]
buf_wr_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 139:13]
buf_wr_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 139:13]
wire buf_data_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 140:25]
buf_data_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 141:15]
buf_data_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 141:15]
buf_data_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 141:15]
buf_data_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 141:15]
wire buf_state_bus_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 142:30]
buf_state_bus_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 143:20]
buf_state_bus_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 143:20]
buf_state_bus_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 143:20]
buf_state_bus_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 143:20]
wire buf_ldfwd_in : UInt<1>[4] @[el2_lsu_bus_buffer.scala 144:26]
buf_ldfwd_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 145:16]
buf_ldfwd_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 145:16]
buf_ldfwd_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 145:16]
buf_ldfwd_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 145:16]
wire buf_ldfwd_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 146:26]
buf_ldfwd_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 147:16]
buf_ldfwd_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 147:16]
buf_ldfwd_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 147:16]
buf_ldfwd_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 147:16]
wire buf_data_in : UInt<4>[4] @[el2_lsu_bus_buffer.scala 148:25]
buf_data_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 149:15]
buf_data_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 149:15]
buf_data_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 149:15]
buf_data_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 149:15]
wire buf_ldfwdtag_in : UInt<2>[4] @[el2_lsu_bus_buffer.scala 150:29]
buf_ldfwdtag_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 151:19]
buf_ldfwdtag_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 151:19]
buf_ldfwdtag_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 151:19]
buf_ldfwdtag_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 151:19]
wire buf_error_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 152:26]
buf_error_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 153:16]
buf_error_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 153:16]
buf_error_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 153:16]
buf_error_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 153:16]
wire bus_rsp_read_error : UInt<1>
bus_rsp_read_error <= UInt<1>("h00")
wire bus_rsp_rdata : UInt<64>
bus_rsp_rdata <= UInt<1>("h00")
wire bus_rsp_write_error : UInt<1>
bus_rsp_write_error <= UInt<1>("h00")
wire buf_dualtag : UInt<2>[4] @[el2_lsu_bus_buffer.scala 157:25]
buf_dualtag[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 158:15]
buf_dualtag[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 158:15]
buf_dualtag[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 158:15]
buf_dualtag[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 158:15]
wire buf_ldfwd : UInt<4>
buf_ldfwd <= UInt<1>("h00")
wire buf_resp_state_bus_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 160:35]
buf_resp_state_bus_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 161:25]
buf_resp_state_bus_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 161:25]
buf_resp_state_bus_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 161:25]
buf_resp_state_bus_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 161:25]
wire any_done_wait_state : UInt<1>
any_done_wait_state <= UInt<1>("h00")
wire bus_rsp_write : UInt<1>
bus_rsp_write <= UInt<1>("h00")
wire bus_rsp_write_tag : UInt<3>
bus_rsp_write_tag <= UInt<1>("h00")
wire buf_ldfwdtag : UInt<2>[4] @[el2_lsu_bus_buffer.scala 165:26]
buf_ldfwdtag[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 166:16]
buf_ldfwdtag[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 166:16]
buf_ldfwdtag[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 166:16]
buf_ldfwdtag[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 166:16]
wire buf_rst : UInt<1>[4] @[el2_lsu_bus_buffer.scala 167:21]
buf_rst[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 168:11]
buf_rst[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 168:11]
buf_rst[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 168:11]
buf_rst[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 168:11]
wire ibuf_drainvec_vld : UInt<4>
ibuf_drainvec_vld <= UInt<1>("h00")
wire buf_byteen_in : UInt<3>[4] @[el2_lsu_bus_buffer.scala 170:27]
buf_byteen_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 171:17]
buf_byteen_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 171:17]
buf_byteen_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 171:17]
buf_byteen_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 171:17]
wire buf_addr_in : UInt<32>[4] @[el2_lsu_bus_buffer.scala 172:25]
buf_addr_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 173:15]
buf_addr_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 173:15]
buf_addr_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 173:15]
buf_addr_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 173:15]
wire buf_dual_in : UInt<4>
buf_dual_in <= UInt<1>("h00")
wire buf_samedw_in : UInt<4>
buf_samedw_in <= UInt<1>("h00")
wire buf_nomerge_in : UInt<4>
buf_nomerge_in <= UInt<1>("h00")
wire buf_dualhi_in : UInt<4>
buf_dualhi_in <= UInt<1>("h00")
wire buf_dualtag_in : UInt<2>[4] @[el2_lsu_bus_buffer.scala 178:28]
buf_dualtag_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 179:18]
buf_dualtag_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 179:18]
buf_dualtag_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 179:18]
buf_dualtag_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 179:18]
wire buf_sideeffect_in : UInt<4>
buf_sideeffect_in <= UInt<1>("h00")
wire buf_unsign_in : UInt<4>
buf_unsign_in <= UInt<1>("h00")
wire buf_sz_in : UInt<2>[4] @[el2_lsu_bus_buffer.scala 182:23]
buf_sz_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 183:13]
buf_sz_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 183:13]
buf_sz_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 183:13]
buf_sz_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 183:13]
wire buf_write_in : UInt<4>
buf_write_in <= UInt<1>("h00")
wire buf_unsign : UInt<4>
buf_unsign <= UInt<1>("h00")
wire buf_error : UInt<4>
buf_error <= UInt<1>("h00")
node _T_56 = orr(ld_byte_hitvecfn_lo[0]) @[el2_lsu_bus_buffer.scala 188:73]
node _T_57 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 188:98]
node _T_58 = or(_T_56, _T_57) @[el2_lsu_bus_buffer.scala 188:77]
node _T_59 = orr(ld_byte_hitvecfn_lo[1]) @[el2_lsu_bus_buffer.scala 188:73]
node _T_60 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 188:98]
node _T_61 = or(_T_59, _T_60) @[el2_lsu_bus_buffer.scala 188:77]
node _T_62 = orr(ld_byte_hitvecfn_lo[2]) @[el2_lsu_bus_buffer.scala 188:73]
node _T_63 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 188:98]
node _T_64 = or(_T_62, _T_63) @[el2_lsu_bus_buffer.scala 188:77]
node _T_65 = orr(ld_byte_hitvecfn_lo[3]) @[el2_lsu_bus_buffer.scala 188:73]
node _T_66 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 188:98]
node _T_67 = or(_T_65, _T_66) @[el2_lsu_bus_buffer.scala 188:77]
node _T_68 = cat(_T_67, _T_64) @[Cat.scala 29:58]
node _T_69 = cat(_T_68, _T_61) @[Cat.scala 29:58]
node _T_70 = cat(_T_69, _T_58) @[Cat.scala 29:58]
io.ld_byte_hit_buf_lo <= _T_70 @[el2_lsu_bus_buffer.scala 188:25]
node _T_71 = orr(ld_byte_hitvecfn_hi[0]) @[el2_lsu_bus_buffer.scala 189:73]
node _T_72 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 189:98]
node _T_73 = or(_T_71, _T_72) @[el2_lsu_bus_buffer.scala 189:77]
node _T_74 = orr(ld_byte_hitvecfn_hi[1]) @[el2_lsu_bus_buffer.scala 189:73]
node _T_75 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 189:98]
node _T_76 = or(_T_74, _T_75) @[el2_lsu_bus_buffer.scala 189:77]
node _T_77 = orr(ld_byte_hitvecfn_hi[2]) @[el2_lsu_bus_buffer.scala 189:73]
node _T_78 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 189:98]
node _T_79 = or(_T_77, _T_78) @[el2_lsu_bus_buffer.scala 189:77]
node _T_80 = orr(ld_byte_hitvecfn_hi[3]) @[el2_lsu_bus_buffer.scala 189:73]
node _T_81 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 189:98]
node _T_82 = or(_T_80, _T_81) @[el2_lsu_bus_buffer.scala 189:77]
node _T_83 = cat(_T_82, _T_79) @[Cat.scala 29:58]
node _T_84 = cat(_T_83, _T_76) @[Cat.scala 29:58]
node _T_85 = cat(_T_84, _T_73) @[Cat.scala 29:58]
io.ld_byte_hit_buf_hi <= _T_85 @[el2_lsu_bus_buffer.scala 189:25]
node _T_86 = bits(buf_byteen[0], 0, 0) @[el2_lsu_bus_buffer.scala 191:110]
node _T_87 = and(ld_addr_hitvec_lo_0, _T_86) @[el2_lsu_bus_buffer.scala 191:95]
node _T_88 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 191:132]
node _T_89 = and(_T_87, _T_88) @[el2_lsu_bus_buffer.scala 191:114]
node _T_90 = bits(buf_byteen[1], 0, 0) @[el2_lsu_bus_buffer.scala 191:110]
node _T_91 = and(ld_addr_hitvec_lo_1, _T_90) @[el2_lsu_bus_buffer.scala 191:95]
node _T_92 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 191:132]
node _T_93 = and(_T_91, _T_92) @[el2_lsu_bus_buffer.scala 191:114]
node _T_94 = bits(buf_byteen[2], 0, 0) @[el2_lsu_bus_buffer.scala 191:110]
node _T_95 = and(ld_addr_hitvec_lo_2, _T_94) @[el2_lsu_bus_buffer.scala 191:95]
node _T_96 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 191:132]
node _T_97 = and(_T_95, _T_96) @[el2_lsu_bus_buffer.scala 191:114]
node _T_98 = bits(buf_byteen[3], 0, 0) @[el2_lsu_bus_buffer.scala 191:110]
node _T_99 = and(ld_addr_hitvec_lo_3, _T_98) @[el2_lsu_bus_buffer.scala 191:95]
node _T_100 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 191:132]
node _T_101 = and(_T_99, _T_100) @[el2_lsu_bus_buffer.scala 191:114]
node _T_102 = cat(_T_101, _T_97) @[Cat.scala 29:58]
node _T_103 = cat(_T_102, _T_93) @[Cat.scala 29:58]
node ld_byte_hitvec_lo_0 = cat(_T_103, _T_89) @[Cat.scala 29:58]
node _T_104 = bits(buf_byteen[0], 1, 1) @[el2_lsu_bus_buffer.scala 191:110]
node _T_105 = and(ld_addr_hitvec_lo_0, _T_104) @[el2_lsu_bus_buffer.scala 191:95]
node _T_106 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 191:132]
node _T_107 = and(_T_105, _T_106) @[el2_lsu_bus_buffer.scala 191:114]
node _T_108 = bits(buf_byteen[1], 1, 1) @[el2_lsu_bus_buffer.scala 191:110]
node _T_109 = and(ld_addr_hitvec_lo_1, _T_108) @[el2_lsu_bus_buffer.scala 191:95]
node _T_110 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 191:132]
node _T_111 = and(_T_109, _T_110) @[el2_lsu_bus_buffer.scala 191:114]
node _T_112 = bits(buf_byteen[2], 1, 1) @[el2_lsu_bus_buffer.scala 191:110]
node _T_113 = and(ld_addr_hitvec_lo_2, _T_112) @[el2_lsu_bus_buffer.scala 191:95]
node _T_114 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 191:132]
node _T_115 = and(_T_113, _T_114) @[el2_lsu_bus_buffer.scala 191:114]
node _T_116 = bits(buf_byteen[3], 1, 1) @[el2_lsu_bus_buffer.scala 191:110]
node _T_117 = and(ld_addr_hitvec_lo_3, _T_116) @[el2_lsu_bus_buffer.scala 191:95]
node _T_118 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 191:132]
node _T_119 = and(_T_117, _T_118) @[el2_lsu_bus_buffer.scala 191:114]
node _T_120 = cat(_T_119, _T_115) @[Cat.scala 29:58]
node _T_121 = cat(_T_120, _T_111) @[Cat.scala 29:58]
node ld_byte_hitvec_lo_1 = cat(_T_121, _T_107) @[Cat.scala 29:58]
node _T_122 = bits(buf_byteen[0], 2, 2) @[el2_lsu_bus_buffer.scala 191:110]
node _T_123 = and(ld_addr_hitvec_lo_0, _T_122) @[el2_lsu_bus_buffer.scala 191:95]
node _T_124 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 191:132]
node _T_125 = and(_T_123, _T_124) @[el2_lsu_bus_buffer.scala 191:114]
node _T_126 = bits(buf_byteen[1], 2, 2) @[el2_lsu_bus_buffer.scala 191:110]
node _T_127 = and(ld_addr_hitvec_lo_1, _T_126) @[el2_lsu_bus_buffer.scala 191:95]
node _T_128 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 191:132]
node _T_129 = and(_T_127, _T_128) @[el2_lsu_bus_buffer.scala 191:114]
node _T_130 = bits(buf_byteen[2], 2, 2) @[el2_lsu_bus_buffer.scala 191:110]
node _T_131 = and(ld_addr_hitvec_lo_2, _T_130) @[el2_lsu_bus_buffer.scala 191:95]
node _T_132 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 191:132]
node _T_133 = and(_T_131, _T_132) @[el2_lsu_bus_buffer.scala 191:114]
node _T_134 = bits(buf_byteen[3], 2, 2) @[el2_lsu_bus_buffer.scala 191:110]
node _T_135 = and(ld_addr_hitvec_lo_3, _T_134) @[el2_lsu_bus_buffer.scala 191:95]
node _T_136 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 191:132]
node _T_137 = and(_T_135, _T_136) @[el2_lsu_bus_buffer.scala 191:114]
node _T_138 = cat(_T_137, _T_133) @[Cat.scala 29:58]
node _T_139 = cat(_T_138, _T_129) @[Cat.scala 29:58]
node ld_byte_hitvec_lo_2 = cat(_T_139, _T_125) @[Cat.scala 29:58]
node _T_140 = bits(buf_byteen[0], 3, 3) @[el2_lsu_bus_buffer.scala 191:110]
node _T_141 = and(ld_addr_hitvec_lo_0, _T_140) @[el2_lsu_bus_buffer.scala 191:95]
node _T_142 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 191:132]
node _T_143 = and(_T_141, _T_142) @[el2_lsu_bus_buffer.scala 191:114]
node _T_144 = bits(buf_byteen[1], 3, 3) @[el2_lsu_bus_buffer.scala 191:110]
node _T_145 = and(ld_addr_hitvec_lo_1, _T_144) @[el2_lsu_bus_buffer.scala 191:95]
node _T_146 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 191:132]
node _T_147 = and(_T_145, _T_146) @[el2_lsu_bus_buffer.scala 191:114]
node _T_148 = bits(buf_byteen[2], 3, 3) @[el2_lsu_bus_buffer.scala 191:110]
node _T_149 = and(ld_addr_hitvec_lo_2, _T_148) @[el2_lsu_bus_buffer.scala 191:95]
node _T_150 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 191:132]
node _T_151 = and(_T_149, _T_150) @[el2_lsu_bus_buffer.scala 191:114]
node _T_152 = bits(buf_byteen[3], 3, 3) @[el2_lsu_bus_buffer.scala 191:110]
node _T_153 = and(ld_addr_hitvec_lo_3, _T_152) @[el2_lsu_bus_buffer.scala 191:95]
node _T_154 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 191:132]
node _T_155 = and(_T_153, _T_154) @[el2_lsu_bus_buffer.scala 191:114]
node _T_156 = cat(_T_155, _T_151) @[Cat.scala 29:58]
node _T_157 = cat(_T_156, _T_147) @[Cat.scala 29:58]
node ld_byte_hitvec_lo_3 = cat(_T_157, _T_143) @[Cat.scala 29:58]
node _T_158 = bits(buf_byteen[0], 0, 0) @[el2_lsu_bus_buffer.scala 192:110]
node _T_159 = and(ld_addr_hitvec_hi_0, _T_158) @[el2_lsu_bus_buffer.scala 192:95]
node _T_160 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 192:132]
node _T_161 = and(_T_159, _T_160) @[el2_lsu_bus_buffer.scala 192:114]
node _T_162 = bits(buf_byteen[1], 0, 0) @[el2_lsu_bus_buffer.scala 192:110]
node _T_163 = and(ld_addr_hitvec_hi_1, _T_162) @[el2_lsu_bus_buffer.scala 192:95]
node _T_164 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 192:132]
node _T_165 = and(_T_163, _T_164) @[el2_lsu_bus_buffer.scala 192:114]
node _T_166 = bits(buf_byteen[2], 0, 0) @[el2_lsu_bus_buffer.scala 192:110]
node _T_167 = and(ld_addr_hitvec_hi_2, _T_166) @[el2_lsu_bus_buffer.scala 192:95]
node _T_168 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 192:132]
node _T_169 = and(_T_167, _T_168) @[el2_lsu_bus_buffer.scala 192:114]
node _T_170 = bits(buf_byteen[3], 0, 0) @[el2_lsu_bus_buffer.scala 192:110]
node _T_171 = and(ld_addr_hitvec_hi_3, _T_170) @[el2_lsu_bus_buffer.scala 192:95]
node _T_172 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 192:132]
node _T_173 = and(_T_171, _T_172) @[el2_lsu_bus_buffer.scala 192:114]
node _T_174 = cat(_T_173, _T_169) @[Cat.scala 29:58]
node _T_175 = cat(_T_174, _T_165) @[Cat.scala 29:58]
node ld_byte_hitvec_hi_0 = cat(_T_175, _T_161) @[Cat.scala 29:58]
node _T_176 = bits(buf_byteen[0], 1, 1) @[el2_lsu_bus_buffer.scala 192:110]
node _T_177 = and(ld_addr_hitvec_hi_0, _T_176) @[el2_lsu_bus_buffer.scala 192:95]
node _T_178 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 192:132]
node _T_179 = and(_T_177, _T_178) @[el2_lsu_bus_buffer.scala 192:114]
node _T_180 = bits(buf_byteen[1], 1, 1) @[el2_lsu_bus_buffer.scala 192:110]
node _T_181 = and(ld_addr_hitvec_hi_1, _T_180) @[el2_lsu_bus_buffer.scala 192:95]
node _T_182 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 192:132]
node _T_183 = and(_T_181, _T_182) @[el2_lsu_bus_buffer.scala 192:114]
node _T_184 = bits(buf_byteen[2], 1, 1) @[el2_lsu_bus_buffer.scala 192:110]
node _T_185 = and(ld_addr_hitvec_hi_2, _T_184) @[el2_lsu_bus_buffer.scala 192:95]
node _T_186 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 192:132]
node _T_187 = and(_T_185, _T_186) @[el2_lsu_bus_buffer.scala 192:114]
node _T_188 = bits(buf_byteen[3], 1, 1) @[el2_lsu_bus_buffer.scala 192:110]
node _T_189 = and(ld_addr_hitvec_hi_3, _T_188) @[el2_lsu_bus_buffer.scala 192:95]
node _T_190 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 192:132]
node _T_191 = and(_T_189, _T_190) @[el2_lsu_bus_buffer.scala 192:114]
node _T_192 = cat(_T_191, _T_187) @[Cat.scala 29:58]
node _T_193 = cat(_T_192, _T_183) @[Cat.scala 29:58]
node ld_byte_hitvec_hi_1 = cat(_T_193, _T_179) @[Cat.scala 29:58]
node _T_194 = bits(buf_byteen[0], 2, 2) @[el2_lsu_bus_buffer.scala 192:110]
node _T_195 = and(ld_addr_hitvec_hi_0, _T_194) @[el2_lsu_bus_buffer.scala 192:95]
node _T_196 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 192:132]
node _T_197 = and(_T_195, _T_196) @[el2_lsu_bus_buffer.scala 192:114]
node _T_198 = bits(buf_byteen[1], 2, 2) @[el2_lsu_bus_buffer.scala 192:110]
node _T_199 = and(ld_addr_hitvec_hi_1, _T_198) @[el2_lsu_bus_buffer.scala 192:95]
node _T_200 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 192:132]
node _T_201 = and(_T_199, _T_200) @[el2_lsu_bus_buffer.scala 192:114]
node _T_202 = bits(buf_byteen[2], 2, 2) @[el2_lsu_bus_buffer.scala 192:110]
node _T_203 = and(ld_addr_hitvec_hi_2, _T_202) @[el2_lsu_bus_buffer.scala 192:95]
node _T_204 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 192:132]
node _T_205 = and(_T_203, _T_204) @[el2_lsu_bus_buffer.scala 192:114]
node _T_206 = bits(buf_byteen[3], 2, 2) @[el2_lsu_bus_buffer.scala 192:110]
node _T_207 = and(ld_addr_hitvec_hi_3, _T_206) @[el2_lsu_bus_buffer.scala 192:95]
node _T_208 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 192:132]
node _T_209 = and(_T_207, _T_208) @[el2_lsu_bus_buffer.scala 192:114]
node _T_210 = cat(_T_209, _T_205) @[Cat.scala 29:58]
node _T_211 = cat(_T_210, _T_201) @[Cat.scala 29:58]
node ld_byte_hitvec_hi_2 = cat(_T_211, _T_197) @[Cat.scala 29:58]
node _T_212 = bits(buf_byteen[0], 3, 3) @[el2_lsu_bus_buffer.scala 192:110]
node _T_213 = and(ld_addr_hitvec_hi_0, _T_212) @[el2_lsu_bus_buffer.scala 192:95]
node _T_214 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 192:132]
node _T_215 = and(_T_213, _T_214) @[el2_lsu_bus_buffer.scala 192:114]
node _T_216 = bits(buf_byteen[1], 3, 3) @[el2_lsu_bus_buffer.scala 192:110]
node _T_217 = and(ld_addr_hitvec_hi_1, _T_216) @[el2_lsu_bus_buffer.scala 192:95]
node _T_218 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 192:132]
node _T_219 = and(_T_217, _T_218) @[el2_lsu_bus_buffer.scala 192:114]
node _T_220 = bits(buf_byteen[2], 3, 3) @[el2_lsu_bus_buffer.scala 192:110]
node _T_221 = and(ld_addr_hitvec_hi_2, _T_220) @[el2_lsu_bus_buffer.scala 192:95]
node _T_222 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 192:132]
node _T_223 = and(_T_221, _T_222) @[el2_lsu_bus_buffer.scala 192:114]
node _T_224 = bits(buf_byteen[3], 3, 3) @[el2_lsu_bus_buffer.scala 192:110]
node _T_225 = and(ld_addr_hitvec_hi_3, _T_224) @[el2_lsu_bus_buffer.scala 192:95]
node _T_226 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 192:132]
node _T_227 = and(_T_225, _T_226) @[el2_lsu_bus_buffer.scala 192:114]
node _T_228 = cat(_T_227, _T_223) @[Cat.scala 29:58]
node _T_229 = cat(_T_228, _T_219) @[Cat.scala 29:58]
node ld_byte_hitvec_hi_3 = cat(_T_229, _T_215) @[Cat.scala 29:58]
wire buf_age_younger : UInt<4>[4] @[el2_lsu_bus_buffer.scala 194:29]
buf_age_younger[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 195:19]
buf_age_younger[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 195:19]
buf_age_younger[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 195:19]
buf_age_younger[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 195:19]
node _T_230 = bits(ld_byte_hitvec_lo_0, 0, 0) @[el2_lsu_bus_buffer.scala 196:93]
node _T_231 = and(ld_byte_hitvec_lo_0, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 196:122]
node _T_232 = orr(_T_231) @[el2_lsu_bus_buffer.scala 196:144]
node _T_233 = eq(_T_232, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:99]
node _T_234 = and(_T_230, _T_233) @[el2_lsu_bus_buffer.scala 196:97]
node _T_235 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 196:170]
node _T_236 = eq(_T_235, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:150]
node _T_237 = and(_T_234, _T_236) @[el2_lsu_bus_buffer.scala 196:148]
node _T_238 = bits(ld_byte_hitvec_lo_0, 1, 1) @[el2_lsu_bus_buffer.scala 196:93]
node _T_239 = and(ld_byte_hitvec_lo_0, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 196:122]
node _T_240 = orr(_T_239) @[el2_lsu_bus_buffer.scala 196:144]
node _T_241 = eq(_T_240, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:99]
node _T_242 = and(_T_238, _T_241) @[el2_lsu_bus_buffer.scala 196:97]
node _T_243 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 196:170]
node _T_244 = eq(_T_243, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:150]
node _T_245 = and(_T_242, _T_244) @[el2_lsu_bus_buffer.scala 196:148]
node _T_246 = bits(ld_byte_hitvec_lo_0, 2, 2) @[el2_lsu_bus_buffer.scala 196:93]
node _T_247 = and(ld_byte_hitvec_lo_0, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 196:122]
node _T_248 = orr(_T_247) @[el2_lsu_bus_buffer.scala 196:144]
node _T_249 = eq(_T_248, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:99]
node _T_250 = and(_T_246, _T_249) @[el2_lsu_bus_buffer.scala 196:97]
node _T_251 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 196:170]
node _T_252 = eq(_T_251, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:150]
node _T_253 = and(_T_250, _T_252) @[el2_lsu_bus_buffer.scala 196:148]
node _T_254 = bits(ld_byte_hitvec_lo_0, 3, 3) @[el2_lsu_bus_buffer.scala 196:93]
node _T_255 = and(ld_byte_hitvec_lo_0, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 196:122]
node _T_256 = orr(_T_255) @[el2_lsu_bus_buffer.scala 196:144]
node _T_257 = eq(_T_256, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:99]
node _T_258 = and(_T_254, _T_257) @[el2_lsu_bus_buffer.scala 196:97]
node _T_259 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 196:170]
node _T_260 = eq(_T_259, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:150]
node _T_261 = and(_T_258, _T_260) @[el2_lsu_bus_buffer.scala 196:148]
node _T_262 = cat(_T_261, _T_253) @[Cat.scala 29:58]
node _T_263 = cat(_T_262, _T_245) @[Cat.scala 29:58]
node _T_264 = cat(_T_263, _T_237) @[Cat.scala 29:58]
node _T_265 = bits(ld_byte_hitvec_lo_1, 0, 0) @[el2_lsu_bus_buffer.scala 196:93]
node _T_266 = and(ld_byte_hitvec_lo_1, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 196:122]
node _T_267 = orr(_T_266) @[el2_lsu_bus_buffer.scala 196:144]
node _T_268 = eq(_T_267, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:99]
node _T_269 = and(_T_265, _T_268) @[el2_lsu_bus_buffer.scala 196:97]
node _T_270 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 196:170]
node _T_271 = eq(_T_270, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:150]
node _T_272 = and(_T_269, _T_271) @[el2_lsu_bus_buffer.scala 196:148]
node _T_273 = bits(ld_byte_hitvec_lo_1, 1, 1) @[el2_lsu_bus_buffer.scala 196:93]
node _T_274 = and(ld_byte_hitvec_lo_1, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 196:122]
node _T_275 = orr(_T_274) @[el2_lsu_bus_buffer.scala 196:144]
node _T_276 = eq(_T_275, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:99]
node _T_277 = and(_T_273, _T_276) @[el2_lsu_bus_buffer.scala 196:97]
node _T_278 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 196:170]
node _T_279 = eq(_T_278, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:150]
node _T_280 = and(_T_277, _T_279) @[el2_lsu_bus_buffer.scala 196:148]
node _T_281 = bits(ld_byte_hitvec_lo_1, 2, 2) @[el2_lsu_bus_buffer.scala 196:93]
node _T_282 = and(ld_byte_hitvec_lo_1, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 196:122]
node _T_283 = orr(_T_282) @[el2_lsu_bus_buffer.scala 196:144]
node _T_284 = eq(_T_283, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:99]
node _T_285 = and(_T_281, _T_284) @[el2_lsu_bus_buffer.scala 196:97]
node _T_286 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 196:170]
node _T_287 = eq(_T_286, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:150]
node _T_288 = and(_T_285, _T_287) @[el2_lsu_bus_buffer.scala 196:148]
node _T_289 = bits(ld_byte_hitvec_lo_1, 3, 3) @[el2_lsu_bus_buffer.scala 196:93]
node _T_290 = and(ld_byte_hitvec_lo_1, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 196:122]
node _T_291 = orr(_T_290) @[el2_lsu_bus_buffer.scala 196:144]
node _T_292 = eq(_T_291, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:99]
node _T_293 = and(_T_289, _T_292) @[el2_lsu_bus_buffer.scala 196:97]
node _T_294 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 196:170]
node _T_295 = eq(_T_294, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:150]
node _T_296 = and(_T_293, _T_295) @[el2_lsu_bus_buffer.scala 196:148]
node _T_297 = cat(_T_296, _T_288) @[Cat.scala 29:58]
node _T_298 = cat(_T_297, _T_280) @[Cat.scala 29:58]
node _T_299 = cat(_T_298, _T_272) @[Cat.scala 29:58]
node _T_300 = bits(ld_byte_hitvec_lo_2, 0, 0) @[el2_lsu_bus_buffer.scala 196:93]
node _T_301 = and(ld_byte_hitvec_lo_2, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 196:122]
node _T_302 = orr(_T_301) @[el2_lsu_bus_buffer.scala 196:144]
node _T_303 = eq(_T_302, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:99]
node _T_304 = and(_T_300, _T_303) @[el2_lsu_bus_buffer.scala 196:97]
node _T_305 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 196:170]
node _T_306 = eq(_T_305, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:150]
node _T_307 = and(_T_304, _T_306) @[el2_lsu_bus_buffer.scala 196:148]
node _T_308 = bits(ld_byte_hitvec_lo_2, 1, 1) @[el2_lsu_bus_buffer.scala 196:93]
node _T_309 = and(ld_byte_hitvec_lo_2, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 196:122]
node _T_310 = orr(_T_309) @[el2_lsu_bus_buffer.scala 196:144]
node _T_311 = eq(_T_310, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:99]
node _T_312 = and(_T_308, _T_311) @[el2_lsu_bus_buffer.scala 196:97]
node _T_313 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 196:170]
node _T_314 = eq(_T_313, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:150]
node _T_315 = and(_T_312, _T_314) @[el2_lsu_bus_buffer.scala 196:148]
node _T_316 = bits(ld_byte_hitvec_lo_2, 2, 2) @[el2_lsu_bus_buffer.scala 196:93]
node _T_317 = and(ld_byte_hitvec_lo_2, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 196:122]
node _T_318 = orr(_T_317) @[el2_lsu_bus_buffer.scala 196:144]
node _T_319 = eq(_T_318, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:99]
node _T_320 = and(_T_316, _T_319) @[el2_lsu_bus_buffer.scala 196:97]
node _T_321 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 196:170]
node _T_322 = eq(_T_321, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:150]
node _T_323 = and(_T_320, _T_322) @[el2_lsu_bus_buffer.scala 196:148]
node _T_324 = bits(ld_byte_hitvec_lo_2, 3, 3) @[el2_lsu_bus_buffer.scala 196:93]
node _T_325 = and(ld_byte_hitvec_lo_2, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 196:122]
node _T_326 = orr(_T_325) @[el2_lsu_bus_buffer.scala 196:144]
node _T_327 = eq(_T_326, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:99]
node _T_328 = and(_T_324, _T_327) @[el2_lsu_bus_buffer.scala 196:97]
node _T_329 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 196:170]
node _T_330 = eq(_T_329, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:150]
node _T_331 = and(_T_328, _T_330) @[el2_lsu_bus_buffer.scala 196:148]
node _T_332 = cat(_T_331, _T_323) @[Cat.scala 29:58]
node _T_333 = cat(_T_332, _T_315) @[Cat.scala 29:58]
node _T_334 = cat(_T_333, _T_307) @[Cat.scala 29:58]
node _T_335 = bits(ld_byte_hitvec_lo_3, 0, 0) @[el2_lsu_bus_buffer.scala 196:93]
node _T_336 = and(ld_byte_hitvec_lo_3, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 196:122]
node _T_337 = orr(_T_336) @[el2_lsu_bus_buffer.scala 196:144]
node _T_338 = eq(_T_337, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:99]
node _T_339 = and(_T_335, _T_338) @[el2_lsu_bus_buffer.scala 196:97]
node _T_340 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 196:170]
node _T_341 = eq(_T_340, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:150]
node _T_342 = and(_T_339, _T_341) @[el2_lsu_bus_buffer.scala 196:148]
node _T_343 = bits(ld_byte_hitvec_lo_3, 1, 1) @[el2_lsu_bus_buffer.scala 196:93]
node _T_344 = and(ld_byte_hitvec_lo_3, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 196:122]
node _T_345 = orr(_T_344) @[el2_lsu_bus_buffer.scala 196:144]
node _T_346 = eq(_T_345, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:99]
node _T_347 = and(_T_343, _T_346) @[el2_lsu_bus_buffer.scala 196:97]
node _T_348 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 196:170]
node _T_349 = eq(_T_348, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:150]
node _T_350 = and(_T_347, _T_349) @[el2_lsu_bus_buffer.scala 196:148]
node _T_351 = bits(ld_byte_hitvec_lo_3, 2, 2) @[el2_lsu_bus_buffer.scala 196:93]
node _T_352 = and(ld_byte_hitvec_lo_3, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 196:122]
node _T_353 = orr(_T_352) @[el2_lsu_bus_buffer.scala 196:144]
node _T_354 = eq(_T_353, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:99]
node _T_355 = and(_T_351, _T_354) @[el2_lsu_bus_buffer.scala 196:97]
node _T_356 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 196:170]
node _T_357 = eq(_T_356, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:150]
node _T_358 = and(_T_355, _T_357) @[el2_lsu_bus_buffer.scala 196:148]
node _T_359 = bits(ld_byte_hitvec_lo_3, 3, 3) @[el2_lsu_bus_buffer.scala 196:93]
node _T_360 = and(ld_byte_hitvec_lo_3, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 196:122]
node _T_361 = orr(_T_360) @[el2_lsu_bus_buffer.scala 196:144]
node _T_362 = eq(_T_361, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:99]
node _T_363 = and(_T_359, _T_362) @[el2_lsu_bus_buffer.scala 196:97]
node _T_364 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 196:170]
node _T_365 = eq(_T_364, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 196:150]
node _T_366 = and(_T_363, _T_365) @[el2_lsu_bus_buffer.scala 196:148]
node _T_367 = cat(_T_366, _T_358) @[Cat.scala 29:58]
node _T_368 = cat(_T_367, _T_350) @[Cat.scala 29:58]
node _T_369 = cat(_T_368, _T_342) @[Cat.scala 29:58]
ld_byte_hitvecfn_lo[0] <= _T_264 @[el2_lsu_bus_buffer.scala 196:23]
ld_byte_hitvecfn_lo[1] <= _T_299 @[el2_lsu_bus_buffer.scala 196:23]
ld_byte_hitvecfn_lo[2] <= _T_334 @[el2_lsu_bus_buffer.scala 196:23]
ld_byte_hitvecfn_lo[3] <= _T_369 @[el2_lsu_bus_buffer.scala 196:23]
node _T_370 = bits(ld_byte_hitvec_hi_0, 0, 0) @[el2_lsu_bus_buffer.scala 197:93]
node _T_371 = and(ld_byte_hitvec_hi_0, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_372 = orr(_T_371) @[el2_lsu_bus_buffer.scala 197:144]
node _T_373 = eq(_T_372, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_374 = and(_T_370, _T_373) @[el2_lsu_bus_buffer.scala 197:97]
node _T_375 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 197:170]
node _T_376 = eq(_T_375, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_377 = and(_T_374, _T_376) @[el2_lsu_bus_buffer.scala 197:148]
node _T_378 = bits(ld_byte_hitvec_hi_0, 1, 1) @[el2_lsu_bus_buffer.scala 197:93]
node _T_379 = and(ld_byte_hitvec_hi_0, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_380 = orr(_T_379) @[el2_lsu_bus_buffer.scala 197:144]
node _T_381 = eq(_T_380, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_382 = and(_T_378, _T_381) @[el2_lsu_bus_buffer.scala 197:97]
node _T_383 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 197:170]
node _T_384 = eq(_T_383, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_385 = and(_T_382, _T_384) @[el2_lsu_bus_buffer.scala 197:148]
node _T_386 = bits(ld_byte_hitvec_hi_0, 2, 2) @[el2_lsu_bus_buffer.scala 197:93]
node _T_387 = and(ld_byte_hitvec_hi_0, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_388 = orr(_T_387) @[el2_lsu_bus_buffer.scala 197:144]
node _T_389 = eq(_T_388, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_390 = and(_T_386, _T_389) @[el2_lsu_bus_buffer.scala 197:97]
node _T_391 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 197:170]
node _T_392 = eq(_T_391, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_393 = and(_T_390, _T_392) @[el2_lsu_bus_buffer.scala 197:148]
node _T_394 = bits(ld_byte_hitvec_hi_0, 3, 3) @[el2_lsu_bus_buffer.scala 197:93]
node _T_395 = and(ld_byte_hitvec_hi_0, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_396 = orr(_T_395) @[el2_lsu_bus_buffer.scala 197:144]
node _T_397 = eq(_T_396, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_398 = and(_T_394, _T_397) @[el2_lsu_bus_buffer.scala 197:97]
node _T_399 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 197:170]
node _T_400 = eq(_T_399, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_401 = and(_T_398, _T_400) @[el2_lsu_bus_buffer.scala 197:148]
node _T_402 = cat(_T_401, _T_393) @[Cat.scala 29:58]
node _T_403 = cat(_T_402, _T_385) @[Cat.scala 29:58]
node _T_404 = cat(_T_403, _T_377) @[Cat.scala 29:58]
node _T_405 = bits(ld_byte_hitvec_hi_1, 0, 0) @[el2_lsu_bus_buffer.scala 197:93]
node _T_406 = and(ld_byte_hitvec_hi_1, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_407 = orr(_T_406) @[el2_lsu_bus_buffer.scala 197:144]
node _T_408 = eq(_T_407, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_409 = and(_T_405, _T_408) @[el2_lsu_bus_buffer.scala 197:97]
node _T_410 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 197:170]
node _T_411 = eq(_T_410, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_412 = and(_T_409, _T_411) @[el2_lsu_bus_buffer.scala 197:148]
node _T_413 = bits(ld_byte_hitvec_hi_1, 1, 1) @[el2_lsu_bus_buffer.scala 197:93]
node _T_414 = and(ld_byte_hitvec_hi_1, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_415 = orr(_T_414) @[el2_lsu_bus_buffer.scala 197:144]
node _T_416 = eq(_T_415, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_417 = and(_T_413, _T_416) @[el2_lsu_bus_buffer.scala 197:97]
node _T_418 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 197:170]
node _T_419 = eq(_T_418, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_420 = and(_T_417, _T_419) @[el2_lsu_bus_buffer.scala 197:148]
node _T_421 = bits(ld_byte_hitvec_hi_1, 2, 2) @[el2_lsu_bus_buffer.scala 197:93]
node _T_422 = and(ld_byte_hitvec_hi_1, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_423 = orr(_T_422) @[el2_lsu_bus_buffer.scala 197:144]
node _T_424 = eq(_T_423, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_425 = and(_T_421, _T_424) @[el2_lsu_bus_buffer.scala 197:97]
node _T_426 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 197:170]
node _T_427 = eq(_T_426, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_428 = and(_T_425, _T_427) @[el2_lsu_bus_buffer.scala 197:148]
node _T_429 = bits(ld_byte_hitvec_hi_1, 3, 3) @[el2_lsu_bus_buffer.scala 197:93]
node _T_430 = and(ld_byte_hitvec_hi_1, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_431 = orr(_T_430) @[el2_lsu_bus_buffer.scala 197:144]
node _T_432 = eq(_T_431, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_433 = and(_T_429, _T_432) @[el2_lsu_bus_buffer.scala 197:97]
node _T_434 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 197:170]
node _T_435 = eq(_T_434, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_436 = and(_T_433, _T_435) @[el2_lsu_bus_buffer.scala 197:148]
node _T_437 = cat(_T_436, _T_428) @[Cat.scala 29:58]
node _T_438 = cat(_T_437, _T_420) @[Cat.scala 29:58]
node _T_439 = cat(_T_438, _T_412) @[Cat.scala 29:58]
node _T_440 = bits(ld_byte_hitvec_hi_2, 0, 0) @[el2_lsu_bus_buffer.scala 197:93]
node _T_441 = and(ld_byte_hitvec_hi_2, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_442 = orr(_T_441) @[el2_lsu_bus_buffer.scala 197:144]
node _T_443 = eq(_T_442, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_444 = and(_T_440, _T_443) @[el2_lsu_bus_buffer.scala 197:97]
node _T_445 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 197:170]
node _T_446 = eq(_T_445, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_447 = and(_T_444, _T_446) @[el2_lsu_bus_buffer.scala 197:148]
node _T_448 = bits(ld_byte_hitvec_hi_2, 1, 1) @[el2_lsu_bus_buffer.scala 197:93]
node _T_449 = and(ld_byte_hitvec_hi_2, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_450 = orr(_T_449) @[el2_lsu_bus_buffer.scala 197:144]
node _T_451 = eq(_T_450, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_452 = and(_T_448, _T_451) @[el2_lsu_bus_buffer.scala 197:97]
node _T_453 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 197:170]
node _T_454 = eq(_T_453, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_455 = and(_T_452, _T_454) @[el2_lsu_bus_buffer.scala 197:148]
node _T_456 = bits(ld_byte_hitvec_hi_2, 2, 2) @[el2_lsu_bus_buffer.scala 197:93]
node _T_457 = and(ld_byte_hitvec_hi_2, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_458 = orr(_T_457) @[el2_lsu_bus_buffer.scala 197:144]
node _T_459 = eq(_T_458, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_460 = and(_T_456, _T_459) @[el2_lsu_bus_buffer.scala 197:97]
node _T_461 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 197:170]
node _T_462 = eq(_T_461, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_463 = and(_T_460, _T_462) @[el2_lsu_bus_buffer.scala 197:148]
node _T_464 = bits(ld_byte_hitvec_hi_2, 3, 3) @[el2_lsu_bus_buffer.scala 197:93]
node _T_465 = and(ld_byte_hitvec_hi_2, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_466 = orr(_T_465) @[el2_lsu_bus_buffer.scala 197:144]
node _T_467 = eq(_T_466, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_468 = and(_T_464, _T_467) @[el2_lsu_bus_buffer.scala 197:97]
node _T_469 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 197:170]
node _T_470 = eq(_T_469, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_471 = and(_T_468, _T_470) @[el2_lsu_bus_buffer.scala 197:148]
node _T_472 = cat(_T_471, _T_463) @[Cat.scala 29:58]
node _T_473 = cat(_T_472, _T_455) @[Cat.scala 29:58]
node _T_474 = cat(_T_473, _T_447) @[Cat.scala 29:58]
node _T_475 = bits(ld_byte_hitvec_hi_3, 0, 0) @[el2_lsu_bus_buffer.scala 197:93]
node _T_476 = and(ld_byte_hitvec_hi_3, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_477 = orr(_T_476) @[el2_lsu_bus_buffer.scala 197:144]
node _T_478 = eq(_T_477, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_479 = and(_T_475, _T_478) @[el2_lsu_bus_buffer.scala 197:97]
node _T_480 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 197:170]
node _T_481 = eq(_T_480, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_482 = and(_T_479, _T_481) @[el2_lsu_bus_buffer.scala 197:148]
node _T_483 = bits(ld_byte_hitvec_hi_3, 1, 1) @[el2_lsu_bus_buffer.scala 197:93]
node _T_484 = and(ld_byte_hitvec_hi_3, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_485 = orr(_T_484) @[el2_lsu_bus_buffer.scala 197:144]
node _T_486 = eq(_T_485, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_487 = and(_T_483, _T_486) @[el2_lsu_bus_buffer.scala 197:97]
node _T_488 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 197:170]
node _T_489 = eq(_T_488, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_490 = and(_T_487, _T_489) @[el2_lsu_bus_buffer.scala 197:148]
node _T_491 = bits(ld_byte_hitvec_hi_3, 2, 2) @[el2_lsu_bus_buffer.scala 197:93]
node _T_492 = and(ld_byte_hitvec_hi_3, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_493 = orr(_T_492) @[el2_lsu_bus_buffer.scala 197:144]
node _T_494 = eq(_T_493, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_495 = and(_T_491, _T_494) @[el2_lsu_bus_buffer.scala 197:97]
node _T_496 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 197:170]
node _T_497 = eq(_T_496, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_498 = and(_T_495, _T_497) @[el2_lsu_bus_buffer.scala 197:148]
node _T_499 = bits(ld_byte_hitvec_hi_3, 3, 3) @[el2_lsu_bus_buffer.scala 197:93]
node _T_500 = and(ld_byte_hitvec_hi_3, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 197:122]
node _T_501 = orr(_T_500) @[el2_lsu_bus_buffer.scala 197:144]
node _T_502 = eq(_T_501, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:99]
node _T_503 = and(_T_499, _T_502) @[el2_lsu_bus_buffer.scala 197:97]
node _T_504 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 197:170]
node _T_505 = eq(_T_504, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 197:150]
node _T_506 = and(_T_503, _T_505) @[el2_lsu_bus_buffer.scala 197:148]
node _T_507 = cat(_T_506, _T_498) @[Cat.scala 29:58]
node _T_508 = cat(_T_507, _T_490) @[Cat.scala 29:58]
node _T_509 = cat(_T_508, _T_482) @[Cat.scala 29:58]
ld_byte_hitvecfn_hi[0] <= _T_404 @[el2_lsu_bus_buffer.scala 197:23]
ld_byte_hitvecfn_hi[1] <= _T_439 @[el2_lsu_bus_buffer.scala 197:23]
ld_byte_hitvecfn_hi[2] <= _T_474 @[el2_lsu_bus_buffer.scala 197:23]
ld_byte_hitvecfn_hi[3] <= _T_509 @[el2_lsu_bus_buffer.scala 197:23]
wire ibuf_addr : UInt<32>
ibuf_addr <= UInt<1>("h00")
wire ibuf_write : UInt<1>
ibuf_write <= UInt<1>("h00")
wire ibuf_valid : UInt<1>
ibuf_valid <= UInt<1>("h00")
node _T_510 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 202:43]
node _T_511 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 202:64]
node _T_512 = eq(_T_510, _T_511) @[el2_lsu_bus_buffer.scala 202:51]
node _T_513 = and(_T_512, ibuf_write) @[el2_lsu_bus_buffer.scala 202:73]
node _T_514 = and(_T_513, ibuf_valid) @[el2_lsu_bus_buffer.scala 202:86]
node ld_addr_ibuf_hit_lo = and(_T_514, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 202:99]
node _T_515 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 203:43]
node _T_516 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 203:64]
node _T_517 = eq(_T_515, _T_516) @[el2_lsu_bus_buffer.scala 203:51]
node _T_518 = and(_T_517, ibuf_write) @[el2_lsu_bus_buffer.scala 203:73]
node _T_519 = and(_T_518, ibuf_valid) @[el2_lsu_bus_buffer.scala 203:86]
node ld_addr_ibuf_hit_hi = and(_T_519, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 203:99]
wire ibuf_byteen : UInt<4>
ibuf_byteen <= UInt<1>("h00")
node _T_520 = bits(ibuf_byteen, 0, 0) @[el2_lsu_bus_buffer.scala 207:61]
node _T_521 = and(ld_addr_ibuf_hit_lo, _T_520) @[el2_lsu_bus_buffer.scala 207:48]
node _T_522 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 207:83]
node _T_523 = and(_T_521, _T_522) @[el2_lsu_bus_buffer.scala 207:65]
ld_byte_ibuf_hit_lo <= _T_523 @[el2_lsu_bus_buffer.scala 207:25]
node _T_524 = bits(ibuf_byteen, 0, 0) @[el2_lsu_bus_buffer.scala 208:61]
node _T_525 = and(ld_addr_ibuf_hit_hi, _T_524) @[el2_lsu_bus_buffer.scala 208:48]
node _T_526 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 208:83]
node _T_527 = and(_T_525, _T_526) @[el2_lsu_bus_buffer.scala 208:65]
ld_byte_ibuf_hit_hi <= _T_527 @[el2_lsu_bus_buffer.scala 208:25]
node _T_528 = bits(ibuf_byteen, 1, 1) @[el2_lsu_bus_buffer.scala 207:61]
node _T_529 = and(ld_addr_ibuf_hit_lo, _T_528) @[el2_lsu_bus_buffer.scala 207:48]
node _T_530 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 207:83]
node _T_531 = and(_T_529, _T_530) @[el2_lsu_bus_buffer.scala 207:65]
ld_byte_ibuf_hit_lo <= _T_531 @[el2_lsu_bus_buffer.scala 207:25]
node _T_532 = bits(ibuf_byteen, 1, 1) @[el2_lsu_bus_buffer.scala 208:61]
node _T_533 = and(ld_addr_ibuf_hit_hi, _T_532) @[el2_lsu_bus_buffer.scala 208:48]
node _T_534 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 208:83]
node _T_535 = and(_T_533, _T_534) @[el2_lsu_bus_buffer.scala 208:65]
ld_byte_ibuf_hit_hi <= _T_535 @[el2_lsu_bus_buffer.scala 208:25]
node _T_536 = bits(ibuf_byteen, 2, 2) @[el2_lsu_bus_buffer.scala 207:61]
node _T_537 = and(ld_addr_ibuf_hit_lo, _T_536) @[el2_lsu_bus_buffer.scala 207:48]
node _T_538 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 207:83]
node _T_539 = and(_T_537, _T_538) @[el2_lsu_bus_buffer.scala 207:65]
ld_byte_ibuf_hit_lo <= _T_539 @[el2_lsu_bus_buffer.scala 207:25]
node _T_540 = bits(ibuf_byteen, 2, 2) @[el2_lsu_bus_buffer.scala 208:61]
node _T_541 = and(ld_addr_ibuf_hit_hi, _T_540) @[el2_lsu_bus_buffer.scala 208:48]
node _T_542 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 208:83]
node _T_543 = and(_T_541, _T_542) @[el2_lsu_bus_buffer.scala 208:65]
ld_byte_ibuf_hit_hi <= _T_543 @[el2_lsu_bus_buffer.scala 208:25]
node _T_544 = bits(ibuf_byteen, 3, 3) @[el2_lsu_bus_buffer.scala 207:61]
node _T_545 = and(ld_addr_ibuf_hit_lo, _T_544) @[el2_lsu_bus_buffer.scala 207:48]
node _T_546 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 207:83]
node _T_547 = and(_T_545, _T_546) @[el2_lsu_bus_buffer.scala 207:65]
ld_byte_ibuf_hit_lo <= _T_547 @[el2_lsu_bus_buffer.scala 207:25]
node _T_548 = bits(ibuf_byteen, 3, 3) @[el2_lsu_bus_buffer.scala 208:61]
node _T_549 = and(ld_addr_ibuf_hit_hi, _T_548) @[el2_lsu_bus_buffer.scala 208:48]
node _T_550 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 208:83]
node _T_551 = and(_T_549, _T_550) @[el2_lsu_bus_buffer.scala 208:65]
ld_byte_ibuf_hit_hi <= _T_551 @[el2_lsu_bus_buffer.scala 208:25]
wire buf_data : UInt<32>[4] @[el2_lsu_bus_buffer.scala 210:22]
buf_data[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 211:12]
buf_data[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 211:12]
buf_data[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 211:12]
buf_data[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 211:12]
wire fwd_data : UInt<32>
fwd_data <= UInt<1>("h00")
node _T_552 = bits(ld_byte_hitvecfn_lo[3], 0, 0) @[el2_lsu_bus_buffer.scala 214:86]
node _T_553 = bits(_T_552, 0, 0) @[Bitwise.scala 72:15]
node _T_554 = mux(_T_553, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_555 = bits(buf_data[0], 31, 23) @[el2_lsu_bus_buffer.scala 214:104]
node _T_556 = and(_T_554, _T_555) @[el2_lsu_bus_buffer.scala 214:91]
node _T_557 = bits(ld_byte_hitvecfn_lo[3], 1, 1) @[el2_lsu_bus_buffer.scala 214:86]
node _T_558 = bits(_T_557, 0, 0) @[Bitwise.scala 72:15]
node _T_559 = mux(_T_558, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_560 = bits(buf_data[1], 31, 23) @[el2_lsu_bus_buffer.scala 214:104]
node _T_561 = and(_T_559, _T_560) @[el2_lsu_bus_buffer.scala 214:91]
node _T_562 = bits(ld_byte_hitvecfn_lo[3], 2, 2) @[el2_lsu_bus_buffer.scala 214:86]
node _T_563 = bits(_T_562, 0, 0) @[Bitwise.scala 72:15]
node _T_564 = mux(_T_563, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_565 = bits(buf_data[2], 31, 23) @[el2_lsu_bus_buffer.scala 214:104]
node _T_566 = and(_T_564, _T_565) @[el2_lsu_bus_buffer.scala 214:91]
node _T_567 = bits(ld_byte_hitvecfn_lo[3], 3, 3) @[el2_lsu_bus_buffer.scala 214:86]
node _T_568 = bits(_T_567, 0, 0) @[Bitwise.scala 72:15]
node _T_569 = mux(_T_568, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_570 = bits(buf_data[3], 31, 23) @[el2_lsu_bus_buffer.scala 214:104]
node _T_571 = and(_T_569, _T_570) @[el2_lsu_bus_buffer.scala 214:91]
node _T_572 = or(_T_556, _T_561) @[el2_lsu_bus_buffer.scala 214:123]
node _T_573 = or(_T_572, _T_566) @[el2_lsu_bus_buffer.scala 214:123]
node _T_574 = or(_T_573, _T_571) @[el2_lsu_bus_buffer.scala 214:123]
node _T_575 = bits(ld_byte_hitvecfn_lo[2], 0, 0) @[el2_lsu_bus_buffer.scala 215:60]
node _T_576 = bits(_T_575, 0, 0) @[Bitwise.scala 72:15]
node _T_577 = mux(_T_576, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_578 = bits(buf_data[0], 23, 16) @[el2_lsu_bus_buffer.scala 215:78]
node _T_579 = and(_T_577, _T_578) @[el2_lsu_bus_buffer.scala 215:65]
node _T_580 = bits(ld_byte_hitvecfn_lo[2], 1, 1) @[el2_lsu_bus_buffer.scala 215:60]
node _T_581 = bits(_T_580, 0, 0) @[Bitwise.scala 72:15]
node _T_582 = mux(_T_581, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_583 = bits(buf_data[1], 23, 16) @[el2_lsu_bus_buffer.scala 215:78]
node _T_584 = and(_T_582, _T_583) @[el2_lsu_bus_buffer.scala 215:65]
node _T_585 = bits(ld_byte_hitvecfn_lo[2], 2, 2) @[el2_lsu_bus_buffer.scala 215:60]
node _T_586 = bits(_T_585, 0, 0) @[Bitwise.scala 72:15]
node _T_587 = mux(_T_586, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_588 = bits(buf_data[2], 23, 16) @[el2_lsu_bus_buffer.scala 215:78]
node _T_589 = and(_T_587, _T_588) @[el2_lsu_bus_buffer.scala 215:65]
node _T_590 = bits(ld_byte_hitvecfn_lo[2], 3, 3) @[el2_lsu_bus_buffer.scala 215:60]
node _T_591 = bits(_T_590, 0, 0) @[Bitwise.scala 72:15]
node _T_592 = mux(_T_591, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_593 = bits(buf_data[3], 23, 16) @[el2_lsu_bus_buffer.scala 215:78]
node _T_594 = and(_T_592, _T_593) @[el2_lsu_bus_buffer.scala 215:65]
node _T_595 = or(_T_579, _T_584) @[el2_lsu_bus_buffer.scala 215:97]
node _T_596 = or(_T_595, _T_589) @[el2_lsu_bus_buffer.scala 215:97]
node _T_597 = or(_T_596, _T_594) @[el2_lsu_bus_buffer.scala 215:97]
node _T_598 = bits(ld_byte_hitvecfn_lo[1], 0, 0) @[el2_lsu_bus_buffer.scala 216:60]
node _T_599 = bits(_T_598, 0, 0) @[Bitwise.scala 72:15]
node _T_600 = mux(_T_599, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_601 = bits(buf_data[0], 15, 8) @[el2_lsu_bus_buffer.scala 216:78]
node _T_602 = and(_T_600, _T_601) @[el2_lsu_bus_buffer.scala 216:65]
node _T_603 = bits(ld_byte_hitvecfn_lo[1], 1, 1) @[el2_lsu_bus_buffer.scala 216:60]
node _T_604 = bits(_T_603, 0, 0) @[Bitwise.scala 72:15]
node _T_605 = mux(_T_604, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_606 = bits(buf_data[1], 15, 8) @[el2_lsu_bus_buffer.scala 216:78]
node _T_607 = and(_T_605, _T_606) @[el2_lsu_bus_buffer.scala 216:65]
node _T_608 = bits(ld_byte_hitvecfn_lo[1], 2, 2) @[el2_lsu_bus_buffer.scala 216:60]
node _T_609 = bits(_T_608, 0, 0) @[Bitwise.scala 72:15]
node _T_610 = mux(_T_609, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_611 = bits(buf_data[2], 15, 8) @[el2_lsu_bus_buffer.scala 216:78]
node _T_612 = and(_T_610, _T_611) @[el2_lsu_bus_buffer.scala 216:65]
node _T_613 = bits(ld_byte_hitvecfn_lo[1], 3, 3) @[el2_lsu_bus_buffer.scala 216:60]
node _T_614 = bits(_T_613, 0, 0) @[Bitwise.scala 72:15]
node _T_615 = mux(_T_614, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_616 = bits(buf_data[3], 15, 8) @[el2_lsu_bus_buffer.scala 216:78]
node _T_617 = and(_T_615, _T_616) @[el2_lsu_bus_buffer.scala 216:65]
node _T_618 = or(_T_602, _T_607) @[el2_lsu_bus_buffer.scala 216:96]
node _T_619 = or(_T_618, _T_612) @[el2_lsu_bus_buffer.scala 216:96]
node _T_620 = or(_T_619, _T_617) @[el2_lsu_bus_buffer.scala 216:96]
node _T_621 = bits(ld_byte_hitvecfn_lo[0], 0, 0) @[el2_lsu_bus_buffer.scala 217:60]
node _T_622 = bits(_T_621, 0, 0) @[Bitwise.scala 72:15]
node _T_623 = mux(_T_622, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_624 = bits(buf_data[0], 7, 0) @[el2_lsu_bus_buffer.scala 217:78]
node _T_625 = and(_T_623, _T_624) @[el2_lsu_bus_buffer.scala 217:65]
node _T_626 = bits(ld_byte_hitvecfn_lo[0], 1, 1) @[el2_lsu_bus_buffer.scala 217:60]
node _T_627 = bits(_T_626, 0, 0) @[Bitwise.scala 72:15]
node _T_628 = mux(_T_627, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_629 = bits(buf_data[1], 7, 0) @[el2_lsu_bus_buffer.scala 217:78]
node _T_630 = and(_T_628, _T_629) @[el2_lsu_bus_buffer.scala 217:65]
node _T_631 = bits(ld_byte_hitvecfn_lo[0], 2, 2) @[el2_lsu_bus_buffer.scala 217:60]
node _T_632 = bits(_T_631, 0, 0) @[Bitwise.scala 72:15]
node _T_633 = mux(_T_632, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_634 = bits(buf_data[2], 7, 0) @[el2_lsu_bus_buffer.scala 217:78]
node _T_635 = and(_T_633, _T_634) @[el2_lsu_bus_buffer.scala 217:65]
node _T_636 = bits(ld_byte_hitvecfn_lo[0], 3, 3) @[el2_lsu_bus_buffer.scala 217:60]
node _T_637 = bits(_T_636, 0, 0) @[Bitwise.scala 72:15]
node _T_638 = mux(_T_637, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_639 = bits(buf_data[3], 7, 0) @[el2_lsu_bus_buffer.scala 217:78]
node _T_640 = and(_T_638, _T_639) @[el2_lsu_bus_buffer.scala 217:65]
node _T_641 = or(_T_625, _T_630) @[el2_lsu_bus_buffer.scala 217:95]
node _T_642 = or(_T_641, _T_635) @[el2_lsu_bus_buffer.scala 217:95]
node _T_643 = or(_T_642, _T_640) @[el2_lsu_bus_buffer.scala 217:95]
node _T_644 = cat(_T_620, _T_643) @[Cat.scala 29:58]
node _T_645 = cat(_T_574, _T_597) @[Cat.scala 29:58]
node _T_646 = cat(_T_645, _T_644) @[Cat.scala 29:58]
io.ld_fwddata_buf_lo <= _T_646 @[el2_lsu_bus_buffer.scala 214:24]
node _T_647 = bits(ld_byte_hitvecfn_hi[3], 0, 0) @[el2_lsu_bus_buffer.scala 219:86]
node _T_648 = bits(_T_647, 0, 0) @[Bitwise.scala 72:15]
node _T_649 = mux(_T_648, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_650 = bits(buf_data[0], 31, 23) @[el2_lsu_bus_buffer.scala 219:104]
node _T_651 = and(_T_649, _T_650) @[el2_lsu_bus_buffer.scala 219:91]
node _T_652 = bits(ld_byte_hitvecfn_hi[3], 1, 1) @[el2_lsu_bus_buffer.scala 219:86]
node _T_653 = bits(_T_652, 0, 0) @[Bitwise.scala 72:15]
node _T_654 = mux(_T_653, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_655 = bits(buf_data[1], 31, 23) @[el2_lsu_bus_buffer.scala 219:104]
node _T_656 = and(_T_654, _T_655) @[el2_lsu_bus_buffer.scala 219:91]
node _T_657 = bits(ld_byte_hitvecfn_hi[3], 2, 2) @[el2_lsu_bus_buffer.scala 219:86]
node _T_658 = bits(_T_657, 0, 0) @[Bitwise.scala 72:15]
node _T_659 = mux(_T_658, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_660 = bits(buf_data[2], 31, 23) @[el2_lsu_bus_buffer.scala 219:104]
node _T_661 = and(_T_659, _T_660) @[el2_lsu_bus_buffer.scala 219:91]
node _T_662 = bits(ld_byte_hitvecfn_hi[3], 3, 3) @[el2_lsu_bus_buffer.scala 219:86]
node _T_663 = bits(_T_662, 0, 0) @[Bitwise.scala 72:15]
node _T_664 = mux(_T_663, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_665 = bits(buf_data[3], 31, 23) @[el2_lsu_bus_buffer.scala 219:104]
node _T_666 = and(_T_664, _T_665) @[el2_lsu_bus_buffer.scala 219:91]
node _T_667 = or(_T_651, _T_656) @[el2_lsu_bus_buffer.scala 219:123]
node _T_668 = or(_T_667, _T_661) @[el2_lsu_bus_buffer.scala 219:123]
node _T_669 = or(_T_668, _T_666) @[el2_lsu_bus_buffer.scala 219:123]
node _T_670 = bits(ld_byte_hitvecfn_hi[2], 0, 0) @[el2_lsu_bus_buffer.scala 220:60]
node _T_671 = bits(_T_670, 0, 0) @[Bitwise.scala 72:15]
node _T_672 = mux(_T_671, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_673 = bits(buf_data[0], 23, 16) @[el2_lsu_bus_buffer.scala 220:78]
node _T_674 = and(_T_672, _T_673) @[el2_lsu_bus_buffer.scala 220:65]
node _T_675 = bits(ld_byte_hitvecfn_hi[2], 1, 1) @[el2_lsu_bus_buffer.scala 220:60]
node _T_676 = bits(_T_675, 0, 0) @[Bitwise.scala 72:15]
node _T_677 = mux(_T_676, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_678 = bits(buf_data[1], 23, 16) @[el2_lsu_bus_buffer.scala 220:78]
node _T_679 = and(_T_677, _T_678) @[el2_lsu_bus_buffer.scala 220:65]
node _T_680 = bits(ld_byte_hitvecfn_hi[2], 2, 2) @[el2_lsu_bus_buffer.scala 220:60]
node _T_681 = bits(_T_680, 0, 0) @[Bitwise.scala 72:15]
node _T_682 = mux(_T_681, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_683 = bits(buf_data[2], 23, 16) @[el2_lsu_bus_buffer.scala 220:78]
node _T_684 = and(_T_682, _T_683) @[el2_lsu_bus_buffer.scala 220:65]
node _T_685 = bits(ld_byte_hitvecfn_hi[2], 3, 3) @[el2_lsu_bus_buffer.scala 220:60]
node _T_686 = bits(_T_685, 0, 0) @[Bitwise.scala 72:15]
node _T_687 = mux(_T_686, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_688 = bits(buf_data[3], 23, 16) @[el2_lsu_bus_buffer.scala 220:78]
node _T_689 = and(_T_687, _T_688) @[el2_lsu_bus_buffer.scala 220:65]
node _T_690 = or(_T_674, _T_679) @[el2_lsu_bus_buffer.scala 220:97]
node _T_691 = or(_T_690, _T_684) @[el2_lsu_bus_buffer.scala 220:97]
node _T_692 = or(_T_691, _T_689) @[el2_lsu_bus_buffer.scala 220:97]
node _T_693 = bits(ld_byte_hitvecfn_hi[1], 0, 0) @[el2_lsu_bus_buffer.scala 221:60]
node _T_694 = bits(_T_693, 0, 0) @[Bitwise.scala 72:15]
node _T_695 = mux(_T_694, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_696 = bits(buf_data[0], 15, 8) @[el2_lsu_bus_buffer.scala 221:78]
node _T_697 = and(_T_695, _T_696) @[el2_lsu_bus_buffer.scala 221:65]
node _T_698 = bits(ld_byte_hitvecfn_hi[1], 1, 1) @[el2_lsu_bus_buffer.scala 221:60]
node _T_699 = bits(_T_698, 0, 0) @[Bitwise.scala 72:15]
node _T_700 = mux(_T_699, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_701 = bits(buf_data[1], 15, 8) @[el2_lsu_bus_buffer.scala 221:78]
node _T_702 = and(_T_700, _T_701) @[el2_lsu_bus_buffer.scala 221:65]
node _T_703 = bits(ld_byte_hitvecfn_hi[1], 2, 2) @[el2_lsu_bus_buffer.scala 221:60]
node _T_704 = bits(_T_703, 0, 0) @[Bitwise.scala 72:15]
node _T_705 = mux(_T_704, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_706 = bits(buf_data[2], 15, 8) @[el2_lsu_bus_buffer.scala 221:78]
node _T_707 = and(_T_705, _T_706) @[el2_lsu_bus_buffer.scala 221:65]
node _T_708 = bits(ld_byte_hitvecfn_hi[1], 3, 3) @[el2_lsu_bus_buffer.scala 221:60]
node _T_709 = bits(_T_708, 0, 0) @[Bitwise.scala 72:15]
node _T_710 = mux(_T_709, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_711 = bits(buf_data[3], 15, 8) @[el2_lsu_bus_buffer.scala 221:78]
node _T_712 = and(_T_710, _T_711) @[el2_lsu_bus_buffer.scala 221:65]
node _T_713 = or(_T_697, _T_702) @[el2_lsu_bus_buffer.scala 221:96]
node _T_714 = or(_T_713, _T_707) @[el2_lsu_bus_buffer.scala 221:96]
node _T_715 = or(_T_714, _T_712) @[el2_lsu_bus_buffer.scala 221:96]
node _T_716 = bits(ld_byte_hitvecfn_hi[0], 0, 0) @[el2_lsu_bus_buffer.scala 222:60]
node _T_717 = bits(_T_716, 0, 0) @[Bitwise.scala 72:15]
node _T_718 = mux(_T_717, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_719 = bits(buf_data[0], 7, 0) @[el2_lsu_bus_buffer.scala 222:78]
node _T_720 = and(_T_718, _T_719) @[el2_lsu_bus_buffer.scala 222:65]
node _T_721 = bits(ld_byte_hitvecfn_hi[0], 1, 1) @[el2_lsu_bus_buffer.scala 222:60]
node _T_722 = bits(_T_721, 0, 0) @[Bitwise.scala 72:15]
node _T_723 = mux(_T_722, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_724 = bits(buf_data[1], 7, 0) @[el2_lsu_bus_buffer.scala 222:78]
node _T_725 = and(_T_723, _T_724) @[el2_lsu_bus_buffer.scala 222:65]
node _T_726 = bits(ld_byte_hitvecfn_hi[0], 2, 2) @[el2_lsu_bus_buffer.scala 222:60]
node _T_727 = bits(_T_726, 0, 0) @[Bitwise.scala 72:15]
node _T_728 = mux(_T_727, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_729 = bits(buf_data[2], 7, 0) @[el2_lsu_bus_buffer.scala 222:78]
node _T_730 = and(_T_728, _T_729) @[el2_lsu_bus_buffer.scala 222:65]
node _T_731 = bits(ld_byte_hitvecfn_hi[0], 3, 3) @[el2_lsu_bus_buffer.scala 222:60]
node _T_732 = bits(_T_731, 0, 0) @[Bitwise.scala 72:15]
node _T_733 = mux(_T_732, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_734 = bits(buf_data[3], 7, 0) @[el2_lsu_bus_buffer.scala 222:78]
node _T_735 = and(_T_733, _T_734) @[el2_lsu_bus_buffer.scala 222:65]
node _T_736 = or(_T_720, _T_725) @[el2_lsu_bus_buffer.scala 222:95]
node _T_737 = or(_T_736, _T_730) @[el2_lsu_bus_buffer.scala 222:95]
node _T_738 = or(_T_737, _T_735) @[el2_lsu_bus_buffer.scala 222:95]
node _T_739 = cat(_T_715, _T_738) @[Cat.scala 29:58]
node _T_740 = cat(_T_669, _T_692) @[Cat.scala 29:58]
node _T_741 = cat(_T_740, _T_739) @[Cat.scala 29:58]
io.ld_fwddata_buf_hi <= _T_741 @[el2_lsu_bus_buffer.scala 219:24]
node bus_coalescing_disable = or(io.dec_tlu_wb_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 224:65]
node _T_742 = mux(io.lsu_pkt_r.by, UInt<4>("h01"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_743 = mux(io.lsu_pkt_r.half, UInt<4>("h03"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_744 = mux(io.lsu_pkt_r.word, UInt<4>("h0f"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_745 = or(_T_742, _T_743) @[Mux.scala 27:72]
node _T_746 = or(_T_745, _T_744) @[Mux.scala 27:72]
wire ldst_byteen_r : UInt<4> @[Mux.scala 27:72]
ldst_byteen_r <= _T_746 @[Mux.scala 27:72]
node _T_747 = cat(UInt<4>("h00"), ldst_byteen_r) @[Cat.scala 29:58]
node _T_748 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 228:61]
node byteen = dshl(_T_747, _T_748) @[el2_lsu_bus_buffer.scala 228:45]
node ldst_byteen_hi_r = bits(byteen, 7, 4) @[el2_lsu_bus_buffer.scala 229:32]
node ldst_byteen_lo_r = bits(byteen, 3, 0) @[el2_lsu_bus_buffer.scala 230:32]
node _T_749 = cat(UInt<32>("h00"), io.store_data_r) @[Cat.scala 29:58]
node _T_750 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 231:73]
node _T_751 = mul(UInt<4>("h08"), _T_750) @[el2_lsu_bus_buffer.scala 231:58]
node store_data = dshl(_T_749, _T_751) @[el2_lsu_bus_buffer.scala 231:52]
node store_data_hi_r = bits(store_data, 63, 32) @[el2_lsu_bus_buffer.scala 232:35]
node store_data_lo_r = bits(store_data, 31, 0) @[el2_lsu_bus_buffer.scala 233:35]
node _T_752 = bits(io.lsu_addr_r, 3, 3) @[el2_lsu_bus_buffer.scala 234:36]
node _T_753 = bits(io.end_addr_r, 3, 3) @[el2_lsu_bus_buffer.scala 234:57]
node ldst_samedw_r = eq(_T_752, _T_753) @[el2_lsu_bus_buffer.scala 234:40]
node _T_754 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 235:67]
node _T_755 = eq(_T_754, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 235:74]
node _T_756 = bits(io.lsu_addr_r, 0, 0) @[el2_lsu_bus_buffer.scala 236:40]
node _T_757 = eq(_T_756, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 236:26]
node _T_758 = mux(io.lsu_pkt_r.word, _T_755, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_759 = mux(io.lsu_pkt_r.half, _T_757, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_760 = mux(io.lsu_pkt_r.by, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_761 = or(_T_758, _T_759) @[Mux.scala 27:72]
node _T_762 = or(_T_761, _T_760) @[Mux.scala 27:72]
wire is_aligned_r : UInt<1> @[Mux.scala 27:72]
is_aligned_r <= _T_762 @[Mux.scala 27:72]
node _T_763 = or(io.lsu_pkt_r.load, io.no_word_merge_r) @[el2_lsu_bus_buffer.scala 238:55]
node _T_764 = and(io.lsu_busreq_r, _T_763) @[el2_lsu_bus_buffer.scala 238:34]
node _T_765 = eq(ibuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 238:79]
node ibuf_byp = and(_T_764, _T_765) @[el2_lsu_bus_buffer.scala 238:77]
node _T_766 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 239:36]
node _T_767 = eq(ibuf_byp, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 239:56]
node ibuf_wr_en = and(_T_766, _T_767) @[el2_lsu_bus_buffer.scala 239:54]
wire ibuf_drain_vld : UInt<1>
ibuf_drain_vld <= UInt<1>("h00")
node _T_768 = eq(ibuf_wr_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 241:36]
node _T_769 = and(ibuf_drain_vld, _T_768) @[el2_lsu_bus_buffer.scala 241:34]
node ibuf_rst = or(_T_769, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 241:49]
node _T_770 = eq(io.lsu_busreq_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 242:44]
node _T_771 = and(io.lsu_busreq_m, _T_770) @[el2_lsu_bus_buffer.scala 242:42]
node _T_772 = and(_T_771, ibuf_valid) @[el2_lsu_bus_buffer.scala 242:61]
node _T_773 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 242:107]
node _T_774 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 242:132]
node _T_775 = neq(_T_773, _T_774) @[el2_lsu_bus_buffer.scala 242:115]
node _T_776 = or(io.lsu_pkt_m.load, _T_775) @[el2_lsu_bus_buffer.scala 242:95]
node ibuf_force_drain = and(_T_772, _T_776) @[el2_lsu_bus_buffer.scala 242:74]
wire ibuf_sideeffect : UInt<1>
ibuf_sideeffect <= UInt<1>("h00")
wire ibuf_timer : UInt<3>
ibuf_timer <= UInt<1>("h00")
wire ibuf_merge_en : UInt<1>
ibuf_merge_en <= UInt<1>("h00")
wire ibuf_merge_in : UInt<1>
ibuf_merge_in <= UInt<1>("h00")
node _T_777 = eq(ibuf_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 247:62]
node _T_778 = or(ibuf_wr_en, _T_777) @[el2_lsu_bus_buffer.scala 247:48]
node _T_779 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 247:98]
node _T_780 = eq(_T_779, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 247:82]
node _T_781 = and(_T_778, _T_780) @[el2_lsu_bus_buffer.scala 247:80]
node _T_782 = or(_T_781, ibuf_byp) @[el2_lsu_bus_buffer.scala 248:5]
node _T_783 = or(_T_782, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 248:16]
node _T_784 = or(_T_783, ibuf_sideeffect) @[el2_lsu_bus_buffer.scala 248:35]
node _T_785 = eq(ibuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 248:55]
node _T_786 = or(_T_784, _T_785) @[el2_lsu_bus_buffer.scala 248:53]
node _T_787 = or(_T_786, bus_coalescing_disable) @[el2_lsu_bus_buffer.scala 248:67]
node _T_788 = and(ibuf_valid, _T_787) @[el2_lsu_bus_buffer.scala 247:32]
ibuf_drain_vld <= _T_788 @[el2_lsu_bus_buffer.scala 247:18]
wire ibuf_tag : UInt<2>
ibuf_tag <= UInt<1>("h00")
wire WrPtr1_r : UInt<2>
WrPtr1_r <= UInt<1>("h00")
wire WrPtr0_r : UInt<2>
WrPtr0_r <= UInt<1>("h00")
node _T_789 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 253:39]
node _T_790 = mux(io.ldst_dual_r, WrPtr1_r, WrPtr0_r) @[el2_lsu_bus_buffer.scala 253:69]
node ibuf_tag_in = mux(_T_789, ibuf_tag, _T_790) @[el2_lsu_bus_buffer.scala 253:24]
node ibuf_sz_in = cat(io.lsu_pkt_r.word, io.lsu_pkt_r.half) @[Cat.scala 29:58]
node ibuf_addr_in = mux(io.ldst_dual_r, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 256:25]
node _T_791 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 257:42]
node _T_792 = bits(ibuf_byteen, 3, 0) @[el2_lsu_bus_buffer.scala 257:70]
node _T_793 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 257:95]
node _T_794 = or(_T_792, _T_793) @[el2_lsu_bus_buffer.scala 257:77]
node _T_795 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 258:41]
node _T_796 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 258:65]
node _T_797 = mux(io.ldst_dual_r, _T_795, _T_796) @[el2_lsu_bus_buffer.scala 258:8]
node ibuf_byteen_in = mux(_T_791, _T_794, _T_797) @[el2_lsu_bus_buffer.scala 257:27]
wire ibuf_data : UInt<32>
ibuf_data <= UInt<1>("h00")
node _T_798 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 261:61]
node _T_799 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_buffer.scala 262:25]
node _T_800 = bits(store_data_lo_r, 7, 0) @[el2_lsu_bus_buffer.scala 262:45]
node _T_801 = bits(ibuf_data, 7, 0) @[el2_lsu_bus_buffer.scala 262:76]
node _T_802 = mux(_T_799, _T_800, _T_801) @[el2_lsu_bus_buffer.scala 262:8]
node _T_803 = bits(ibuf_data, 7, 0) @[el2_lsu_bus_buffer.scala 262:108]
node _T_804 = mux(_T_798, _T_802, _T_803) @[el2_lsu_bus_buffer.scala 261:46]
node _T_805 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 261:61]
node _T_806 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_buffer.scala 262:25]
node _T_807 = bits(store_data_lo_r, 15, 8) @[el2_lsu_bus_buffer.scala 262:45]
node _T_808 = bits(ibuf_data, 15, 8) @[el2_lsu_bus_buffer.scala 262:76]
node _T_809 = mux(_T_806, _T_807, _T_808) @[el2_lsu_bus_buffer.scala 262:8]
node _T_810 = bits(ibuf_data, 15, 8) @[el2_lsu_bus_buffer.scala 262:108]
node _T_811 = mux(_T_805, _T_809, _T_810) @[el2_lsu_bus_buffer.scala 261:46]
node _T_812 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 261:61]
node _T_813 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_buffer.scala 262:25]
node _T_814 = bits(store_data_lo_r, 23, 16) @[el2_lsu_bus_buffer.scala 262:45]
node _T_815 = bits(ibuf_data, 23, 16) @[el2_lsu_bus_buffer.scala 262:76]
node _T_816 = mux(_T_813, _T_814, _T_815) @[el2_lsu_bus_buffer.scala 262:8]
node _T_817 = bits(ibuf_data, 23, 16) @[el2_lsu_bus_buffer.scala 262:108]
node _T_818 = mux(_T_812, _T_816, _T_817) @[el2_lsu_bus_buffer.scala 261:46]
node _T_819 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 261:61]
node _T_820 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_buffer.scala 262:25]
node _T_821 = bits(store_data_lo_r, 31, 24) @[el2_lsu_bus_buffer.scala 262:45]
node _T_822 = bits(ibuf_data, 31, 24) @[el2_lsu_bus_buffer.scala 262:76]
node _T_823 = mux(_T_820, _T_821, _T_822) @[el2_lsu_bus_buffer.scala 262:8]
node _T_824 = bits(ibuf_data, 31, 24) @[el2_lsu_bus_buffer.scala 262:108]
node _T_825 = mux(_T_819, _T_823, _T_824) @[el2_lsu_bus_buffer.scala 261:46]
node _T_826 = cat(_T_825, _T_818) @[Cat.scala 29:58]
node _T_827 = cat(_T_826, _T_811) @[Cat.scala 29:58]
node ibuf_data_in = cat(_T_827, _T_804) @[Cat.scala 29:58]
node _T_828 = lt(ibuf_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 263:59]
node _T_829 = bits(_T_828, 0, 0) @[el2_lsu_bus_buffer.scala 263:79]
node _T_830 = add(ibuf_timer, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 263:93]
node _T_831 = tail(_T_830, 1) @[el2_lsu_bus_buffer.scala 263:93]
node _T_832 = mux(_T_829, _T_831, ibuf_timer) @[el2_lsu_bus_buffer.scala 263:47]
node ibuf_timer_in = mux(ibuf_wr_en, UInt<1>("h00"), _T_832) @[el2_lsu_bus_buffer.scala 263:26]
node _T_833 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 265:36]
node _T_834 = and(_T_833, io.lsu_pkt_r.store) @[el2_lsu_bus_buffer.scala 265:54]
node _T_835 = and(_T_834, ibuf_valid) @[el2_lsu_bus_buffer.scala 265:75]
node _T_836 = and(_T_835, ibuf_write) @[el2_lsu_bus_buffer.scala 265:88]
node _T_837 = bits(io.lsu_addr_r, 31, 2) @[el2_lsu_bus_buffer.scala 265:117]
node _T_838 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 265:137]
node _T_839 = eq(_T_837, _T_838) @[el2_lsu_bus_buffer.scala 265:124]
node _T_840 = and(_T_836, _T_839) @[el2_lsu_bus_buffer.scala 265:101]
node _T_841 = eq(io.is_sideeffects_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 265:147]
node _T_842 = and(_T_840, _T_841) @[el2_lsu_bus_buffer.scala 265:145]
node _T_843 = eq(bus_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 265:170]
node _T_844 = and(_T_842, _T_843) @[el2_lsu_bus_buffer.scala 265:168]
ibuf_merge_en <= _T_844 @[el2_lsu_bus_buffer.scala 265:17]
node _T_845 = eq(io.ldst_dual_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 266:20]
ibuf_merge_in <= _T_845 @[el2_lsu_bus_buffer.scala 266:17]
node _T_846 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 267:65]
node _T_847 = and(ibuf_merge_en, _T_846) @[el2_lsu_bus_buffer.scala 267:63]
node _T_848 = bits(ibuf_byteen, 0, 0) @[el2_lsu_bus_buffer.scala 267:92]
node _T_849 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_buffer.scala 267:114]
node _T_850 = or(_T_848, _T_849) @[el2_lsu_bus_buffer.scala 267:96]
node _T_851 = bits(ibuf_byteen, 0, 0) @[el2_lsu_bus_buffer.scala 267:130]
node _T_852 = mux(_T_847, _T_850, _T_851) @[el2_lsu_bus_buffer.scala 267:48]
node _T_853 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 267:65]
node _T_854 = and(ibuf_merge_en, _T_853) @[el2_lsu_bus_buffer.scala 267:63]
node _T_855 = bits(ibuf_byteen, 1, 1) @[el2_lsu_bus_buffer.scala 267:92]
node _T_856 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_buffer.scala 267:114]
node _T_857 = or(_T_855, _T_856) @[el2_lsu_bus_buffer.scala 267:96]
node _T_858 = bits(ibuf_byteen, 1, 1) @[el2_lsu_bus_buffer.scala 267:130]
node _T_859 = mux(_T_854, _T_857, _T_858) @[el2_lsu_bus_buffer.scala 267:48]
node _T_860 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 267:65]
node _T_861 = and(ibuf_merge_en, _T_860) @[el2_lsu_bus_buffer.scala 267:63]
node _T_862 = bits(ibuf_byteen, 2, 2) @[el2_lsu_bus_buffer.scala 267:92]
node _T_863 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_buffer.scala 267:114]
node _T_864 = or(_T_862, _T_863) @[el2_lsu_bus_buffer.scala 267:96]
node _T_865 = bits(ibuf_byteen, 2, 2) @[el2_lsu_bus_buffer.scala 267:130]
node _T_866 = mux(_T_861, _T_864, _T_865) @[el2_lsu_bus_buffer.scala 267:48]
node _T_867 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 267:65]
node _T_868 = and(ibuf_merge_en, _T_867) @[el2_lsu_bus_buffer.scala 267:63]
node _T_869 = bits(ibuf_byteen, 3, 3) @[el2_lsu_bus_buffer.scala 267:92]
node _T_870 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_buffer.scala 267:114]
node _T_871 = or(_T_869, _T_870) @[el2_lsu_bus_buffer.scala 267:96]
node _T_872 = bits(ibuf_byteen, 3, 3) @[el2_lsu_bus_buffer.scala 267:130]
node _T_873 = mux(_T_868, _T_871, _T_872) @[el2_lsu_bus_buffer.scala 267:48]
node _T_874 = cat(_T_873, _T_866) @[Cat.scala 29:58]
node _T_875 = cat(_T_874, _T_859) @[Cat.scala 29:58]
node ibuf_byteen_out = cat(_T_875, _T_852) @[Cat.scala 29:58]
node _T_876 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 268:62]
node _T_877 = and(ibuf_merge_en, _T_876) @[el2_lsu_bus_buffer.scala 268:60]
node _T_878 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_buffer.scala 268:98]
node _T_879 = bits(store_data_lo_r, 7, 0) @[el2_lsu_bus_buffer.scala 268:118]
node _T_880 = bits(ibuf_data, 7, 0) @[el2_lsu_bus_buffer.scala 268:143]
node _T_881 = mux(_T_878, _T_879, _T_880) @[el2_lsu_bus_buffer.scala 268:81]
node _T_882 = bits(ibuf_data, 7, 0) @[el2_lsu_bus_buffer.scala 268:169]
node _T_883 = mux(_T_877, _T_881, _T_882) @[el2_lsu_bus_buffer.scala 268:45]
node _T_884 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 268:62]
node _T_885 = and(ibuf_merge_en, _T_884) @[el2_lsu_bus_buffer.scala 268:60]
node _T_886 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_buffer.scala 268:98]
node _T_887 = bits(store_data_lo_r, 15, 8) @[el2_lsu_bus_buffer.scala 268:118]
node _T_888 = bits(ibuf_data, 15, 8) @[el2_lsu_bus_buffer.scala 268:143]
node _T_889 = mux(_T_886, _T_887, _T_888) @[el2_lsu_bus_buffer.scala 268:81]
node _T_890 = bits(ibuf_data, 15, 8) @[el2_lsu_bus_buffer.scala 268:169]
node _T_891 = mux(_T_885, _T_889, _T_890) @[el2_lsu_bus_buffer.scala 268:45]
node _T_892 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 268:62]
node _T_893 = and(ibuf_merge_en, _T_892) @[el2_lsu_bus_buffer.scala 268:60]
node _T_894 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_buffer.scala 268:98]
node _T_895 = bits(store_data_lo_r, 23, 16) @[el2_lsu_bus_buffer.scala 268:118]
node _T_896 = bits(ibuf_data, 23, 16) @[el2_lsu_bus_buffer.scala 268:143]
node _T_897 = mux(_T_894, _T_895, _T_896) @[el2_lsu_bus_buffer.scala 268:81]
node _T_898 = bits(ibuf_data, 23, 16) @[el2_lsu_bus_buffer.scala 268:169]
node _T_899 = mux(_T_893, _T_897, _T_898) @[el2_lsu_bus_buffer.scala 268:45]
node _T_900 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 268:62]
node _T_901 = and(ibuf_merge_en, _T_900) @[el2_lsu_bus_buffer.scala 268:60]
node _T_902 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_buffer.scala 268:98]
node _T_903 = bits(store_data_lo_r, 31, 24) @[el2_lsu_bus_buffer.scala 268:118]
node _T_904 = bits(ibuf_data, 31, 24) @[el2_lsu_bus_buffer.scala 268:143]
node _T_905 = mux(_T_902, _T_903, _T_904) @[el2_lsu_bus_buffer.scala 268:81]
node _T_906 = bits(ibuf_data, 31, 24) @[el2_lsu_bus_buffer.scala 268:169]
node _T_907 = mux(_T_901, _T_905, _T_906) @[el2_lsu_bus_buffer.scala 268:45]
node _T_908 = cat(_T_907, _T_899) @[Cat.scala 29:58]
node _T_909 = cat(_T_908, _T_891) @[Cat.scala 29:58]
node ibuf_data_out = cat(_T_909, _T_883) @[Cat.scala 29:58]
node _T_910 = mux(ibuf_wr_en, UInt<1>("h01"), ibuf_valid) @[el2_lsu_bus_buffer.scala 270:28]
2020-11-07 20:07:56 +08:00
node _T_911 = eq(ibuf_rst, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 270:63]
node _T_912 = and(_T_910, _T_911) @[el2_lsu_bus_buffer.scala 270:61]
reg _T_913 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 270:24]
_T_913 <= _T_912 @[el2_lsu_bus_buffer.scala 270:24]
ibuf_valid <= _T_913 @[el2_lsu_bus_buffer.scala 270:14]
node _T_914 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 271:120]
node _T_915 = bits(_T_914, 0, 0) @[el2_lsu_bus_buffer.scala 271:120]
node _T_916 = and(ibuf_wr_en, _T_915) @[el2_lsu_bus_buffer.scala 271:89]
reg _T_917 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_916 : @[Reg.scala 28:19]
_T_917 <= ibuf_tag_in @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
ibuf_tag <= _T_917 @[el2_lsu_bus_buffer.scala 271:12]
node _T_918 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 272:131]
node _T_919 = bits(_T_918, 0, 0) @[el2_lsu_bus_buffer.scala 272:131]
node _T_920 = and(ibuf_wr_en, _T_919) @[el2_lsu_bus_buffer.scala 272:100]
2020-11-06 21:58:23 +08:00
reg ibuf_dualtag : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-07 20:07:56 +08:00
when _T_920 : @[Reg.scala 28:19]
2020-11-06 21:58:23 +08:00
ibuf_dualtag <= WrPtr0_r @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_921 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 273:127]
node _T_922 = bits(_T_921, 0, 0) @[el2_lsu_bus_buffer.scala 273:127]
node _T_923 = and(ibuf_wr_en, _T_922) @[el2_lsu_bus_buffer.scala 273:96]
2020-11-06 21:58:23 +08:00
reg ibuf_dual : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-07 20:07:56 +08:00
when _T_923 : @[Reg.scala 28:19]
2020-11-06 21:58:23 +08:00
ibuf_dual <= io.ldst_dual_r @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_924 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 274:128]
node _T_925 = bits(_T_924, 0, 0) @[el2_lsu_bus_buffer.scala 274:128]
node _T_926 = and(ibuf_wr_en, _T_925) @[el2_lsu_bus_buffer.scala 274:97]
2020-11-06 21:58:23 +08:00
reg ibuf_samedw : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-07 20:07:56 +08:00
when _T_926 : @[Reg.scala 28:19]
2020-11-06 21:58:23 +08:00
ibuf_samedw <= ldst_samedw_r @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_927 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 275:135]
node _T_928 = bits(_T_927, 0, 0) @[el2_lsu_bus_buffer.scala 275:135]
node _T_929 = and(ibuf_wr_en, _T_928) @[el2_lsu_bus_buffer.scala 275:104]
2020-11-06 21:58:23 +08:00
reg ibuf_nomerge : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-07 20:07:56 +08:00
when _T_929 : @[Reg.scala 28:19]
2020-11-06 21:58:23 +08:00
ibuf_nomerge <= io.no_dword_merge_r @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_930 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 276:135]
node _T_931 = bits(_T_930, 0, 0) @[el2_lsu_bus_buffer.scala 276:135]
node _T_932 = and(ibuf_wr_en, _T_931) @[el2_lsu_bus_buffer.scala 276:104]
reg _T_933 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_932 : @[Reg.scala 28:19]
_T_933 <= io.is_sideeffects_r @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
ibuf_sideeffect <= _T_933 @[el2_lsu_bus_buffer.scala 276:19]
node _T_934 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 277:134]
node _T_935 = bits(_T_934, 0, 0) @[el2_lsu_bus_buffer.scala 277:134]
node _T_936 = and(ibuf_wr_en, _T_935) @[el2_lsu_bus_buffer.scala 277:103]
2020-11-06 21:58:23 +08:00
reg ibuf_unsign : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-07 20:07:56 +08:00
when _T_936 : @[Reg.scala 28:19]
2020-11-06 21:58:23 +08:00
ibuf_unsign <= io.lsu_pkt_r.unsign @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
reg _T_937 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when ibuf_wr_en : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_937 <= io.lsu_pkt_r.store @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
ibuf_write <= _T_937 @[el2_lsu_bus_buffer.scala 278:14]
2020-11-06 21:58:23 +08:00
reg ibuf_sz : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when ibuf_wr_en : @[Reg.scala 28:19]
ibuf_sz <= ibuf_sz_in @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
inst rvclkhdr of rvclkhdr @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr.clock <= clock
rvclkhdr.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr.io.en <= ibuf_wr_en @[el2_lib.scala 488:17]
rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
reg _T_938 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_938 <= ibuf_addr_in @[el2_lib.scala 491:16]
ibuf_addr <= _T_938 @[el2_lsu_bus_buffer.scala 280:13]
reg _T_939 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when ibuf_wr_en : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_939 <= ibuf_byteen_in @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
ibuf_byteen <= _T_939 @[el2_lsu_bus_buffer.scala 281:15]
inst rvclkhdr_1 of rvclkhdr_1 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_1.clock <= clock
rvclkhdr_1.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_1.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_1.io.en <= ibuf_wr_en @[el2_lib.scala 488:17]
rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
reg _T_940 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_940 <= ibuf_data_in @[el2_lib.scala 491:16]
ibuf_data <= _T_940 @[el2_lsu_bus_buffer.scala 282:13]
reg _T_941 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 283:59]
_T_941 <= ibuf_timer_in @[el2_lsu_bus_buffer.scala 283:59]
ibuf_timer <= _T_941 @[el2_lsu_bus_buffer.scala 283:14]
2020-11-06 21:58:23 +08:00
wire buf_numvld_wrcmd_any : UInt<4>
buf_numvld_wrcmd_any <= UInt<1>("h00")
wire buf_numvld_cmd_any : UInt<4>
buf_numvld_cmd_any <= UInt<1>("h00")
wire obuf_wr_timer : UInt<3>
obuf_wr_timer <= UInt<1>("h00")
wire buf_nomerge : UInt<1>[4] @[el2_lsu_bus_buffer.scala 287:25]
buf_nomerge[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 288:15]
buf_nomerge[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 288:15]
buf_nomerge[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 288:15]
buf_nomerge[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 288:15]
wire Cmdptr0 : UInt<2>
Cmdptr0 <= UInt<1>("h00")
wire buf_sideeffect : UInt<4>
buf_sideeffect <= UInt<1>("h00")
wire obuf_force_wr_en : UInt<1>
obuf_force_wr_en <= UInt<1>("h00")
wire obuf_wr_en : UInt<1>
obuf_wr_en <= UInt<1>("h00")
2020-11-07 20:07:56 +08:00
node _T_942 = eq(buf_numvld_wrcmd_any, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 293:43]
node _T_943 = eq(buf_numvld_cmd_any, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 293:72]
node _T_944 = and(_T_942, _T_943) @[el2_lsu_bus_buffer.scala 293:51]
node _T_945 = neq(obuf_wr_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 293:97]
node _T_946 = and(_T_944, _T_945) @[el2_lsu_bus_buffer.scala 293:80]
node _T_947 = eq(bus_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 294:5]
node _T_948 = and(_T_946, _T_947) @[el2_lsu_bus_buffer.scala 293:114]
node _T_949 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 294:114]
node _T_950 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 294:114]
node _T_951 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 294:114]
node _T_952 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 294:114]
node _T_953 = mux(_T_949, buf_nomerge[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_954 = mux(_T_950, buf_nomerge[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_955 = mux(_T_951, buf_nomerge[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_956 = mux(_T_952, buf_nomerge[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_957 = or(_T_953, _T_954) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_958 = or(_T_957, _T_955) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_959 = or(_T_958, _T_956) @[Mux.scala 27:72]
wire _T_960 : UInt<1> @[Mux.scala 27:72]
_T_960 <= _T_959 @[Mux.scala 27:72]
node _T_961 = eq(_T_960, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 294:31]
node _T_962 = and(_T_948, _T_961) @[el2_lsu_bus_buffer.scala 294:29]
node _T_963 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 295:88]
node _T_964 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 295:111]
node _T_965 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 295:88]
node _T_966 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 295:111]
node _T_967 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 295:88]
node _T_968 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 295:111]
node _T_969 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 295:88]
node _T_970 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 295:111]
node _T_971 = mux(_T_963, _T_964, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_972 = mux(_T_965, _T_966, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_973 = mux(_T_967, _T_968, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_974 = mux(_T_969, _T_970, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_975 = or(_T_971, _T_972) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_976 = or(_T_975, _T_973) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_977 = or(_T_976, _T_974) @[Mux.scala 27:72]
wire _T_978 : UInt<1> @[Mux.scala 27:72]
_T_978 <= _T_977 @[Mux.scala 27:72]
node _T_979 = eq(_T_978, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 295:5]
node _T_980 = and(_T_962, _T_979) @[el2_lsu_bus_buffer.scala 294:140]
node _T_981 = eq(obuf_force_wr_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 295:119]
node obuf_wr_wait = and(_T_980, _T_981) @[el2_lsu_bus_buffer.scala 295:117]
node _T_982 = orr(buf_numvld_cmd_any) @[el2_lsu_bus_buffer.scala 296:75]
node _T_983 = lt(obuf_wr_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 296:95]
node _T_984 = and(_T_982, _T_983) @[el2_lsu_bus_buffer.scala 296:79]
node _T_985 = add(obuf_wr_timer, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 296:121]
node _T_986 = tail(_T_985, 1) @[el2_lsu_bus_buffer.scala 296:121]
node _T_987 = mux(_T_984, _T_986, obuf_wr_timer) @[el2_lsu_bus_buffer.scala 296:55]
node obuf_wr_timer_in = mux(obuf_wr_en, UInt<3>("h00"), _T_987) @[el2_lsu_bus_buffer.scala 296:29]
node _T_988 = eq(io.lsu_busreq_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 297:41]
node _T_989 = and(io.lsu_busreq_m, _T_988) @[el2_lsu_bus_buffer.scala 297:39]
node _T_990 = eq(ibuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 297:60]
node _T_991 = and(_T_989, _T_990) @[el2_lsu_bus_buffer.scala 297:58]
node _T_992 = eq(buf_numvld_cmd_any, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 297:93]
node _T_993 = and(_T_991, _T_992) @[el2_lsu_bus_buffer.scala 297:72]
node _T_994 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 297:117]
node _T_995 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 297:208]
node _T_996 = bits(buf_addr[0], 31, 2) @[el2_lsu_bus_buffer.scala 297:228]
node _T_997 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 297:208]
node _T_998 = bits(buf_addr[1], 31, 2) @[el2_lsu_bus_buffer.scala 297:228]
node _T_999 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 297:208]
node _T_1000 = bits(buf_addr[2], 31, 2) @[el2_lsu_bus_buffer.scala 297:228]
node _T_1001 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 297:208]
node _T_1002 = bits(buf_addr[3], 31, 2) @[el2_lsu_bus_buffer.scala 297:228]
node _T_1003 = mux(_T_995, _T_996, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1004 = mux(_T_997, _T_998, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1005 = mux(_T_999, _T_1000, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1006 = mux(_T_1001, _T_1002, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1007 = or(_T_1003, _T_1004) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1008 = or(_T_1007, _T_1005) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1009 = or(_T_1008, _T_1006) @[Mux.scala 27:72]
wire _T_1010 : UInt<30> @[Mux.scala 27:72]
_T_1010 <= _T_1009 @[Mux.scala 27:72]
node _T_1011 = neq(_T_994, _T_1010) @[el2_lsu_bus_buffer.scala 297:123]
node _T_1012 = and(_T_993, _T_1011) @[el2_lsu_bus_buffer.scala 297:101]
obuf_force_wr_en <= _T_1012 @[el2_lsu_bus_buffer.scala 297:20]
2020-11-06 21:58:23 +08:00
wire buf_numvld_pend_any : UInt<4>
buf_numvld_pend_any <= UInt<1>("h00")
2020-11-07 20:07:56 +08:00
node _T_1013 = eq(buf_numvld_pend_any, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 299:53]
node _T_1014 = and(ibuf_byp, _T_1013) @[el2_lsu_bus_buffer.scala 299:31]
node _T_1015 = eq(io.lsu_pkt_r.store, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 299:64]
node _T_1016 = or(_T_1015, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 299:84]
node ibuf_buf_byp = and(_T_1014, _T_1016) @[el2_lsu_bus_buffer.scala 299:61]
2020-11-06 21:58:23 +08:00
wire bus_sideeffect_pend : UInt<1>
bus_sideeffect_pend <= UInt<1>("h00")
wire found_cmdptr0 : UInt<1>
found_cmdptr0 <= UInt<1>("h00")
wire buf_cmd_state_bus_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 302:34]
buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 303:24]
buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 303:24]
buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 303:24]
buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 303:24]
wire buf_dual : UInt<1>[4] @[el2_lsu_bus_buffer.scala 304:22]
buf_dual[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 305:12]
buf_dual[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 305:12]
buf_dual[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 305:12]
buf_dual[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 305:12]
wire buf_samedw : UInt<1>[4] @[el2_lsu_bus_buffer.scala 306:24]
buf_samedw[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 307:14]
buf_samedw[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 307:14]
buf_samedw[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 307:14]
buf_samedw[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 307:14]
wire found_cmdptr1 : UInt<1>
found_cmdptr1 <= UInt<1>("h00")
wire bus_cmd_ready : UInt<1>
bus_cmd_ready <= UInt<1>("h00")
wire obuf_valid : UInt<1>
obuf_valid <= UInt<1>("h00")
wire obuf_nosend : UInt<1>
obuf_nosend <= UInt<1>("h00")
wire lsu_bus_cntr_overflow : UInt<1>
lsu_bus_cntr_overflow <= UInt<1>("h00")
wire bus_addr_match_pending : UInt<1>
bus_addr_match_pending <= UInt<1>("h00")
2020-11-07 20:07:56 +08:00
node _T_1017 = and(ibuf_buf_byp, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 314:32]
node _T_1018 = and(io.is_sideeffects_r, bus_sideeffect_pend) @[el2_lsu_bus_buffer.scala 314:74]
node _T_1019 = eq(_T_1018, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 314:52]
node _T_1020 = and(_T_1017, _T_1019) @[el2_lsu_bus_buffer.scala 314:50]
2020-11-06 21:58:23 +08:00
node _T_1021 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 315:89]
node _T_1022 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 315:89]
node _T_1023 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 315:89]
2020-11-07 20:07:56 +08:00
node _T_1024 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 315:89]
node _T_1025 = mux(_T_1021, buf_state[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1026 = mux(_T_1022, buf_state[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1027 = mux(_T_1023, buf_state[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1028 = mux(_T_1024, buf_state[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1029 = or(_T_1025, _T_1026) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1030 = or(_T_1029, _T_1027) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1031 = or(_T_1030, _T_1028) @[Mux.scala 27:72]
wire _T_1032 : UInt<3> @[Mux.scala 27:72]
_T_1032 <= _T_1031 @[Mux.scala 27:72]
node _T_1033 = eq(_T_1032, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 315:113]
node _T_1034 = and(_T_1033, found_cmdptr0) @[el2_lsu_bus_buffer.scala 315:124]
node _T_1035 = cat(buf_cmd_state_bus_en[3], buf_cmd_state_bus_en[2]) @[Cat.scala 29:58]
node _T_1036 = cat(_T_1035, buf_cmd_state_bus_en[1]) @[Cat.scala 29:58]
node _T_1037 = cat(_T_1036, buf_cmd_state_bus_en[0]) @[Cat.scala 29:58]
node _T_1038 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1039 = bits(_T_1037, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1040 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1041 = bits(_T_1037, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1042 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1043 = bits(_T_1037, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1044 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1045 = bits(_T_1037, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1046 = mux(_T_1038, _T_1039, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1047 = mux(_T_1040, _T_1041, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1048 = mux(_T_1042, _T_1043, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1049 = mux(_T_1044, _T_1045, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1050 = or(_T_1046, _T_1047) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1051 = or(_T_1050, _T_1048) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1052 = or(_T_1051, _T_1049) @[Mux.scala 27:72]
wire _T_1053 : UInt<1> @[Mux.scala 27:72]
_T_1053 <= _T_1052 @[Mux.scala 27:72]
node _T_1054 = eq(_T_1053, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 316:23]
node _T_1055 = and(_T_1034, _T_1054) @[el2_lsu_bus_buffer.scala 316:21]
node _T_1056 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1057 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1058 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1059 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1060 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1061 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1062 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1063 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1064 = mux(_T_1056, _T_1057, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1065 = mux(_T_1058, _T_1059, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1066 = mux(_T_1060, _T_1061, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1067 = mux(_T_1062, _T_1063, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1068 = or(_T_1064, _T_1065) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1069 = or(_T_1068, _T_1066) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1070 = or(_T_1069, _T_1067) @[Mux.scala 27:72]
wire _T_1071 : UInt<1> @[Mux.scala 27:72]
_T_1071 <= _T_1070 @[Mux.scala 27:72]
node _T_1072 = and(_T_1071, bus_sideeffect_pend) @[el2_lsu_bus_buffer.scala 316:141]
node _T_1073 = eq(_T_1072, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 316:105]
node _T_1074 = and(_T_1055, _T_1073) @[el2_lsu_bus_buffer.scala 316:103]
node _T_1075 = cat(buf_dual[3], buf_dual[2]) @[Cat.scala 29:58]
node _T_1076 = cat(_T_1075, buf_dual[1]) @[Cat.scala 29:58]
node _T_1077 = cat(_T_1076, buf_dual[0]) @[Cat.scala 29:58]
node _T_1078 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1079 = bits(_T_1077, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1080 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1081 = bits(_T_1077, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1082 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1083 = bits(_T_1077, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1084 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1085 = bits(_T_1077, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1086 = mux(_T_1078, _T_1079, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1087 = mux(_T_1080, _T_1081, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1088 = mux(_T_1082, _T_1083, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1089 = mux(_T_1084, _T_1085, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1090 = or(_T_1086, _T_1087) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1091 = or(_T_1090, _T_1088) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1092 = or(_T_1091, _T_1089) @[Mux.scala 27:72]
wire _T_1093 : UInt<1> @[Mux.scala 27:72]
_T_1093 <= _T_1092 @[Mux.scala 27:72]
node _T_1094 = cat(buf_samedw[3], buf_samedw[2]) @[Cat.scala 29:58]
node _T_1095 = cat(_T_1094, buf_samedw[1]) @[Cat.scala 29:58]
node _T_1096 = cat(_T_1095, buf_samedw[0]) @[Cat.scala 29:58]
node _T_1097 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1098 = bits(_T_1096, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1099 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1100 = bits(_T_1096, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1101 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1102 = bits(_T_1096, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1103 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1104 = bits(_T_1096, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1105 = mux(_T_1097, _T_1098, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1106 = mux(_T_1099, _T_1100, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1107 = mux(_T_1101, _T_1102, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1108 = mux(_T_1103, _T_1104, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1109 = or(_T_1105, _T_1106) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1110 = or(_T_1109, _T_1107) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1111 = or(_T_1110, _T_1108) @[Mux.scala 27:72]
wire _T_1112 : UInt<1> @[Mux.scala 27:72]
_T_1112 <= _T_1111 @[Mux.scala 27:72]
node _T_1113 = and(_T_1093, _T_1112) @[el2_lsu_bus_buffer.scala 317:77]
node _T_1114 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1115 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1116 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1117 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1118 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1119 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1120 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1121 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1122 = mux(_T_1114, _T_1115, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1123 = mux(_T_1116, _T_1117, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1124 = mux(_T_1118, _T_1119, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1125 = mux(_T_1120, _T_1121, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1126 = or(_T_1122, _T_1123) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1127 = or(_T_1126, _T_1124) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1128 = or(_T_1127, _T_1125) @[Mux.scala 27:72]
wire _T_1129 : UInt<1> @[Mux.scala 27:72]
_T_1129 <= _T_1128 @[Mux.scala 27:72]
node _T_1130 = eq(_T_1129, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 317:150]
node _T_1131 = and(_T_1113, _T_1130) @[el2_lsu_bus_buffer.scala 317:148]
node _T_1132 = eq(_T_1131, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 317:8]
node _T_1133 = or(_T_1132, found_cmdptr1) @[el2_lsu_bus_buffer.scala 317:181]
node _T_1134 = cat(buf_nomerge[3], buf_nomerge[2]) @[Cat.scala 29:58]
node _T_1135 = cat(_T_1134, buf_nomerge[1]) @[Cat.scala 29:58]
node _T_1136 = cat(_T_1135, buf_nomerge[0]) @[Cat.scala 29:58]
node _T_1137 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1138 = bits(_T_1136, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1139 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1140 = bits(_T_1136, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1141 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1142 = bits(_T_1136, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1143 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1144 = bits(_T_1136, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1145 = mux(_T_1137, _T_1138, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1146 = mux(_T_1139, _T_1140, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1147 = mux(_T_1141, _T_1142, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1148 = mux(_T_1143, _T_1144, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1149 = or(_T_1145, _T_1146) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1150 = or(_T_1149, _T_1147) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1151 = or(_T_1150, _T_1148) @[Mux.scala 27:72]
wire _T_1152 : UInt<1> @[Mux.scala 27:72]
_T_1152 <= _T_1151 @[Mux.scala 27:72]
node _T_1153 = or(_T_1133, _T_1152) @[el2_lsu_bus_buffer.scala 317:197]
node _T_1154 = or(_T_1153, obuf_force_wr_en) @[el2_lsu_bus_buffer.scala 317:269]
node _T_1155 = and(_T_1074, _T_1154) @[el2_lsu_bus_buffer.scala 316:164]
node _T_1156 = or(_T_1020, _T_1155) @[el2_lsu_bus_buffer.scala 314:98]
node _T_1157 = eq(obuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 318:48]
node _T_1158 = or(bus_cmd_ready, _T_1157) @[el2_lsu_bus_buffer.scala 318:46]
node _T_1159 = or(_T_1158, obuf_nosend) @[el2_lsu_bus_buffer.scala 318:60]
node _T_1160 = and(_T_1156, _T_1159) @[el2_lsu_bus_buffer.scala 318:29]
node _T_1161 = eq(obuf_wr_wait, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 318:77]
node _T_1162 = and(_T_1160, _T_1161) @[el2_lsu_bus_buffer.scala 318:75]
node _T_1163 = eq(lsu_bus_cntr_overflow, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 318:93]
node _T_1164 = and(_T_1162, _T_1163) @[el2_lsu_bus_buffer.scala 318:91]
node _T_1165 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 318:118]
node _T_1166 = and(_T_1164, _T_1165) @[el2_lsu_bus_buffer.scala 318:116]
node _T_1167 = and(_T_1166, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 318:142]
obuf_wr_en <= _T_1167 @[el2_lsu_bus_buffer.scala 314:14]
2020-11-06 21:58:23 +08:00
wire bus_cmd_sent : UInt<1>
bus_cmd_sent <= UInt<1>("h00")
2020-11-07 20:07:56 +08:00
node _T_1168 = and(obuf_valid, obuf_nosend) @[el2_lsu_bus_buffer.scala 320:47]
node _T_1169 = or(bus_cmd_sent, _T_1168) @[el2_lsu_bus_buffer.scala 320:33]
node _T_1170 = eq(obuf_wr_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 320:65]
node _T_1171 = and(_T_1169, _T_1170) @[el2_lsu_bus_buffer.scala 320:63]
node _T_1172 = and(_T_1171, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 320:77]
node obuf_rst = or(_T_1172, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 320:98]
node _T_1173 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1174 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1175 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1176 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1177 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1178 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1179 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1180 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1181 = mux(_T_1173, _T_1174, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1182 = mux(_T_1175, _T_1176, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1183 = mux(_T_1177, _T_1178, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1184 = mux(_T_1179, _T_1180, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1185 = or(_T_1181, _T_1182) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1186 = or(_T_1185, _T_1183) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1187 = or(_T_1186, _T_1184) @[Mux.scala 27:72]
wire _T_1188 : UInt<1> @[Mux.scala 27:72]
_T_1188 <= _T_1187 @[Mux.scala 27:72]
node obuf_write_in = mux(ibuf_buf_byp, io.lsu_pkt_r.store, _T_1188) @[el2_lsu_bus_buffer.scala 321:26]
node _T_1189 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1190 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1191 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1192 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1193 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1194 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1195 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1196 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1197 = mux(_T_1189, _T_1190, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1198 = mux(_T_1191, _T_1192, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1199 = mux(_T_1193, _T_1194, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1200 = mux(_T_1195, _T_1196, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1201 = or(_T_1197, _T_1198) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1202 = or(_T_1201, _T_1199) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1203 = or(_T_1202, _T_1200) @[Mux.scala 27:72]
wire _T_1204 : UInt<1> @[Mux.scala 27:72]
_T_1204 <= _T_1203 @[Mux.scala 27:72]
node obuf_sideeffect_in = mux(ibuf_buf_byp, io.is_sideeffects_r, _T_1204) @[el2_lsu_bus_buffer.scala 322:31]
node _T_1205 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1206 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1207 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1208 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1209 = mux(_T_1205, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1210 = mux(_T_1206, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1211 = mux(_T_1207, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1212 = mux(_T_1208, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1213 = or(_T_1209, _T_1210) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1214 = or(_T_1213, _T_1211) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1215 = or(_T_1214, _T_1212) @[Mux.scala 27:72]
wire _T_1216 : UInt<32> @[Mux.scala 27:72]
_T_1216 <= _T_1215 @[Mux.scala 27:72]
node obuf_addr_in = mux(ibuf_buf_byp, io.lsu_addr_r, _T_1216) @[el2_lsu_bus_buffer.scala 323:25]
2020-11-06 21:58:23 +08:00
wire buf_sz : UInt<2>[4] @[el2_lsu_bus_buffer.scala 324:20]
buf_sz[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 325:10]
buf_sz[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 325:10]
buf_sz[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 325:10]
buf_sz[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 325:10]
2020-11-07 20:07:56 +08:00
node _T_1217 = cat(io.lsu_pkt_r.word, io.lsu_pkt_r.half) @[Cat.scala 29:58]
node _T_1218 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1219 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1220 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1221 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1222 = mux(_T_1218, buf_sz[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1223 = mux(_T_1219, buf_sz[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1224 = mux(_T_1220, buf_sz[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1225 = mux(_T_1221, buf_sz[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1226 = or(_T_1222, _T_1223) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1227 = or(_T_1226, _T_1224) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1228 = or(_T_1227, _T_1225) @[Mux.scala 27:72]
wire _T_1229 : UInt<2> @[Mux.scala 27:72]
_T_1229 <= _T_1228 @[Mux.scala 27:72]
node obuf_sz_in = mux(ibuf_buf_byp, _T_1217, _T_1229) @[el2_lsu_bus_buffer.scala 326:23]
2020-11-06 21:58:23 +08:00
wire obuf_merge_en : UInt<1>
obuf_merge_en <= UInt<1>("h00")
node obuf_tag0_in = mux(ibuf_buf_byp, WrPtr0_r, Cmdptr0) @[el2_lsu_bus_buffer.scala 329:25]
wire Cmdptr1 : UInt<2>
Cmdptr1 <= UInt<1>("h00")
node obuf_tag1_in = mux(ibuf_buf_byp, WrPtr1_r, Cmdptr1) @[el2_lsu_bus_buffer.scala 331:25]
wire obuf_cmd_done : UInt<1>
obuf_cmd_done <= UInt<1>("h00")
wire bus_wcmd_sent : UInt<1>
bus_wcmd_sent <= UInt<1>("h00")
2020-11-07 20:07:56 +08:00
node _T_1230 = or(obuf_wr_en, obuf_rst) @[el2_lsu_bus_buffer.scala 334:39]
node _T_1231 = eq(_T_1230, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 334:26]
node _T_1232 = or(obuf_cmd_done, bus_wcmd_sent) @[el2_lsu_bus_buffer.scala 334:68]
node obuf_cmd_done_in = and(_T_1231, _T_1232) @[el2_lsu_bus_buffer.scala 334:51]
2020-11-06 21:58:23 +08:00
wire obuf_data_done : UInt<1>
obuf_data_done <= UInt<1>("h00")
wire bus_wdata_sent : UInt<1>
bus_wdata_sent <= UInt<1>("h00")
2020-11-07 20:07:56 +08:00
node _T_1233 = or(obuf_wr_en, obuf_rst) @[el2_lsu_bus_buffer.scala 337:40]
node _T_1234 = eq(_T_1233, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 337:27]
node _T_1235 = or(obuf_data_done, bus_wdata_sent) @[el2_lsu_bus_buffer.scala 337:70]
node obuf_data_done_in = and(_T_1234, _T_1235) @[el2_lsu_bus_buffer.scala 337:52]
node _T_1236 = bits(obuf_sz_in, 1, 0) @[el2_lsu_bus_buffer.scala 338:67]
node _T_1237 = eq(_T_1236, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 338:72]
node _T_1238 = bits(obuf_sz_in, 0, 0) @[el2_lsu_bus_buffer.scala 338:92]
node _T_1239 = bits(obuf_addr_in, 0, 0) @[el2_lsu_bus_buffer.scala 338:111]
node _T_1240 = eq(_T_1239, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 338:98]
node _T_1241 = and(_T_1238, _T_1240) @[el2_lsu_bus_buffer.scala 338:96]
node _T_1242 = or(_T_1237, _T_1241) @[el2_lsu_bus_buffer.scala 338:79]
node _T_1243 = bits(obuf_sz_in, 1, 1) @[el2_lsu_bus_buffer.scala 338:129]
node _T_1244 = bits(obuf_addr_in, 1, 0) @[el2_lsu_bus_buffer.scala 338:147]
node _T_1245 = orr(_T_1244) @[el2_lsu_bus_buffer.scala 338:153]
node _T_1246 = eq(_T_1245, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 338:134]
node _T_1247 = and(_T_1243, _T_1246) @[el2_lsu_bus_buffer.scala 338:132]
node _T_1248 = or(_T_1242, _T_1247) @[el2_lsu_bus_buffer.scala 338:116]
node obuf_aligned_in = mux(ibuf_buf_byp, is_aligned_r, _T_1248) @[el2_lsu_bus_buffer.scala 338:28]
2020-11-06 21:58:23 +08:00
wire obuf_nosend_in : UInt<1>
obuf_nosend_in <= UInt<1>("h00")
wire obuf_rdrsp_pend : UInt<1>
obuf_rdrsp_pend <= UInt<1>("h00")
wire bus_rsp_read : UInt<1>
bus_rsp_read <= UInt<1>("h00")
wire bus_rsp_read_tag : UInt<3>
bus_rsp_read_tag <= UInt<1>("h00")
wire obuf_rdrsp_tag : UInt<3>
obuf_rdrsp_tag <= UInt<1>("h00")
wire obuf_write : UInt<1>
obuf_write <= UInt<1>("h00")
2020-11-07 20:07:56 +08:00
node _T_1249 = eq(obuf_nosend_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 346:44]
node _T_1250 = and(obuf_wr_en, _T_1249) @[el2_lsu_bus_buffer.scala 346:42]
node _T_1251 = eq(_T_1250, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 346:29]
node _T_1252 = and(_T_1251, obuf_rdrsp_pend) @[el2_lsu_bus_buffer.scala 346:61]
node _T_1253 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 346:116]
node _T_1254 = and(bus_rsp_read, _T_1253) @[el2_lsu_bus_buffer.scala 346:96]
node _T_1255 = eq(_T_1254, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 346:81]
node _T_1256 = and(_T_1252, _T_1255) @[el2_lsu_bus_buffer.scala 346:79]
node _T_1257 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 347:22]
node _T_1258 = and(bus_cmd_sent, _T_1257) @[el2_lsu_bus_buffer.scala 347:20]
node _T_1259 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 347:37]
node _T_1260 = and(_T_1258, _T_1259) @[el2_lsu_bus_buffer.scala 347:35]
node obuf_rdrsp_pend_in = or(_T_1256, _T_1260) @[el2_lsu_bus_buffer.scala 346:138]
2020-11-06 21:58:23 +08:00
wire obuf_tag0 : UInt<3>
obuf_tag0 <= UInt<1>("h00")
2020-11-07 20:07:56 +08:00
node _T_1261 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 349:46]
node _T_1262 = or(bus_cmd_sent, _T_1261) @[el2_lsu_bus_buffer.scala 349:44]
node obuf_rdrsp_tag_in = mux(_T_1262, obuf_tag0, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 349:30]
2020-11-06 21:58:23 +08:00
wire obuf_addr : UInt<32>
obuf_addr <= UInt<1>("h00")
wire obuf_sideeffect : UInt<1>
obuf_sideeffect <= UInt<1>("h00")
2020-11-07 20:07:56 +08:00
node _T_1263 = bits(obuf_addr_in, 31, 3) @[el2_lsu_bus_buffer.scala 352:34]
node _T_1264 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 352:52]
node _T_1265 = eq(_T_1263, _T_1264) @[el2_lsu_bus_buffer.scala 352:40]
node _T_1266 = and(_T_1265, obuf_aligned_in) @[el2_lsu_bus_buffer.scala 352:60]
node _T_1267 = eq(obuf_sideeffect, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 352:80]
node _T_1268 = and(_T_1266, _T_1267) @[el2_lsu_bus_buffer.scala 352:78]
node _T_1269 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 352:99]
node _T_1270 = and(_T_1268, _T_1269) @[el2_lsu_bus_buffer.scala 352:97]
node _T_1271 = eq(obuf_write_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 352:113]
node _T_1272 = and(_T_1270, _T_1271) @[el2_lsu_bus_buffer.scala 352:111]
node _T_1273 = eq(io.dec_tlu_external_ldfwd_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 352:130]
node _T_1274 = and(_T_1272, _T_1273) @[el2_lsu_bus_buffer.scala 352:128]
node _T_1275 = eq(obuf_nosend, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 353:20]
node _T_1276 = and(obuf_valid, _T_1275) @[el2_lsu_bus_buffer.scala 353:18]
node _T_1277 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 353:90]
node _T_1278 = and(bus_rsp_read, _T_1277) @[el2_lsu_bus_buffer.scala 353:70]
node _T_1279 = eq(_T_1278, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 353:55]
node _T_1280 = and(obuf_rdrsp_pend, _T_1279) @[el2_lsu_bus_buffer.scala 353:53]
node _T_1281 = or(_T_1276, _T_1280) @[el2_lsu_bus_buffer.scala 353:34]
node _T_1282 = and(_T_1274, _T_1281) @[el2_lsu_bus_buffer.scala 352:165]
obuf_nosend_in <= _T_1282 @[el2_lsu_bus_buffer.scala 352:18]
node _T_1283 = bits(io.lsu_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 354:60]
node _T_1284 = cat(ldst_byteen_lo_r, UInt<4>("h00")) @[Cat.scala 29:58]
node _T_1285 = cat(UInt<4>("h00"), ldst_byteen_lo_r) @[Cat.scala 29:58]
node _T_1286 = mux(_T_1283, _T_1284, _T_1285) @[el2_lsu_bus_buffer.scala 354:46]
node _T_1287 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1288 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1289 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1290 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1291 = mux(_T_1287, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1292 = mux(_T_1288, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1293 = mux(_T_1289, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1294 = mux(_T_1290, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1295 = or(_T_1291, _T_1292) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1296 = or(_T_1295, _T_1293) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1297 = or(_T_1296, _T_1294) @[Mux.scala 27:72]
wire _T_1298 : UInt<32> @[Mux.scala 27:72]
_T_1298 <= _T_1297 @[Mux.scala 27:72]
node _T_1299 = bits(_T_1298, 2, 2) @[el2_lsu_bus_buffer.scala 355:36]
node _T_1300 = bits(_T_1299, 0, 0) @[el2_lsu_bus_buffer.scala 355:46]
node _T_1301 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1302 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1303 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1304 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1305 = mux(_T_1301, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1306 = mux(_T_1302, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1307 = mux(_T_1303, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1308 = mux(_T_1304, buf_byteen[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1309 = or(_T_1305, _T_1306) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1310 = or(_T_1309, _T_1307) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1311 = or(_T_1310, _T_1308) @[Mux.scala 27:72]
wire _T_1312 : UInt<4> @[Mux.scala 27:72]
_T_1312 <= _T_1311 @[Mux.scala 27:72]
node _T_1313 = cat(_T_1312, UInt<4>("h00")) @[Cat.scala 29:58]
node _T_1314 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1315 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1316 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1317 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1318 = mux(_T_1314, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1319 = mux(_T_1315, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1320 = mux(_T_1316, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1321 = mux(_T_1317, buf_byteen[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1322 = or(_T_1318, _T_1319) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1323 = or(_T_1322, _T_1320) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1324 = or(_T_1323, _T_1321) @[Mux.scala 27:72]
wire _T_1325 : UInt<4> @[Mux.scala 27:72]
_T_1325 <= _T_1324 @[Mux.scala 27:72]
node _T_1326 = cat(UInt<4>("h00"), _T_1325) @[Cat.scala 29:58]
node _T_1327 = mux(_T_1300, _T_1313, _T_1326) @[el2_lsu_bus_buffer.scala 355:8]
node obuf_byteen0_in = mux(ibuf_buf_byp, _T_1286, _T_1327) @[el2_lsu_bus_buffer.scala 354:28]
node _T_1328 = bits(io.end_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 356:60]
node _T_1329 = cat(ldst_byteen_hi_r, UInt<4>("h00")) @[Cat.scala 29:58]
node _T_1330 = cat(UInt<4>("h00"), ldst_byteen_hi_r) @[Cat.scala 29:58]
node _T_1331 = mux(_T_1328, _T_1329, _T_1330) @[el2_lsu_bus_buffer.scala 356:46]
node _T_1332 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1333 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1334 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1335 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1336 = mux(_T_1332, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1337 = mux(_T_1333, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1338 = mux(_T_1334, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1339 = mux(_T_1335, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1340 = or(_T_1336, _T_1337) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1341 = or(_T_1340, _T_1338) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1342 = or(_T_1341, _T_1339) @[Mux.scala 27:72]
wire _T_1343 : UInt<32> @[Mux.scala 27:72]
_T_1343 <= _T_1342 @[Mux.scala 27:72]
node _T_1344 = bits(_T_1343, 2, 2) @[el2_lsu_bus_buffer.scala 357:36]
node _T_1345 = bits(_T_1344, 0, 0) @[el2_lsu_bus_buffer.scala 357:46]
node _T_1346 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1347 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1348 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1349 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1350 = mux(_T_1346, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1351 = mux(_T_1347, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1352 = mux(_T_1348, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1353 = mux(_T_1349, buf_byteen[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1354 = or(_T_1350, _T_1351) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1355 = or(_T_1354, _T_1352) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1356 = or(_T_1355, _T_1353) @[Mux.scala 27:72]
wire _T_1357 : UInt<4> @[Mux.scala 27:72]
_T_1357 <= _T_1356 @[Mux.scala 27:72]
node _T_1358 = cat(_T_1357, UInt<4>("h00")) @[Cat.scala 29:58]
node _T_1359 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1360 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1361 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1362 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1363 = mux(_T_1359, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1364 = mux(_T_1360, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1365 = mux(_T_1361, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1366 = mux(_T_1362, buf_byteen[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1367 = or(_T_1363, _T_1364) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1368 = or(_T_1367, _T_1365) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1369 = or(_T_1368, _T_1366) @[Mux.scala 27:72]
wire _T_1370 : UInt<4> @[Mux.scala 27:72]
_T_1370 <= _T_1369 @[Mux.scala 27:72]
node _T_1371 = cat(UInt<4>("h00"), _T_1370) @[Cat.scala 29:58]
node _T_1372 = mux(_T_1345, _T_1358, _T_1371) @[el2_lsu_bus_buffer.scala 357:8]
node obuf_byteen1_in = mux(ibuf_buf_byp, _T_1331, _T_1372) @[el2_lsu_bus_buffer.scala 356:28]
node _T_1373 = bits(io.lsu_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 359:58]
node _T_1374 = cat(store_data_lo_r, UInt<32>("h00")) @[Cat.scala 29:58]
node _T_1375 = cat(UInt<32>("h00"), store_data_lo_r) @[Cat.scala 29:58]
node _T_1376 = mux(_T_1373, _T_1374, _T_1375) @[el2_lsu_bus_buffer.scala 359:44]
node _T_1377 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1378 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1379 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1380 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1381 = mux(_T_1377, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1382 = mux(_T_1378, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1383 = mux(_T_1379, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1384 = mux(_T_1380, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1385 = or(_T_1381, _T_1382) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1386 = or(_T_1385, _T_1383) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1387 = or(_T_1386, _T_1384) @[Mux.scala 27:72]
wire _T_1388 : UInt<32> @[Mux.scala 27:72]
_T_1388 <= _T_1387 @[Mux.scala 27:72]
node _T_1389 = bits(_T_1388, 2, 2) @[el2_lsu_bus_buffer.scala 360:36]
node _T_1390 = bits(_T_1389, 0, 0) @[el2_lsu_bus_buffer.scala 360:46]
node _T_1391 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1392 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1393 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1394 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1395 = mux(_T_1391, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1396 = mux(_T_1392, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1397 = mux(_T_1393, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1398 = mux(_T_1394, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1399 = or(_T_1395, _T_1396) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1400 = or(_T_1399, _T_1397) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1401 = or(_T_1400, _T_1398) @[Mux.scala 27:72]
wire _T_1402 : UInt<32> @[Mux.scala 27:72]
_T_1402 <= _T_1401 @[Mux.scala 27:72]
node _T_1403 = cat(_T_1402, UInt<32>("h00")) @[Cat.scala 29:58]
node _T_1404 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1405 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1406 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1407 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1408 = mux(_T_1404, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1409 = mux(_T_1405, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1410 = mux(_T_1406, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1411 = mux(_T_1407, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1412 = or(_T_1408, _T_1409) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1413 = or(_T_1412, _T_1410) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1414 = or(_T_1413, _T_1411) @[Mux.scala 27:72]
wire _T_1415 : UInt<32> @[Mux.scala 27:72]
_T_1415 <= _T_1414 @[Mux.scala 27:72]
node _T_1416 = cat(UInt<32>("h00"), _T_1415) @[Cat.scala 29:58]
node _T_1417 = mux(_T_1390, _T_1403, _T_1416) @[el2_lsu_bus_buffer.scala 360:8]
node obuf_data0_in = mux(ibuf_buf_byp, _T_1376, _T_1417) @[el2_lsu_bus_buffer.scala 359:26]
node _T_1418 = bits(io.lsu_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 361:58]
node _T_1419 = cat(store_data_hi_r, UInt<32>("h00")) @[Cat.scala 29:58]
node _T_1420 = cat(UInt<32>("h00"), store_data_hi_r) @[Cat.scala 29:58]
node _T_1421 = mux(_T_1418, _T_1419, _T_1420) @[el2_lsu_bus_buffer.scala 361:44]
node _T_1422 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1423 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1424 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1425 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1426 = mux(_T_1422, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1427 = mux(_T_1423, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1428 = mux(_T_1424, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1429 = mux(_T_1425, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1430 = or(_T_1426, _T_1427) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1431 = or(_T_1430, _T_1428) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1432 = or(_T_1431, _T_1429) @[Mux.scala 27:72]
wire _T_1433 : UInt<32> @[Mux.scala 27:72]
_T_1433 <= _T_1432 @[Mux.scala 27:72]
node _T_1434 = bits(_T_1433, 2, 2) @[el2_lsu_bus_buffer.scala 362:36]
node _T_1435 = bits(_T_1434, 0, 0) @[el2_lsu_bus_buffer.scala 362:46]
node _T_1436 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1437 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1438 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1439 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1440 = mux(_T_1436, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1441 = mux(_T_1437, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1442 = mux(_T_1438, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1443 = mux(_T_1439, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1444 = or(_T_1440, _T_1441) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1445 = or(_T_1444, _T_1442) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1446 = or(_T_1445, _T_1443) @[Mux.scala 27:72]
wire _T_1447 : UInt<32> @[Mux.scala 27:72]
_T_1447 <= _T_1446 @[Mux.scala 27:72]
node _T_1448 = cat(_T_1447, UInt<32>("h00")) @[Cat.scala 29:58]
node _T_1449 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1450 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1451 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1452 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1453 = mux(_T_1449, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1454 = mux(_T_1450, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1455 = mux(_T_1451, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1456 = mux(_T_1452, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1457 = or(_T_1453, _T_1454) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1458 = or(_T_1457, _T_1455) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1459 = or(_T_1458, _T_1456) @[Mux.scala 27:72]
wire _T_1460 : UInt<32> @[Mux.scala 27:72]
_T_1460 <= _T_1459 @[Mux.scala 27:72]
node _T_1461 = cat(UInt<32>("h00"), _T_1460) @[Cat.scala 29:58]
node _T_1462 = mux(_T_1435, _T_1448, _T_1461) @[el2_lsu_bus_buffer.scala 362:8]
node obuf_data1_in = mux(ibuf_buf_byp, _T_1421, _T_1462) @[el2_lsu_bus_buffer.scala 361:26]
node _T_1463 = bits(obuf_byteen0_in, 0, 0) @[el2_lsu_bus_buffer.scala 363:59]
node _T_1464 = bits(obuf_byteen1_in, 0, 0) @[el2_lsu_bus_buffer.scala 363:97]
node _T_1465 = and(obuf_merge_en, _T_1464) @[el2_lsu_bus_buffer.scala 363:80]
node _T_1466 = or(_T_1463, _T_1465) @[el2_lsu_bus_buffer.scala 363:63]
node _T_1467 = bits(obuf_byteen0_in, 1, 1) @[el2_lsu_bus_buffer.scala 363:59]
node _T_1468 = bits(obuf_byteen1_in, 1, 1) @[el2_lsu_bus_buffer.scala 363:97]
node _T_1469 = and(obuf_merge_en, _T_1468) @[el2_lsu_bus_buffer.scala 363:80]
node _T_1470 = or(_T_1467, _T_1469) @[el2_lsu_bus_buffer.scala 363:63]
node _T_1471 = bits(obuf_byteen0_in, 2, 2) @[el2_lsu_bus_buffer.scala 363:59]
node _T_1472 = bits(obuf_byteen1_in, 2, 2) @[el2_lsu_bus_buffer.scala 363:97]
node _T_1473 = and(obuf_merge_en, _T_1472) @[el2_lsu_bus_buffer.scala 363:80]
node _T_1474 = or(_T_1471, _T_1473) @[el2_lsu_bus_buffer.scala 363:63]
node _T_1475 = bits(obuf_byteen0_in, 3, 3) @[el2_lsu_bus_buffer.scala 363:59]
node _T_1476 = bits(obuf_byteen1_in, 3, 3) @[el2_lsu_bus_buffer.scala 363:97]
node _T_1477 = and(obuf_merge_en, _T_1476) @[el2_lsu_bus_buffer.scala 363:80]
node _T_1478 = or(_T_1475, _T_1477) @[el2_lsu_bus_buffer.scala 363:63]
node _T_1479 = bits(obuf_byteen0_in, 4, 4) @[el2_lsu_bus_buffer.scala 363:59]
node _T_1480 = bits(obuf_byteen1_in, 4, 4) @[el2_lsu_bus_buffer.scala 363:97]
node _T_1481 = and(obuf_merge_en, _T_1480) @[el2_lsu_bus_buffer.scala 363:80]
node _T_1482 = or(_T_1479, _T_1481) @[el2_lsu_bus_buffer.scala 363:63]
node _T_1483 = bits(obuf_byteen0_in, 5, 5) @[el2_lsu_bus_buffer.scala 363:59]
node _T_1484 = bits(obuf_byteen1_in, 5, 5) @[el2_lsu_bus_buffer.scala 363:97]
node _T_1485 = and(obuf_merge_en, _T_1484) @[el2_lsu_bus_buffer.scala 363:80]
node _T_1486 = or(_T_1483, _T_1485) @[el2_lsu_bus_buffer.scala 363:63]
node _T_1487 = bits(obuf_byteen0_in, 6, 6) @[el2_lsu_bus_buffer.scala 363:59]
node _T_1488 = bits(obuf_byteen1_in, 6, 6) @[el2_lsu_bus_buffer.scala 363:97]
node _T_1489 = and(obuf_merge_en, _T_1488) @[el2_lsu_bus_buffer.scala 363:80]
node _T_1490 = or(_T_1487, _T_1489) @[el2_lsu_bus_buffer.scala 363:63]
node _T_1491 = bits(obuf_byteen0_in, 7, 7) @[el2_lsu_bus_buffer.scala 363:59]
node _T_1492 = bits(obuf_byteen1_in, 7, 7) @[el2_lsu_bus_buffer.scala 363:97]
node _T_1493 = and(obuf_merge_en, _T_1492) @[el2_lsu_bus_buffer.scala 363:80]
node _T_1494 = or(_T_1491, _T_1493) @[el2_lsu_bus_buffer.scala 363:63]
node _T_1495 = cat(_T_1494, _T_1490) @[Cat.scala 29:58]
node _T_1496 = cat(_T_1495, _T_1486) @[Cat.scala 29:58]
node _T_1497 = cat(_T_1496, _T_1482) @[Cat.scala 29:58]
node _T_1498 = cat(_T_1497, _T_1478) @[Cat.scala 29:58]
node _T_1499 = cat(_T_1498, _T_1474) @[Cat.scala 29:58]
node _T_1500 = cat(_T_1499, _T_1470) @[Cat.scala 29:58]
node obuf_byteen_in = cat(_T_1500, _T_1466) @[Cat.scala 29:58]
node _T_1501 = bits(obuf_byteen1_in, 0, 0) @[el2_lsu_bus_buffer.scala 364:76]
node _T_1502 = and(obuf_merge_en, _T_1501) @[el2_lsu_bus_buffer.scala 364:59]
node _T_1503 = bits(obuf_data1_in, 7, 0) @[el2_lsu_bus_buffer.scala 364:94]
node _T_1504 = bits(obuf_data1_in, 7, 0) @[el2_lsu_bus_buffer.scala 364:123]
node _T_1505 = mux(_T_1502, _T_1503, _T_1504) @[el2_lsu_bus_buffer.scala 364:44]
node _T_1506 = bits(obuf_byteen1_in, 1, 1) @[el2_lsu_bus_buffer.scala 364:76]
node _T_1507 = and(obuf_merge_en, _T_1506) @[el2_lsu_bus_buffer.scala 364:59]
node _T_1508 = bits(obuf_data1_in, 15, 8) @[el2_lsu_bus_buffer.scala 364:94]
node _T_1509 = bits(obuf_data1_in, 15, 8) @[el2_lsu_bus_buffer.scala 364:123]
node _T_1510 = mux(_T_1507, _T_1508, _T_1509) @[el2_lsu_bus_buffer.scala 364:44]
node _T_1511 = bits(obuf_byteen1_in, 2, 2) @[el2_lsu_bus_buffer.scala 364:76]
node _T_1512 = and(obuf_merge_en, _T_1511) @[el2_lsu_bus_buffer.scala 364:59]
node _T_1513 = bits(obuf_data1_in, 23, 16) @[el2_lsu_bus_buffer.scala 364:94]
node _T_1514 = bits(obuf_data1_in, 23, 16) @[el2_lsu_bus_buffer.scala 364:123]
node _T_1515 = mux(_T_1512, _T_1513, _T_1514) @[el2_lsu_bus_buffer.scala 364:44]
node _T_1516 = bits(obuf_byteen1_in, 3, 3) @[el2_lsu_bus_buffer.scala 364:76]
node _T_1517 = and(obuf_merge_en, _T_1516) @[el2_lsu_bus_buffer.scala 364:59]
node _T_1518 = bits(obuf_data1_in, 31, 24) @[el2_lsu_bus_buffer.scala 364:94]
node _T_1519 = bits(obuf_data1_in, 31, 24) @[el2_lsu_bus_buffer.scala 364:123]
node _T_1520 = mux(_T_1517, _T_1518, _T_1519) @[el2_lsu_bus_buffer.scala 364:44]
node _T_1521 = bits(obuf_byteen1_in, 4, 4) @[el2_lsu_bus_buffer.scala 364:76]
node _T_1522 = and(obuf_merge_en, _T_1521) @[el2_lsu_bus_buffer.scala 364:59]
node _T_1523 = bits(obuf_data1_in, 39, 32) @[el2_lsu_bus_buffer.scala 364:94]
node _T_1524 = bits(obuf_data1_in, 39, 32) @[el2_lsu_bus_buffer.scala 364:123]
node _T_1525 = mux(_T_1522, _T_1523, _T_1524) @[el2_lsu_bus_buffer.scala 364:44]
node _T_1526 = bits(obuf_byteen1_in, 5, 5) @[el2_lsu_bus_buffer.scala 364:76]
node _T_1527 = and(obuf_merge_en, _T_1526) @[el2_lsu_bus_buffer.scala 364:59]
node _T_1528 = bits(obuf_data1_in, 47, 40) @[el2_lsu_bus_buffer.scala 364:94]
node _T_1529 = bits(obuf_data1_in, 47, 40) @[el2_lsu_bus_buffer.scala 364:123]
node _T_1530 = mux(_T_1527, _T_1528, _T_1529) @[el2_lsu_bus_buffer.scala 364:44]
node _T_1531 = bits(obuf_byteen1_in, 6, 6) @[el2_lsu_bus_buffer.scala 364:76]
node _T_1532 = and(obuf_merge_en, _T_1531) @[el2_lsu_bus_buffer.scala 364:59]
node _T_1533 = bits(obuf_data1_in, 55, 48) @[el2_lsu_bus_buffer.scala 364:94]
node _T_1534 = bits(obuf_data1_in, 55, 48) @[el2_lsu_bus_buffer.scala 364:123]
node _T_1535 = mux(_T_1532, _T_1533, _T_1534) @[el2_lsu_bus_buffer.scala 364:44]
node _T_1536 = bits(obuf_byteen1_in, 7, 7) @[el2_lsu_bus_buffer.scala 364:76]
node _T_1537 = and(obuf_merge_en, _T_1536) @[el2_lsu_bus_buffer.scala 364:59]
node _T_1538 = bits(obuf_data1_in, 63, 56) @[el2_lsu_bus_buffer.scala 364:94]
node _T_1539 = bits(obuf_data1_in, 63, 56) @[el2_lsu_bus_buffer.scala 364:123]
node _T_1540 = mux(_T_1537, _T_1538, _T_1539) @[el2_lsu_bus_buffer.scala 364:44]
node _T_1541 = cat(_T_1540, _T_1535) @[Cat.scala 29:58]
node _T_1542 = cat(_T_1541, _T_1530) @[Cat.scala 29:58]
node _T_1543 = cat(_T_1542, _T_1525) @[Cat.scala 29:58]
node _T_1544 = cat(_T_1543, _T_1520) @[Cat.scala 29:58]
node _T_1545 = cat(_T_1544, _T_1515) @[Cat.scala 29:58]
node _T_1546 = cat(_T_1545, _T_1510) @[Cat.scala 29:58]
node obuf_data_in = cat(_T_1546, _T_1505) @[Cat.scala 29:58]
2020-11-06 21:58:23 +08:00
wire buf_dualhi : UInt<1>[4] @[el2_lsu_bus_buffer.scala 365:24]
buf_dualhi[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 366:14]
buf_dualhi[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 366:14]
buf_dualhi[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 366:14]
buf_dualhi[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 366:14]
2020-11-07 20:07:56 +08:00
node _T_1547 = neq(Cmdptr0, Cmdptr1) @[el2_lsu_bus_buffer.scala 367:30]
node _T_1548 = and(_T_1547, found_cmdptr0) @[el2_lsu_bus_buffer.scala 367:43]
node _T_1549 = and(_T_1548, found_cmdptr1) @[el2_lsu_bus_buffer.scala 367:59]
node _T_1550 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1551 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1552 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1553 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1554 = mux(_T_1550, buf_state[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1555 = mux(_T_1551, buf_state[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1556 = mux(_T_1552, buf_state[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1557 = mux(_T_1553, buf_state[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1558 = or(_T_1554, _T_1555) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1559 = or(_T_1558, _T_1556) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1560 = or(_T_1559, _T_1557) @[Mux.scala 27:72]
wire _T_1561 : UInt<3> @[Mux.scala 27:72]
_T_1561 <= _T_1560 @[Mux.scala 27:72]
node _T_1562 = eq(_T_1561, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 367:107]
node _T_1563 = and(_T_1549, _T_1562) @[el2_lsu_bus_buffer.scala 367:75]
node _T_1564 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1565 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1566 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1567 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1568 = mux(_T_1564, buf_state[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1569 = mux(_T_1565, buf_state[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1570 = mux(_T_1566, buf_state[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1571 = mux(_T_1567, buf_state[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1572 = or(_T_1568, _T_1569) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1573 = or(_T_1572, _T_1570) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1574 = or(_T_1573, _T_1571) @[Mux.scala 27:72]
wire _T_1575 : UInt<3> @[Mux.scala 27:72]
_T_1575 <= _T_1574 @[Mux.scala 27:72]
node _T_1576 = eq(_T_1575, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 367:150]
node _T_1577 = and(_T_1563, _T_1576) @[el2_lsu_bus_buffer.scala 367:118]
node _T_1578 = cat(buf_cmd_state_bus_en[3], buf_cmd_state_bus_en[2]) @[Cat.scala 29:58]
node _T_1579 = cat(_T_1578, buf_cmd_state_bus_en[1]) @[Cat.scala 29:58]
node _T_1580 = cat(_T_1579, buf_cmd_state_bus_en[0]) @[Cat.scala 29:58]
node _T_1581 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1582 = bits(_T_1580, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1583 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1584 = bits(_T_1580, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1585 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1586 = bits(_T_1580, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1587 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1588 = bits(_T_1580, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1589 = mux(_T_1581, _T_1582, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1590 = mux(_T_1583, _T_1584, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1591 = mux(_T_1585, _T_1586, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1592 = mux(_T_1587, _T_1588, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1593 = or(_T_1589, _T_1590) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1594 = or(_T_1593, _T_1591) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1595 = or(_T_1594, _T_1592) @[Mux.scala 27:72]
wire _T_1596 : UInt<1> @[Mux.scala 27:72]
_T_1596 <= _T_1595 @[Mux.scala 27:72]
node _T_1597 = eq(_T_1596, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 368:3]
node _T_1598 = and(_T_1577, _T_1597) @[el2_lsu_bus_buffer.scala 367:161]
node _T_1599 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1600 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1601 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1602 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1603 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1604 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1605 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1606 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1607 = mux(_T_1599, _T_1600, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1608 = mux(_T_1601, _T_1602, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1609 = mux(_T_1603, _T_1604, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1610 = mux(_T_1605, _T_1606, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1611 = or(_T_1607, _T_1608) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1612 = or(_T_1611, _T_1609) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1613 = or(_T_1612, _T_1610) @[Mux.scala 27:72]
wire _T_1614 : UInt<1> @[Mux.scala 27:72]
_T_1614 <= _T_1613 @[Mux.scala 27:72]
node _T_1615 = eq(_T_1614, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 368:85]
node _T_1616 = and(_T_1598, _T_1615) @[el2_lsu_bus_buffer.scala 368:83]
node _T_1617 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1618 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1619 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1620 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1621 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1622 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1623 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1624 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1625 = mux(_T_1617, _T_1618, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1626 = mux(_T_1619, _T_1620, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1627 = mux(_T_1621, _T_1622, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1628 = mux(_T_1623, _T_1624, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1629 = or(_T_1625, _T_1626) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1630 = or(_T_1629, _T_1627) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1631 = or(_T_1630, _T_1628) @[Mux.scala 27:72]
wire _T_1632 : UInt<1> @[Mux.scala 27:72]
_T_1632 <= _T_1631 @[Mux.scala 27:72]
node _T_1633 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1634 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1635 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1636 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1637 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1638 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1639 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1640 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1641 = mux(_T_1633, _T_1634, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1642 = mux(_T_1635, _T_1636, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1643 = mux(_T_1637, _T_1638, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1644 = mux(_T_1639, _T_1640, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1645 = or(_T_1641, _T_1642) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1646 = or(_T_1645, _T_1643) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1647 = or(_T_1646, _T_1644) @[Mux.scala 27:72]
wire _T_1648 : UInt<1> @[Mux.scala 27:72]
_T_1648 <= _T_1647 @[Mux.scala 27:72]
node _T_1649 = and(_T_1632, _T_1648) @[el2_lsu_bus_buffer.scala 369:36]
node _T_1650 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1651 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1652 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1653 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1654 = mux(_T_1650, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1655 = mux(_T_1651, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1656 = mux(_T_1652, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1657 = mux(_T_1653, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1658 = or(_T_1654, _T_1655) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1659 = or(_T_1658, _T_1656) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1660 = or(_T_1659, _T_1657) @[Mux.scala 27:72]
wire _T_1661 : UInt<32> @[Mux.scala 27:72]
_T_1661 <= _T_1660 @[Mux.scala 27:72]
node _T_1662 = bits(_T_1661, 31, 3) @[el2_lsu_bus_buffer.scala 370:33]
node _T_1663 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1664 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1665 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1666 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_1667 = mux(_T_1663, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1668 = mux(_T_1664, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1669 = mux(_T_1665, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1670 = mux(_T_1666, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1671 = or(_T_1667, _T_1668) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1672 = or(_T_1671, _T_1669) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1673 = or(_T_1672, _T_1670) @[Mux.scala 27:72]
wire _T_1674 : UInt<32> @[Mux.scala 27:72]
_T_1674 <= _T_1673 @[Mux.scala 27:72]
node _T_1675 = bits(_T_1674, 31, 3) @[el2_lsu_bus_buffer.scala 370:69]
node _T_1676 = eq(_T_1662, _T_1675) @[el2_lsu_bus_buffer.scala 370:39]
node _T_1677 = and(_T_1649, _T_1676) @[el2_lsu_bus_buffer.scala 369:67]
node _T_1678 = eq(bus_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 370:79]
node _T_1679 = and(_T_1677, _T_1678) @[el2_lsu_bus_buffer.scala 370:77]
node _T_1680 = eq(UInt<1>("h01"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 370:105]
node _T_1681 = and(_T_1679, _T_1680) @[el2_lsu_bus_buffer.scala 370:103]
node _T_1682 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1683 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1684 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1685 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1686 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1687 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1688 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1689 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1690 = mux(_T_1682, _T_1683, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1691 = mux(_T_1684, _T_1685, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1692 = mux(_T_1686, _T_1687, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1693 = mux(_T_1688, _T_1689, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1694 = or(_T_1690, _T_1691) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1695 = or(_T_1694, _T_1692) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1696 = or(_T_1695, _T_1693) @[Mux.scala 27:72]
wire _T_1697 : UInt<1> @[Mux.scala 27:72]
_T_1697 <= _T_1696 @[Mux.scala 27:72]
node _T_1698 = eq(_T_1697, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 371:6]
node _T_1699 = cat(buf_dual[3], buf_dual[2]) @[Cat.scala 29:58]
node _T_1700 = cat(_T_1699, buf_dual[1]) @[Cat.scala 29:58]
node _T_1701 = cat(_T_1700, buf_dual[0]) @[Cat.scala 29:58]
node _T_1702 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1703 = bits(_T_1701, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1704 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1705 = bits(_T_1701, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1706 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1707 = bits(_T_1701, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1708 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1709 = bits(_T_1701, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1710 = mux(_T_1702, _T_1703, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1711 = mux(_T_1704, _T_1705, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1712 = mux(_T_1706, _T_1707, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1713 = mux(_T_1708, _T_1709, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1714 = or(_T_1710, _T_1711) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1715 = or(_T_1714, _T_1712) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1716 = or(_T_1715, _T_1713) @[Mux.scala 27:72]
wire _T_1717 : UInt<1> @[Mux.scala 27:72]
_T_1717 <= _T_1716 @[Mux.scala 27:72]
node _T_1718 = and(_T_1698, _T_1717) @[el2_lsu_bus_buffer.scala 371:36]
node _T_1719 = cat(buf_dualhi[3], buf_dualhi[2]) @[Cat.scala 29:58]
node _T_1720 = cat(_T_1719, buf_dualhi[1]) @[Cat.scala 29:58]
node _T_1721 = cat(_T_1720, buf_dualhi[0]) @[Cat.scala 29:58]
node _T_1722 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1723 = bits(_T_1721, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1724 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1725 = bits(_T_1721, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1726 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1727 = bits(_T_1721, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1728 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1729 = bits(_T_1721, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1730 = mux(_T_1722, _T_1723, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1731 = mux(_T_1724, _T_1725, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1732 = mux(_T_1726, _T_1727, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1733 = mux(_T_1728, _T_1729, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1734 = or(_T_1730, _T_1731) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1735 = or(_T_1734, _T_1732) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1736 = or(_T_1735, _T_1733) @[Mux.scala 27:72]
wire _T_1737 : UInt<1> @[Mux.scala 27:72]
_T_1737 <= _T_1736 @[Mux.scala 27:72]
node _T_1738 = eq(_T_1737, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 371:107]
node _T_1739 = and(_T_1718, _T_1738) @[el2_lsu_bus_buffer.scala 371:105]
node _T_1740 = cat(buf_samedw[3], buf_samedw[2]) @[Cat.scala 29:58]
node _T_1741 = cat(_T_1740, buf_samedw[1]) @[Cat.scala 29:58]
node _T_1742 = cat(_T_1741, buf_samedw[0]) @[Cat.scala 29:58]
node _T_1743 = eq(Cmdptr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1744 = bits(_T_1742, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1745 = eq(Cmdptr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1746 = bits(_T_1742, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1747 = eq(Cmdptr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1748 = bits(_T_1742, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1749 = eq(Cmdptr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_1750 = bits(_T_1742, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_1751 = mux(_T_1743, _T_1744, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1752 = mux(_T_1745, _T_1746, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1753 = mux(_T_1747, _T_1748, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1754 = mux(_T_1749, _T_1750, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1755 = or(_T_1751, _T_1752) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
node _T_1756 = or(_T_1755, _T_1753) @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
node _T_1757 = or(_T_1756, _T_1754) @[Mux.scala 27:72]
wire _T_1758 : UInt<1> @[Mux.scala 27:72]
_T_1758 <= _T_1757 @[Mux.scala 27:72]
node _T_1759 = and(_T_1739, _T_1758) @[el2_lsu_bus_buffer.scala 371:177]
node _T_1760 = or(_T_1681, _T_1759) @[el2_lsu_bus_buffer.scala 370:126]
node _T_1761 = and(_T_1616, _T_1760) @[el2_lsu_bus_buffer.scala 368:120]
node _T_1762 = and(ibuf_buf_byp, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 372:19]
node _T_1763 = and(_T_1762, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 372:35]
node _T_1764 = or(_T_1761, _T_1763) @[el2_lsu_bus_buffer.scala 371:251]
obuf_merge_en <= _T_1764 @[el2_lsu_bus_buffer.scala 367:17]
2020-11-06 21:58:23 +08:00
reg obuf_wr_enQ : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 374:55]
obuf_wr_enQ <= obuf_wr_en @[el2_lsu_bus_buffer.scala 374:55]
2020-11-07 20:15:47 +08:00
node _T_1765 = mux(obuf_wr_en, UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 375:58]
node _T_1766 = eq(obuf_rst, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 375:93]
node _T_1767 = and(_T_1765, _T_1766) @[el2_lsu_bus_buffer.scala 375:91]
2020-11-07 20:12:39 +08:00
reg _T_1768 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 375:54]
_T_1768 <= _T_1767 @[el2_lsu_bus_buffer.scala 375:54]
2020-11-07 20:07:56 +08:00
obuf_valid <= _T_1768 @[el2_lsu_bus_buffer.scala 375:14]
2020-11-07 20:12:39 +08:00
reg _T_1769 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when obuf_wr_en : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_1769 <= obuf_nosend_in @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
obuf_nosend <= _T_1769 @[el2_lsu_bus_buffer.scala 376:15]
reg _T_1770 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 377:54]
_T_1770 <= obuf_cmd_done_in @[el2_lsu_bus_buffer.scala 377:54]
obuf_cmd_done <= _T_1770 @[el2_lsu_bus_buffer.scala 377:17]
reg _T_1771 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 378:55]
_T_1771 <= obuf_data_done_in @[el2_lsu_bus_buffer.scala 378:55]
obuf_data_done <= _T_1771 @[el2_lsu_bus_buffer.scala 378:18]
reg _T_1772 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 379:56]
_T_1772 <= obuf_rdrsp_pend_in @[el2_lsu_bus_buffer.scala 379:56]
obuf_rdrsp_pend <= _T_1772 @[el2_lsu_bus_buffer.scala 379:19]
reg _T_1773 : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 380:55]
_T_1773 <= obuf_rdrsp_tag_in @[el2_lsu_bus_buffer.scala 380:55]
obuf_rdrsp_tag <= _T_1773 @[el2_lsu_bus_buffer.scala 380:18]
reg _T_1774 : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when obuf_wr_en : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_1774 <= obuf_tag0_in @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
obuf_tag0 <= _T_1774 @[el2_lsu_bus_buffer.scala 381:13]
2020-11-06 21:58:23 +08:00
reg obuf_tag1 : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when obuf_wr_en : @[Reg.scala 28:19]
obuf_tag1 <= obuf_tag1_in @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
reg obuf_merge : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when obuf_wr_en : @[Reg.scala 28:19]
obuf_merge <= obuf_merge_en @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
reg _T_1775 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when obuf_wr_en : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_1775 <= obuf_write_in @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
obuf_write <= _T_1775 @[el2_lsu_bus_buffer.scala 384:14]
reg _T_1776 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when obuf_wr_en : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_1776 <= obuf_sideeffect_in @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
obuf_sideeffect <= _T_1776 @[el2_lsu_bus_buffer.scala 385:19]
2020-11-06 21:58:23 +08:00
reg obuf_sz : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when obuf_wr_en : @[Reg.scala 28:19]
obuf_sz <= obuf_sz_in @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_2 of rvclkhdr_2 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_2.clock <= clock
rvclkhdr_2.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_2.io.clk <= io.lsu_busm_clk @[el2_lib.scala 487:18]
rvclkhdr_2.io.en <= obuf_wr_en @[el2_lib.scala 488:17]
rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
reg _T_1777 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_1777 <= obuf_addr_in @[el2_lib.scala 491:16]
obuf_addr <= _T_1777 @[el2_lsu_bus_buffer.scala 387:13]
2020-11-06 21:58:23 +08:00
reg obuf_byteen : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when obuf_wr_en : @[Reg.scala 28:19]
obuf_byteen <= obuf_byteen_in @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_3 of rvclkhdr_3 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_3.clock <= clock
rvclkhdr_3.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_3.io.clk <= io.lsu_busm_clk @[el2_lib.scala 487:18]
rvclkhdr_3.io.en <= obuf_wr_en @[el2_lib.scala 488:17]
rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
reg obuf_data : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
obuf_data <= obuf_data_in @[el2_lib.scala 491:16]
reg _T_1778 : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 390:54]
_T_1778 <= obuf_wr_timer_in @[el2_lsu_bus_buffer.scala 390:54]
obuf_wr_timer <= _T_1778 @[el2_lsu_bus_buffer.scala 390:17]
2020-11-06 21:58:23 +08:00
wire WrPtr0_m : UInt<2>
WrPtr0_m <= UInt<1>("h00")
2020-11-07 20:07:56 +08:00
node _T_1779 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 392:59]
node _T_1780 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 392:97]
node _T_1781 = and(ibuf_valid, _T_1780) @[el2_lsu_bus_buffer.scala 392:86]
node _T_1782 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 393:33]
node _T_1783 = and(io.lsu_busreq_r, _T_1782) @[el2_lsu_bus_buffer.scala 393:22]
node _T_1784 = or(_T_1781, _T_1783) @[el2_lsu_bus_buffer.scala 392:106]
node _T_1785 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 393:72]
node _T_1786 = and(io.ldst_dual_r, _T_1785) @[el2_lsu_bus_buffer.scala 393:60]
node _T_1787 = or(_T_1784, _T_1786) @[el2_lsu_bus_buffer.scala 393:42]
node _T_1788 = eq(_T_1787, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 392:72]
node _T_1789 = and(_T_1779, _T_1788) @[el2_lsu_bus_buffer.scala 392:70]
node _T_1790 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 392:59]
node _T_1791 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 392:97]
node _T_1792 = and(ibuf_valid, _T_1791) @[el2_lsu_bus_buffer.scala 392:86]
node _T_1793 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 393:33]
node _T_1794 = and(io.lsu_busreq_r, _T_1793) @[el2_lsu_bus_buffer.scala 393:22]
node _T_1795 = or(_T_1792, _T_1794) @[el2_lsu_bus_buffer.scala 392:106]
node _T_1796 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 393:72]
node _T_1797 = and(io.ldst_dual_r, _T_1796) @[el2_lsu_bus_buffer.scala 393:60]
node _T_1798 = or(_T_1795, _T_1797) @[el2_lsu_bus_buffer.scala 393:42]
node _T_1799 = eq(_T_1798, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 392:72]
node _T_1800 = and(_T_1790, _T_1799) @[el2_lsu_bus_buffer.scala 392:70]
node _T_1801 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 392:59]
node _T_1802 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 392:97]
node _T_1803 = and(ibuf_valid, _T_1802) @[el2_lsu_bus_buffer.scala 392:86]
node _T_1804 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 393:33]
node _T_1805 = and(io.lsu_busreq_r, _T_1804) @[el2_lsu_bus_buffer.scala 393:22]
node _T_1806 = or(_T_1803, _T_1805) @[el2_lsu_bus_buffer.scala 392:106]
node _T_1807 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 393:72]
node _T_1808 = and(io.ldst_dual_r, _T_1807) @[el2_lsu_bus_buffer.scala 393:60]
node _T_1809 = or(_T_1806, _T_1808) @[el2_lsu_bus_buffer.scala 393:42]
node _T_1810 = eq(_T_1809, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 392:72]
node _T_1811 = and(_T_1801, _T_1810) @[el2_lsu_bus_buffer.scala 392:70]
node _T_1812 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 392:59]
node _T_1813 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 392:97]
node _T_1814 = and(ibuf_valid, _T_1813) @[el2_lsu_bus_buffer.scala 392:86]
node _T_1815 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 393:33]
node _T_1816 = and(io.lsu_busreq_r, _T_1815) @[el2_lsu_bus_buffer.scala 393:22]
node _T_1817 = or(_T_1814, _T_1816) @[el2_lsu_bus_buffer.scala 392:106]
node _T_1818 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 393:72]
node _T_1819 = and(io.ldst_dual_r, _T_1818) @[el2_lsu_bus_buffer.scala 393:60]
node _T_1820 = or(_T_1817, _T_1819) @[el2_lsu_bus_buffer.scala 393:42]
node _T_1821 = eq(_T_1820, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 392:72]
node _T_1822 = and(_T_1812, _T_1821) @[el2_lsu_bus_buffer.scala 392:70]
node _T_1823 = mux(_T_1822, UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 98:16]
node _T_1824 = mux(_T_1811, UInt<2>("h02"), _T_1823) @[Mux.scala 98:16]
node _T_1825 = mux(_T_1800, UInt<1>("h01"), _T_1824) @[Mux.scala 98:16]
node _T_1826 = mux(_T_1789, UInt<1>("h00"), _T_1825) @[Mux.scala 98:16]
WrPtr0_m <= _T_1826 @[el2_lsu_bus_buffer.scala 394:12]
node _T_1827 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 395:59]
node _T_1828 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 395:97]
node _T_1829 = and(ibuf_valid, _T_1828) @[el2_lsu_bus_buffer.scala 395:86]
node _T_1830 = eq(WrPtr0_m, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 396:33]
node _T_1831 = and(io.lsu_busreq_m, _T_1830) @[el2_lsu_bus_buffer.scala 396:22]
node _T_1832 = or(_T_1829, _T_1831) @[el2_lsu_bus_buffer.scala 395:106]
node _T_1833 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 396:73]
node _T_1834 = and(io.lsu_busreq_r, _T_1833) @[el2_lsu_bus_buffer.scala 396:61]
node _T_1835 = or(_T_1832, _T_1834) @[el2_lsu_bus_buffer.scala 396:42]
node _T_1836 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 396:112]
node _T_1837 = and(io.ldst_dual_r, _T_1836) @[el2_lsu_bus_buffer.scala 396:101]
node _T_1838 = or(_T_1835, _T_1837) @[el2_lsu_bus_buffer.scala 396:83]
node _T_1839 = eq(_T_1838, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 395:72]
node _T_1840 = and(_T_1827, _T_1839) @[el2_lsu_bus_buffer.scala 395:70]
node _T_1841 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 395:59]
node _T_1842 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 395:97]
node _T_1843 = and(ibuf_valid, _T_1842) @[el2_lsu_bus_buffer.scala 395:86]
node _T_1844 = eq(WrPtr0_m, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 396:33]
node _T_1845 = and(io.lsu_busreq_m, _T_1844) @[el2_lsu_bus_buffer.scala 396:22]
node _T_1846 = or(_T_1843, _T_1845) @[el2_lsu_bus_buffer.scala 395:106]
node _T_1847 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 396:73]
node _T_1848 = and(io.lsu_busreq_r, _T_1847) @[el2_lsu_bus_buffer.scala 396:61]
node _T_1849 = or(_T_1846, _T_1848) @[el2_lsu_bus_buffer.scala 396:42]
node _T_1850 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 396:112]
node _T_1851 = and(io.ldst_dual_r, _T_1850) @[el2_lsu_bus_buffer.scala 396:101]
node _T_1852 = or(_T_1849, _T_1851) @[el2_lsu_bus_buffer.scala 396:83]
node _T_1853 = eq(_T_1852, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 395:72]
node _T_1854 = and(_T_1841, _T_1853) @[el2_lsu_bus_buffer.scala 395:70]
node _T_1855 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 395:59]
node _T_1856 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 395:97]
node _T_1857 = and(ibuf_valid, _T_1856) @[el2_lsu_bus_buffer.scala 395:86]
node _T_1858 = eq(WrPtr0_m, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 396:33]
node _T_1859 = and(io.lsu_busreq_m, _T_1858) @[el2_lsu_bus_buffer.scala 396:22]
node _T_1860 = or(_T_1857, _T_1859) @[el2_lsu_bus_buffer.scala 395:106]
node _T_1861 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 396:73]
node _T_1862 = and(io.lsu_busreq_r, _T_1861) @[el2_lsu_bus_buffer.scala 396:61]
node _T_1863 = or(_T_1860, _T_1862) @[el2_lsu_bus_buffer.scala 396:42]
node _T_1864 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 396:112]
node _T_1865 = and(io.ldst_dual_r, _T_1864) @[el2_lsu_bus_buffer.scala 396:101]
node _T_1866 = or(_T_1863, _T_1865) @[el2_lsu_bus_buffer.scala 396:83]
node _T_1867 = eq(_T_1866, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 395:72]
node _T_1868 = and(_T_1855, _T_1867) @[el2_lsu_bus_buffer.scala 395:70]
node _T_1869 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 395:59]
node _T_1870 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 395:97]
node _T_1871 = and(ibuf_valid, _T_1870) @[el2_lsu_bus_buffer.scala 395:86]
node _T_1872 = eq(WrPtr0_m, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 396:33]
node _T_1873 = and(io.lsu_busreq_m, _T_1872) @[el2_lsu_bus_buffer.scala 396:22]
node _T_1874 = or(_T_1871, _T_1873) @[el2_lsu_bus_buffer.scala 395:106]
node _T_1875 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 396:73]
node _T_1876 = and(io.lsu_busreq_r, _T_1875) @[el2_lsu_bus_buffer.scala 396:61]
node _T_1877 = or(_T_1874, _T_1876) @[el2_lsu_bus_buffer.scala 396:42]
node _T_1878 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 396:112]
node _T_1879 = and(io.ldst_dual_r, _T_1878) @[el2_lsu_bus_buffer.scala 396:101]
node _T_1880 = or(_T_1877, _T_1879) @[el2_lsu_bus_buffer.scala 396:83]
node _T_1881 = eq(_T_1880, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 395:72]
node _T_1882 = and(_T_1869, _T_1881) @[el2_lsu_bus_buffer.scala 395:70]
node _T_1883 = mux(_T_1882, UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 98:16]
node _T_1884 = mux(_T_1868, UInt<2>("h02"), _T_1883) @[Mux.scala 98:16]
node _T_1885 = mux(_T_1854, UInt<1>("h01"), _T_1884) @[Mux.scala 98:16]
node WrPtr1_m = mux(_T_1840, UInt<1>("h00"), _T_1885) @[Mux.scala 98:16]
2020-11-06 22:37:40 +08:00
io.test <= WrPtr1_m @[el2_lsu_bus_buffer.scala 398:11]
wire buf_age : UInt<4>[4] @[el2_lsu_bus_buffer.scala 399:21]
buf_age[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 400:11]
buf_age[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 400:11]
buf_age[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 400:11]
buf_age[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 400:11]
2020-11-07 20:07:56 +08:00
node _T_1886 = orr(buf_age[0]) @[el2_lsu_bus_buffer.scala 401:58]
node _T_1887 = eq(_T_1886, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 401:45]
node _T_1888 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 401:78]
node _T_1889 = and(_T_1887, _T_1888) @[el2_lsu_bus_buffer.scala 401:63]
node _T_1890 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 401:90]
node _T_1891 = and(_T_1889, _T_1890) @[el2_lsu_bus_buffer.scala 401:88]
node _T_1892 = orr(buf_age[1]) @[el2_lsu_bus_buffer.scala 401:58]
node _T_1893 = eq(_T_1892, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 401:45]
node _T_1894 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 401:78]
node _T_1895 = and(_T_1893, _T_1894) @[el2_lsu_bus_buffer.scala 401:63]
node _T_1896 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 401:90]
node _T_1897 = and(_T_1895, _T_1896) @[el2_lsu_bus_buffer.scala 401:88]
node _T_1898 = orr(buf_age[2]) @[el2_lsu_bus_buffer.scala 401:58]
node _T_1899 = eq(_T_1898, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 401:45]
node _T_1900 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 401:78]
node _T_1901 = and(_T_1899, _T_1900) @[el2_lsu_bus_buffer.scala 401:63]
node _T_1902 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 401:90]
node _T_1903 = and(_T_1901, _T_1902) @[el2_lsu_bus_buffer.scala 401:88]
node _T_1904 = orr(buf_age[3]) @[el2_lsu_bus_buffer.scala 401:58]
node _T_1905 = eq(_T_1904, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 401:45]
node _T_1906 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 401:78]
node _T_1907 = and(_T_1905, _T_1906) @[el2_lsu_bus_buffer.scala 401:63]
node _T_1908 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 401:90]
node _T_1909 = and(_T_1907, _T_1908) @[el2_lsu_bus_buffer.scala 401:88]
node _T_1910 = cat(_T_1909, _T_1903) @[Cat.scala 29:58]
node _T_1911 = cat(_T_1910, _T_1897) @[Cat.scala 29:58]
node CmdPtr0Dec = cat(_T_1911, _T_1891) @[Cat.scala 29:58]
node _T_1912 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 402:62]
node _T_1913 = and(buf_age[0], _T_1912) @[el2_lsu_bus_buffer.scala 402:59]
node _T_1914 = orr(_T_1913) @[el2_lsu_bus_buffer.scala 402:76]
node _T_1915 = eq(_T_1914, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 402:45]
node _T_1916 = bits(CmdPtr0Dec, 0, 0) @[el2_lsu_bus_buffer.scala 402:94]
node _T_1917 = eq(_T_1916, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 402:83]
node _T_1918 = and(_T_1915, _T_1917) @[el2_lsu_bus_buffer.scala 402:81]
node _T_1919 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 402:113]
node _T_1920 = and(_T_1918, _T_1919) @[el2_lsu_bus_buffer.scala 402:98]
node _T_1921 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 402:125]
node _T_1922 = and(_T_1920, _T_1921) @[el2_lsu_bus_buffer.scala 402:123]
node _T_1923 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 402:62]
node _T_1924 = and(buf_age[1], _T_1923) @[el2_lsu_bus_buffer.scala 402:59]
node _T_1925 = orr(_T_1924) @[el2_lsu_bus_buffer.scala 402:76]
node _T_1926 = eq(_T_1925, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 402:45]
node _T_1927 = bits(CmdPtr0Dec, 1, 1) @[el2_lsu_bus_buffer.scala 402:94]
node _T_1928 = eq(_T_1927, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 402:83]
node _T_1929 = and(_T_1926, _T_1928) @[el2_lsu_bus_buffer.scala 402:81]
node _T_1930 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 402:113]
node _T_1931 = and(_T_1929, _T_1930) @[el2_lsu_bus_buffer.scala 402:98]
node _T_1932 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 402:125]
node _T_1933 = and(_T_1931, _T_1932) @[el2_lsu_bus_buffer.scala 402:123]
node _T_1934 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 402:62]
node _T_1935 = and(buf_age[2], _T_1934) @[el2_lsu_bus_buffer.scala 402:59]
node _T_1936 = orr(_T_1935) @[el2_lsu_bus_buffer.scala 402:76]
node _T_1937 = eq(_T_1936, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 402:45]
node _T_1938 = bits(CmdPtr0Dec, 2, 2) @[el2_lsu_bus_buffer.scala 402:94]
node _T_1939 = eq(_T_1938, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 402:83]
node _T_1940 = and(_T_1937, _T_1939) @[el2_lsu_bus_buffer.scala 402:81]
node _T_1941 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 402:113]
node _T_1942 = and(_T_1940, _T_1941) @[el2_lsu_bus_buffer.scala 402:98]
node _T_1943 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 402:125]
node _T_1944 = and(_T_1942, _T_1943) @[el2_lsu_bus_buffer.scala 402:123]
node _T_1945 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 402:62]
node _T_1946 = and(buf_age[3], _T_1945) @[el2_lsu_bus_buffer.scala 402:59]
node _T_1947 = orr(_T_1946) @[el2_lsu_bus_buffer.scala 402:76]
node _T_1948 = eq(_T_1947, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 402:45]
node _T_1949 = bits(CmdPtr0Dec, 3, 3) @[el2_lsu_bus_buffer.scala 402:94]
node _T_1950 = eq(_T_1949, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 402:83]
node _T_1951 = and(_T_1948, _T_1950) @[el2_lsu_bus_buffer.scala 402:81]
node _T_1952 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 402:113]
node _T_1953 = and(_T_1951, _T_1952) @[el2_lsu_bus_buffer.scala 402:98]
node _T_1954 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 402:125]
node _T_1955 = and(_T_1953, _T_1954) @[el2_lsu_bus_buffer.scala 402:123]
node _T_1956 = cat(_T_1955, _T_1944) @[Cat.scala 29:58]
node _T_1957 = cat(_T_1956, _T_1933) @[Cat.scala 29:58]
node CmdPtr1Dec = cat(_T_1957, _T_1922) @[Cat.scala 29:58]
2020-11-06 22:37:40 +08:00
wire buf_rsp_pickage : UInt<4>[4] @[el2_lsu_bus_buffer.scala 403:29]
buf_rsp_pickage[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 404:19]
buf_rsp_pickage[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 404:19]
buf_rsp_pickage[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 404:19]
buf_rsp_pickage[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 404:19]
2020-11-07 20:07:56 +08:00
node _T_1958 = orr(buf_rsp_pickage[0]) @[el2_lsu_bus_buffer.scala 405:65]
node _T_1959 = eq(_T_1958, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 405:44]
node _T_1960 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 405:85]
node _T_1961 = and(_T_1959, _T_1960) @[el2_lsu_bus_buffer.scala 405:70]
node _T_1962 = orr(buf_rsp_pickage[1]) @[el2_lsu_bus_buffer.scala 405:65]
node _T_1963 = eq(_T_1962, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 405:44]
node _T_1964 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 405:85]
node _T_1965 = and(_T_1963, _T_1964) @[el2_lsu_bus_buffer.scala 405:70]
node _T_1966 = orr(buf_rsp_pickage[2]) @[el2_lsu_bus_buffer.scala 405:65]
node _T_1967 = eq(_T_1966, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 405:44]
node _T_1968 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 405:85]
node _T_1969 = and(_T_1967, _T_1968) @[el2_lsu_bus_buffer.scala 405:70]
node _T_1970 = orr(buf_rsp_pickage[3]) @[el2_lsu_bus_buffer.scala 405:65]
node _T_1971 = eq(_T_1970, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 405:44]
node _T_1972 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 405:85]
node _T_1973 = and(_T_1971, _T_1972) @[el2_lsu_bus_buffer.scala 405:70]
node _T_1974 = cat(_T_1973, _T_1969) @[Cat.scala 29:58]
node _T_1975 = cat(_T_1974, _T_1965) @[Cat.scala 29:58]
node RspPtrDec = cat(_T_1975, _T_1961) @[Cat.scala 29:58]
node _T_1976 = orr(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 406:31]
found_cmdptr0 <= _T_1976 @[el2_lsu_bus_buffer.scala 406:17]
node _T_1977 = orr(CmdPtr1Dec) @[el2_lsu_bus_buffer.scala 407:31]
found_cmdptr1 <= _T_1977 @[el2_lsu_bus_buffer.scala 407:17]
node _T_1978 = bits(CmdPtr0Dec, 0, 0) @[OneHot.scala 47:40]
node _T_1979 = bits(CmdPtr0Dec, 1, 1) @[OneHot.scala 47:40]
node _T_1980 = bits(CmdPtr0Dec, 2, 2) @[OneHot.scala 47:40]
node _T_1981 = bits(CmdPtr0Dec, 3, 3) @[OneHot.scala 47:40]
node _T_1982 = mux(_T_1980, UInt<2>("h02"), UInt<2>("h03")) @[Mux.scala 47:69]
node _T_1983 = mux(_T_1979, UInt<1>("h01"), _T_1982) @[Mux.scala 47:69]
node CmdPtr0 = mux(_T_1978, UInt<1>("h00"), _T_1983) @[Mux.scala 47:69]
node _T_1984 = bits(CmdPtr1Dec, 0, 0) @[OneHot.scala 47:40]
node _T_1985 = bits(CmdPtr1Dec, 1, 1) @[OneHot.scala 47:40]
node _T_1986 = bits(CmdPtr1Dec, 2, 2) @[OneHot.scala 47:40]
node _T_1987 = bits(CmdPtr1Dec, 3, 3) @[OneHot.scala 47:40]
node _T_1988 = mux(_T_1986, UInt<2>("h02"), UInt<2>("h03")) @[Mux.scala 47:69]
node _T_1989 = mux(_T_1985, UInt<1>("h01"), _T_1988) @[Mux.scala 47:69]
node CmdPtr1 = mux(_T_1984, UInt<1>("h00"), _T_1989) @[Mux.scala 47:69]
node _T_1990 = bits(RspPtrDec, 0, 0) @[OneHot.scala 47:40]
node _T_1991 = bits(RspPtrDec, 1, 1) @[OneHot.scala 47:40]
node _T_1992 = bits(RspPtrDec, 2, 2) @[OneHot.scala 47:40]
node _T_1993 = bits(RspPtrDec, 3, 3) @[OneHot.scala 47:40]
node _T_1994 = mux(_T_1992, UInt<2>("h02"), UInt<2>("h03")) @[Mux.scala 47:69]
node _T_1995 = mux(_T_1991, UInt<1>("h01"), _T_1994) @[Mux.scala 47:69]
node RspPtr = mux(_T_1990, UInt<1>("h00"), _T_1995) @[Mux.scala 47:69]
2020-11-06 22:37:40 +08:00
wire buf_state_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 412:26]
buf_state_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 413:16]
buf_state_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 413:16]
buf_state_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 413:16]
buf_state_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 413:16]
wire buf_rspageQ : UInt<4>[4] @[el2_lsu_bus_buffer.scala 414:25]
buf_rspageQ[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 415:15]
buf_rspageQ[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 415:15]
buf_rspageQ[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 415:15]
buf_rspageQ[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 415:15]
wire buf_rspage_set : UInt<4>[4] @[el2_lsu_bus_buffer.scala 416:28]
buf_rspage_set[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 417:18]
buf_rspage_set[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 417:18]
buf_rspage_set[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 417:18]
buf_rspage_set[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 417:18]
wire buf_rspage_in : UInt<4>[4] @[el2_lsu_bus_buffer.scala 418:27]
buf_rspage_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 419:17]
buf_rspage_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 419:17]
buf_rspage_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 419:17]
buf_rspage_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 419:17]
wire buf_rspage : UInt<4>[4] @[el2_lsu_bus_buffer.scala 420:24]
buf_rspage[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 421:14]
buf_rspage[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 421:14]
buf_rspage[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 421:14]
buf_rspage[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 421:14]
2020-11-07 20:07:56 +08:00
node _T_1996 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:83]
node _T_1997 = and(_T_1996, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 423:94]
node _T_1998 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 424:20]
node _T_1999 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 424:47]
node _T_2000 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:59]
node _T_2001 = and(_T_1999, _T_2000) @[el2_lsu_bus_buffer.scala 424:57]
node _T_2002 = or(_T_1998, _T_2001) @[el2_lsu_bus_buffer.scala 424:31]
node _T_2003 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 425:23]
node _T_2004 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 425:53]
node _T_2005 = and(_T_2003, _T_2004) @[el2_lsu_bus_buffer.scala 425:41]
node _T_2006 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 425:83]
node _T_2007 = and(_T_2005, _T_2006) @[el2_lsu_bus_buffer.scala 425:71]
node _T_2008 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 425:104]
node _T_2009 = and(_T_2007, _T_2008) @[el2_lsu_bus_buffer.scala 425:92]
node _T_2010 = or(_T_2002, _T_2009) @[el2_lsu_bus_buffer.scala 424:86]
node _T_2011 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 426:17]
node _T_2012 = and(_T_2011, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 426:35]
node _T_2013 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 426:64]
node _T_2014 = and(_T_2012, _T_2013) @[el2_lsu_bus_buffer.scala 426:52]
node _T_2015 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 426:85]
node _T_2016 = and(_T_2014, _T_2015) @[el2_lsu_bus_buffer.scala 426:73]
node _T_2017 = or(_T_2010, _T_2016) @[el2_lsu_bus_buffer.scala 425:114]
node _T_2018 = and(_T_1997, _T_2017) @[el2_lsu_bus_buffer.scala 423:113]
node _T_2019 = bits(buf_age[0], 0, 0) @[el2_lsu_bus_buffer.scala 426:109]
node _T_2020 = or(_T_2018, _T_2019) @[el2_lsu_bus_buffer.scala 426:97]
node _T_2021 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:83]
node _T_2022 = and(_T_2021, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 423:94]
node _T_2023 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 424:20]
node _T_2024 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 424:47]
node _T_2025 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:59]
node _T_2026 = and(_T_2024, _T_2025) @[el2_lsu_bus_buffer.scala 424:57]
node _T_2027 = or(_T_2023, _T_2026) @[el2_lsu_bus_buffer.scala 424:31]
node _T_2028 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 425:23]
node _T_2029 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 425:53]
node _T_2030 = and(_T_2028, _T_2029) @[el2_lsu_bus_buffer.scala 425:41]
node _T_2031 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 425:83]
node _T_2032 = and(_T_2030, _T_2031) @[el2_lsu_bus_buffer.scala 425:71]
node _T_2033 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 425:104]
node _T_2034 = and(_T_2032, _T_2033) @[el2_lsu_bus_buffer.scala 425:92]
node _T_2035 = or(_T_2027, _T_2034) @[el2_lsu_bus_buffer.scala 424:86]
node _T_2036 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 426:17]
node _T_2037 = and(_T_2036, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 426:35]
node _T_2038 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 426:64]
node _T_2039 = and(_T_2037, _T_2038) @[el2_lsu_bus_buffer.scala 426:52]
node _T_2040 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 426:85]
node _T_2041 = and(_T_2039, _T_2040) @[el2_lsu_bus_buffer.scala 426:73]
node _T_2042 = or(_T_2035, _T_2041) @[el2_lsu_bus_buffer.scala 425:114]
node _T_2043 = and(_T_2022, _T_2042) @[el2_lsu_bus_buffer.scala 423:113]
node _T_2044 = bits(buf_age[0], 1, 1) @[el2_lsu_bus_buffer.scala 426:109]
node _T_2045 = or(_T_2043, _T_2044) @[el2_lsu_bus_buffer.scala 426:97]
node _T_2046 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:83]
node _T_2047 = and(_T_2046, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 423:94]
node _T_2048 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 424:20]
node _T_2049 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 424:47]
node _T_2050 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:59]
node _T_2051 = and(_T_2049, _T_2050) @[el2_lsu_bus_buffer.scala 424:57]
node _T_2052 = or(_T_2048, _T_2051) @[el2_lsu_bus_buffer.scala 424:31]
node _T_2053 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 425:23]
node _T_2054 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 425:53]
node _T_2055 = and(_T_2053, _T_2054) @[el2_lsu_bus_buffer.scala 425:41]
node _T_2056 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 425:83]
node _T_2057 = and(_T_2055, _T_2056) @[el2_lsu_bus_buffer.scala 425:71]
node _T_2058 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 425:104]
node _T_2059 = and(_T_2057, _T_2058) @[el2_lsu_bus_buffer.scala 425:92]
node _T_2060 = or(_T_2052, _T_2059) @[el2_lsu_bus_buffer.scala 424:86]
node _T_2061 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 426:17]
node _T_2062 = and(_T_2061, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 426:35]
node _T_2063 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 426:64]
node _T_2064 = and(_T_2062, _T_2063) @[el2_lsu_bus_buffer.scala 426:52]
node _T_2065 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 426:85]
node _T_2066 = and(_T_2064, _T_2065) @[el2_lsu_bus_buffer.scala 426:73]
node _T_2067 = or(_T_2060, _T_2066) @[el2_lsu_bus_buffer.scala 425:114]
node _T_2068 = and(_T_2047, _T_2067) @[el2_lsu_bus_buffer.scala 423:113]
node _T_2069 = bits(buf_age[0], 2, 2) @[el2_lsu_bus_buffer.scala 426:109]
node _T_2070 = or(_T_2068, _T_2069) @[el2_lsu_bus_buffer.scala 426:97]
node _T_2071 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:83]
node _T_2072 = and(_T_2071, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 423:94]
node _T_2073 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 424:20]
node _T_2074 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 424:47]
node _T_2075 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:59]
node _T_2076 = and(_T_2074, _T_2075) @[el2_lsu_bus_buffer.scala 424:57]
node _T_2077 = or(_T_2073, _T_2076) @[el2_lsu_bus_buffer.scala 424:31]
node _T_2078 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 425:23]
node _T_2079 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 425:53]
node _T_2080 = and(_T_2078, _T_2079) @[el2_lsu_bus_buffer.scala 425:41]
node _T_2081 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 425:83]
node _T_2082 = and(_T_2080, _T_2081) @[el2_lsu_bus_buffer.scala 425:71]
node _T_2083 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 425:104]
node _T_2084 = and(_T_2082, _T_2083) @[el2_lsu_bus_buffer.scala 425:92]
node _T_2085 = or(_T_2077, _T_2084) @[el2_lsu_bus_buffer.scala 424:86]
node _T_2086 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 426:17]
node _T_2087 = and(_T_2086, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 426:35]
node _T_2088 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 426:64]
node _T_2089 = and(_T_2087, _T_2088) @[el2_lsu_bus_buffer.scala 426:52]
node _T_2090 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 426:85]
node _T_2091 = and(_T_2089, _T_2090) @[el2_lsu_bus_buffer.scala 426:73]
node _T_2092 = or(_T_2085, _T_2091) @[el2_lsu_bus_buffer.scala 425:114]
node _T_2093 = and(_T_2072, _T_2092) @[el2_lsu_bus_buffer.scala 423:113]
node _T_2094 = bits(buf_age[0], 3, 3) @[el2_lsu_bus_buffer.scala 426:109]
node _T_2095 = or(_T_2093, _T_2094) @[el2_lsu_bus_buffer.scala 426:97]
node _T_2096 = cat(_T_2095, _T_2070) @[Cat.scala 29:58]
node _T_2097 = cat(_T_2096, _T_2045) @[Cat.scala 29:58]
node buf_age_in_0 = cat(_T_2097, _T_2020) @[Cat.scala 29:58]
node _T_2098 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:83]
node _T_2099 = and(_T_2098, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 423:94]
node _T_2100 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 424:20]
node _T_2101 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 424:47]
node _T_2102 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:59]
node _T_2103 = and(_T_2101, _T_2102) @[el2_lsu_bus_buffer.scala 424:57]
node _T_2104 = or(_T_2100, _T_2103) @[el2_lsu_bus_buffer.scala 424:31]
node _T_2105 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 425:23]
node _T_2106 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 425:53]
node _T_2107 = and(_T_2105, _T_2106) @[el2_lsu_bus_buffer.scala 425:41]
node _T_2108 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 425:83]
node _T_2109 = and(_T_2107, _T_2108) @[el2_lsu_bus_buffer.scala 425:71]
node _T_2110 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 425:104]
node _T_2111 = and(_T_2109, _T_2110) @[el2_lsu_bus_buffer.scala 425:92]
node _T_2112 = or(_T_2104, _T_2111) @[el2_lsu_bus_buffer.scala 424:86]
node _T_2113 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 426:17]
node _T_2114 = and(_T_2113, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 426:35]
node _T_2115 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 426:64]
node _T_2116 = and(_T_2114, _T_2115) @[el2_lsu_bus_buffer.scala 426:52]
node _T_2117 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 426:85]
node _T_2118 = and(_T_2116, _T_2117) @[el2_lsu_bus_buffer.scala 426:73]
node _T_2119 = or(_T_2112, _T_2118) @[el2_lsu_bus_buffer.scala 425:114]
node _T_2120 = and(_T_2099, _T_2119) @[el2_lsu_bus_buffer.scala 423:113]
node _T_2121 = bits(buf_age[1], 0, 0) @[el2_lsu_bus_buffer.scala 426:109]
node _T_2122 = or(_T_2120, _T_2121) @[el2_lsu_bus_buffer.scala 426:97]
node _T_2123 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:83]
node _T_2124 = and(_T_2123, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 423:94]
node _T_2125 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 424:20]
node _T_2126 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 424:47]
node _T_2127 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:59]
node _T_2128 = and(_T_2126, _T_2127) @[el2_lsu_bus_buffer.scala 424:57]
node _T_2129 = or(_T_2125, _T_2128) @[el2_lsu_bus_buffer.scala 424:31]
node _T_2130 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 425:23]
node _T_2131 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 425:53]
node _T_2132 = and(_T_2130, _T_2131) @[el2_lsu_bus_buffer.scala 425:41]
node _T_2133 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 425:83]
node _T_2134 = and(_T_2132, _T_2133) @[el2_lsu_bus_buffer.scala 425:71]
node _T_2135 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 425:104]
node _T_2136 = and(_T_2134, _T_2135) @[el2_lsu_bus_buffer.scala 425:92]
node _T_2137 = or(_T_2129, _T_2136) @[el2_lsu_bus_buffer.scala 424:86]
node _T_2138 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 426:17]
node _T_2139 = and(_T_2138, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 426:35]
node _T_2140 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 426:64]
node _T_2141 = and(_T_2139, _T_2140) @[el2_lsu_bus_buffer.scala 426:52]
node _T_2142 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 426:85]
node _T_2143 = and(_T_2141, _T_2142) @[el2_lsu_bus_buffer.scala 426:73]
node _T_2144 = or(_T_2137, _T_2143) @[el2_lsu_bus_buffer.scala 425:114]
node _T_2145 = and(_T_2124, _T_2144) @[el2_lsu_bus_buffer.scala 423:113]
node _T_2146 = bits(buf_age[1], 1, 1) @[el2_lsu_bus_buffer.scala 426:109]
node _T_2147 = or(_T_2145, _T_2146) @[el2_lsu_bus_buffer.scala 426:97]
node _T_2148 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:83]
node _T_2149 = and(_T_2148, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 423:94]
node _T_2150 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 424:20]
node _T_2151 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 424:47]
node _T_2152 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:59]
node _T_2153 = and(_T_2151, _T_2152) @[el2_lsu_bus_buffer.scala 424:57]
node _T_2154 = or(_T_2150, _T_2153) @[el2_lsu_bus_buffer.scala 424:31]
node _T_2155 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 425:23]
node _T_2156 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 425:53]
node _T_2157 = and(_T_2155, _T_2156) @[el2_lsu_bus_buffer.scala 425:41]
node _T_2158 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 425:83]
node _T_2159 = and(_T_2157, _T_2158) @[el2_lsu_bus_buffer.scala 425:71]
node _T_2160 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 425:104]
node _T_2161 = and(_T_2159, _T_2160) @[el2_lsu_bus_buffer.scala 425:92]
node _T_2162 = or(_T_2154, _T_2161) @[el2_lsu_bus_buffer.scala 424:86]
node _T_2163 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 426:17]
node _T_2164 = and(_T_2163, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 426:35]
node _T_2165 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 426:64]
node _T_2166 = and(_T_2164, _T_2165) @[el2_lsu_bus_buffer.scala 426:52]
node _T_2167 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 426:85]
node _T_2168 = and(_T_2166, _T_2167) @[el2_lsu_bus_buffer.scala 426:73]
node _T_2169 = or(_T_2162, _T_2168) @[el2_lsu_bus_buffer.scala 425:114]
node _T_2170 = and(_T_2149, _T_2169) @[el2_lsu_bus_buffer.scala 423:113]
node _T_2171 = bits(buf_age[1], 2, 2) @[el2_lsu_bus_buffer.scala 426:109]
node _T_2172 = or(_T_2170, _T_2171) @[el2_lsu_bus_buffer.scala 426:97]
node _T_2173 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:83]
node _T_2174 = and(_T_2173, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 423:94]
node _T_2175 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 424:20]
node _T_2176 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 424:47]
node _T_2177 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:59]
node _T_2178 = and(_T_2176, _T_2177) @[el2_lsu_bus_buffer.scala 424:57]
node _T_2179 = or(_T_2175, _T_2178) @[el2_lsu_bus_buffer.scala 424:31]
node _T_2180 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 425:23]
node _T_2181 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 425:53]
node _T_2182 = and(_T_2180, _T_2181) @[el2_lsu_bus_buffer.scala 425:41]
node _T_2183 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 425:83]
node _T_2184 = and(_T_2182, _T_2183) @[el2_lsu_bus_buffer.scala 425:71]
node _T_2185 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 425:104]
node _T_2186 = and(_T_2184, _T_2185) @[el2_lsu_bus_buffer.scala 425:92]
node _T_2187 = or(_T_2179, _T_2186) @[el2_lsu_bus_buffer.scala 424:86]
node _T_2188 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 426:17]
node _T_2189 = and(_T_2188, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 426:35]
node _T_2190 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 426:64]
node _T_2191 = and(_T_2189, _T_2190) @[el2_lsu_bus_buffer.scala 426:52]
node _T_2192 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 426:85]
node _T_2193 = and(_T_2191, _T_2192) @[el2_lsu_bus_buffer.scala 426:73]
node _T_2194 = or(_T_2187, _T_2193) @[el2_lsu_bus_buffer.scala 425:114]
node _T_2195 = and(_T_2174, _T_2194) @[el2_lsu_bus_buffer.scala 423:113]
node _T_2196 = bits(buf_age[1], 3, 3) @[el2_lsu_bus_buffer.scala 426:109]
node _T_2197 = or(_T_2195, _T_2196) @[el2_lsu_bus_buffer.scala 426:97]
node _T_2198 = cat(_T_2197, _T_2172) @[Cat.scala 29:58]
node _T_2199 = cat(_T_2198, _T_2147) @[Cat.scala 29:58]
node buf_age_in_1 = cat(_T_2199, _T_2122) @[Cat.scala 29:58]
node _T_2200 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:83]
node _T_2201 = and(_T_2200, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 423:94]
node _T_2202 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 424:20]
node _T_2203 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 424:47]
node _T_2204 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:59]
node _T_2205 = and(_T_2203, _T_2204) @[el2_lsu_bus_buffer.scala 424:57]
node _T_2206 = or(_T_2202, _T_2205) @[el2_lsu_bus_buffer.scala 424:31]
node _T_2207 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 425:23]
node _T_2208 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 425:53]
node _T_2209 = and(_T_2207, _T_2208) @[el2_lsu_bus_buffer.scala 425:41]
node _T_2210 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 425:83]
node _T_2211 = and(_T_2209, _T_2210) @[el2_lsu_bus_buffer.scala 425:71]
node _T_2212 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 425:104]
node _T_2213 = and(_T_2211, _T_2212) @[el2_lsu_bus_buffer.scala 425:92]
node _T_2214 = or(_T_2206, _T_2213) @[el2_lsu_bus_buffer.scala 424:86]
node _T_2215 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 426:17]
node _T_2216 = and(_T_2215, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 426:35]
node _T_2217 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 426:64]
node _T_2218 = and(_T_2216, _T_2217) @[el2_lsu_bus_buffer.scala 426:52]
node _T_2219 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 426:85]
node _T_2220 = and(_T_2218, _T_2219) @[el2_lsu_bus_buffer.scala 426:73]
node _T_2221 = or(_T_2214, _T_2220) @[el2_lsu_bus_buffer.scala 425:114]
node _T_2222 = and(_T_2201, _T_2221) @[el2_lsu_bus_buffer.scala 423:113]
node _T_2223 = bits(buf_age[2], 0, 0) @[el2_lsu_bus_buffer.scala 426:109]
node _T_2224 = or(_T_2222, _T_2223) @[el2_lsu_bus_buffer.scala 426:97]
node _T_2225 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:83]
node _T_2226 = and(_T_2225, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 423:94]
node _T_2227 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 424:20]
node _T_2228 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 424:47]
node _T_2229 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:59]
node _T_2230 = and(_T_2228, _T_2229) @[el2_lsu_bus_buffer.scala 424:57]
node _T_2231 = or(_T_2227, _T_2230) @[el2_lsu_bus_buffer.scala 424:31]
node _T_2232 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 425:23]
node _T_2233 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 425:53]
node _T_2234 = and(_T_2232, _T_2233) @[el2_lsu_bus_buffer.scala 425:41]
node _T_2235 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 425:83]
node _T_2236 = and(_T_2234, _T_2235) @[el2_lsu_bus_buffer.scala 425:71]
node _T_2237 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 425:104]
node _T_2238 = and(_T_2236, _T_2237) @[el2_lsu_bus_buffer.scala 425:92]
node _T_2239 = or(_T_2231, _T_2238) @[el2_lsu_bus_buffer.scala 424:86]
node _T_2240 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 426:17]
node _T_2241 = and(_T_2240, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 426:35]
node _T_2242 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 426:64]
node _T_2243 = and(_T_2241, _T_2242) @[el2_lsu_bus_buffer.scala 426:52]
node _T_2244 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 426:85]
node _T_2245 = and(_T_2243, _T_2244) @[el2_lsu_bus_buffer.scala 426:73]
node _T_2246 = or(_T_2239, _T_2245) @[el2_lsu_bus_buffer.scala 425:114]
node _T_2247 = and(_T_2226, _T_2246) @[el2_lsu_bus_buffer.scala 423:113]
node _T_2248 = bits(buf_age[2], 1, 1) @[el2_lsu_bus_buffer.scala 426:109]
node _T_2249 = or(_T_2247, _T_2248) @[el2_lsu_bus_buffer.scala 426:97]
node _T_2250 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:83]
node _T_2251 = and(_T_2250, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 423:94]
node _T_2252 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 424:20]
node _T_2253 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 424:47]
node _T_2254 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:59]
node _T_2255 = and(_T_2253, _T_2254) @[el2_lsu_bus_buffer.scala 424:57]
node _T_2256 = or(_T_2252, _T_2255) @[el2_lsu_bus_buffer.scala 424:31]
node _T_2257 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 425:23]
node _T_2258 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 425:53]
node _T_2259 = and(_T_2257, _T_2258) @[el2_lsu_bus_buffer.scala 425:41]
node _T_2260 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 425:83]
node _T_2261 = and(_T_2259, _T_2260) @[el2_lsu_bus_buffer.scala 425:71]
node _T_2262 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 425:104]
node _T_2263 = and(_T_2261, _T_2262) @[el2_lsu_bus_buffer.scala 425:92]
node _T_2264 = or(_T_2256, _T_2263) @[el2_lsu_bus_buffer.scala 424:86]
node _T_2265 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 426:17]
node _T_2266 = and(_T_2265, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 426:35]
node _T_2267 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 426:64]
node _T_2268 = and(_T_2266, _T_2267) @[el2_lsu_bus_buffer.scala 426:52]
node _T_2269 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 426:85]
node _T_2270 = and(_T_2268, _T_2269) @[el2_lsu_bus_buffer.scala 426:73]
node _T_2271 = or(_T_2264, _T_2270) @[el2_lsu_bus_buffer.scala 425:114]
node _T_2272 = and(_T_2251, _T_2271) @[el2_lsu_bus_buffer.scala 423:113]
node _T_2273 = bits(buf_age[2], 2, 2) @[el2_lsu_bus_buffer.scala 426:109]
node _T_2274 = or(_T_2272, _T_2273) @[el2_lsu_bus_buffer.scala 426:97]
node _T_2275 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:83]
node _T_2276 = and(_T_2275, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 423:94]
node _T_2277 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 424:20]
node _T_2278 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 424:47]
node _T_2279 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:59]
node _T_2280 = and(_T_2278, _T_2279) @[el2_lsu_bus_buffer.scala 424:57]
node _T_2281 = or(_T_2277, _T_2280) @[el2_lsu_bus_buffer.scala 424:31]
node _T_2282 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 425:23]
node _T_2283 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 425:53]
node _T_2284 = and(_T_2282, _T_2283) @[el2_lsu_bus_buffer.scala 425:41]
node _T_2285 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 425:83]
node _T_2286 = and(_T_2284, _T_2285) @[el2_lsu_bus_buffer.scala 425:71]
node _T_2287 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 425:104]
node _T_2288 = and(_T_2286, _T_2287) @[el2_lsu_bus_buffer.scala 425:92]
node _T_2289 = or(_T_2281, _T_2288) @[el2_lsu_bus_buffer.scala 424:86]
node _T_2290 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 426:17]
node _T_2291 = and(_T_2290, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 426:35]
node _T_2292 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 426:64]
node _T_2293 = and(_T_2291, _T_2292) @[el2_lsu_bus_buffer.scala 426:52]
node _T_2294 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 426:85]
node _T_2295 = and(_T_2293, _T_2294) @[el2_lsu_bus_buffer.scala 426:73]
node _T_2296 = or(_T_2289, _T_2295) @[el2_lsu_bus_buffer.scala 425:114]
node _T_2297 = and(_T_2276, _T_2296) @[el2_lsu_bus_buffer.scala 423:113]
node _T_2298 = bits(buf_age[2], 3, 3) @[el2_lsu_bus_buffer.scala 426:109]
node _T_2299 = or(_T_2297, _T_2298) @[el2_lsu_bus_buffer.scala 426:97]
node _T_2300 = cat(_T_2299, _T_2274) @[Cat.scala 29:58]
node _T_2301 = cat(_T_2300, _T_2249) @[Cat.scala 29:58]
node buf_age_in_2 = cat(_T_2301, _T_2224) @[Cat.scala 29:58]
node _T_2302 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:83]
node _T_2303 = and(_T_2302, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 423:94]
node _T_2304 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 424:20]
node _T_2305 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 424:47]
node _T_2306 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:59]
node _T_2307 = and(_T_2305, _T_2306) @[el2_lsu_bus_buffer.scala 424:57]
node _T_2308 = or(_T_2304, _T_2307) @[el2_lsu_bus_buffer.scala 424:31]
node _T_2309 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 425:23]
node _T_2310 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 425:53]
node _T_2311 = and(_T_2309, _T_2310) @[el2_lsu_bus_buffer.scala 425:41]
node _T_2312 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 425:83]
node _T_2313 = and(_T_2311, _T_2312) @[el2_lsu_bus_buffer.scala 425:71]
node _T_2314 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 425:104]
node _T_2315 = and(_T_2313, _T_2314) @[el2_lsu_bus_buffer.scala 425:92]
node _T_2316 = or(_T_2308, _T_2315) @[el2_lsu_bus_buffer.scala 424:86]
node _T_2317 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 426:17]
node _T_2318 = and(_T_2317, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 426:35]
node _T_2319 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 426:64]
node _T_2320 = and(_T_2318, _T_2319) @[el2_lsu_bus_buffer.scala 426:52]
node _T_2321 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 426:85]
node _T_2322 = and(_T_2320, _T_2321) @[el2_lsu_bus_buffer.scala 426:73]
node _T_2323 = or(_T_2316, _T_2322) @[el2_lsu_bus_buffer.scala 425:114]
node _T_2324 = and(_T_2303, _T_2323) @[el2_lsu_bus_buffer.scala 423:113]
node _T_2325 = bits(buf_age[3], 0, 0) @[el2_lsu_bus_buffer.scala 426:109]
node _T_2326 = or(_T_2324, _T_2325) @[el2_lsu_bus_buffer.scala 426:97]
node _T_2327 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:83]
node _T_2328 = and(_T_2327, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 423:94]
node _T_2329 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 424:20]
node _T_2330 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 424:47]
node _T_2331 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:59]
node _T_2332 = and(_T_2330, _T_2331) @[el2_lsu_bus_buffer.scala 424:57]
node _T_2333 = or(_T_2329, _T_2332) @[el2_lsu_bus_buffer.scala 424:31]
node _T_2334 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 425:23]
node _T_2335 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 425:53]
node _T_2336 = and(_T_2334, _T_2335) @[el2_lsu_bus_buffer.scala 425:41]
node _T_2337 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 425:83]
node _T_2338 = and(_T_2336, _T_2337) @[el2_lsu_bus_buffer.scala 425:71]
node _T_2339 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 425:104]
node _T_2340 = and(_T_2338, _T_2339) @[el2_lsu_bus_buffer.scala 425:92]
node _T_2341 = or(_T_2333, _T_2340) @[el2_lsu_bus_buffer.scala 424:86]
node _T_2342 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 426:17]
node _T_2343 = and(_T_2342, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 426:35]
node _T_2344 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 426:64]
node _T_2345 = and(_T_2343, _T_2344) @[el2_lsu_bus_buffer.scala 426:52]
node _T_2346 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 426:85]
node _T_2347 = and(_T_2345, _T_2346) @[el2_lsu_bus_buffer.scala 426:73]
node _T_2348 = or(_T_2341, _T_2347) @[el2_lsu_bus_buffer.scala 425:114]
node _T_2349 = and(_T_2328, _T_2348) @[el2_lsu_bus_buffer.scala 423:113]
node _T_2350 = bits(buf_age[3], 1, 1) @[el2_lsu_bus_buffer.scala 426:109]
node _T_2351 = or(_T_2349, _T_2350) @[el2_lsu_bus_buffer.scala 426:97]
node _T_2352 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:83]
node _T_2353 = and(_T_2352, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 423:94]
node _T_2354 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 424:20]
node _T_2355 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 424:47]
node _T_2356 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:59]
node _T_2357 = and(_T_2355, _T_2356) @[el2_lsu_bus_buffer.scala 424:57]
node _T_2358 = or(_T_2354, _T_2357) @[el2_lsu_bus_buffer.scala 424:31]
node _T_2359 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 425:23]
node _T_2360 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 425:53]
node _T_2361 = and(_T_2359, _T_2360) @[el2_lsu_bus_buffer.scala 425:41]
node _T_2362 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 425:83]
node _T_2363 = and(_T_2361, _T_2362) @[el2_lsu_bus_buffer.scala 425:71]
node _T_2364 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 425:104]
node _T_2365 = and(_T_2363, _T_2364) @[el2_lsu_bus_buffer.scala 425:92]
node _T_2366 = or(_T_2358, _T_2365) @[el2_lsu_bus_buffer.scala 424:86]
node _T_2367 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 426:17]
node _T_2368 = and(_T_2367, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 426:35]
node _T_2369 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 426:64]
node _T_2370 = and(_T_2368, _T_2369) @[el2_lsu_bus_buffer.scala 426:52]
node _T_2371 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 426:85]
node _T_2372 = and(_T_2370, _T_2371) @[el2_lsu_bus_buffer.scala 426:73]
node _T_2373 = or(_T_2366, _T_2372) @[el2_lsu_bus_buffer.scala 425:114]
node _T_2374 = and(_T_2353, _T_2373) @[el2_lsu_bus_buffer.scala 423:113]
node _T_2375 = bits(buf_age[3], 2, 2) @[el2_lsu_bus_buffer.scala 426:109]
node _T_2376 = or(_T_2374, _T_2375) @[el2_lsu_bus_buffer.scala 426:97]
node _T_2377 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:83]
node _T_2378 = and(_T_2377, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 423:94]
node _T_2379 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 424:20]
node _T_2380 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 424:47]
node _T_2381 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:59]
node _T_2382 = and(_T_2380, _T_2381) @[el2_lsu_bus_buffer.scala 424:57]
node _T_2383 = or(_T_2379, _T_2382) @[el2_lsu_bus_buffer.scala 424:31]
node _T_2384 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 425:23]
node _T_2385 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 425:53]
node _T_2386 = and(_T_2384, _T_2385) @[el2_lsu_bus_buffer.scala 425:41]
node _T_2387 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 425:83]
node _T_2388 = and(_T_2386, _T_2387) @[el2_lsu_bus_buffer.scala 425:71]
node _T_2389 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 425:104]
node _T_2390 = and(_T_2388, _T_2389) @[el2_lsu_bus_buffer.scala 425:92]
node _T_2391 = or(_T_2383, _T_2390) @[el2_lsu_bus_buffer.scala 424:86]
node _T_2392 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 426:17]
node _T_2393 = and(_T_2392, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 426:35]
node _T_2394 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 426:64]
node _T_2395 = and(_T_2393, _T_2394) @[el2_lsu_bus_buffer.scala 426:52]
node _T_2396 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 426:85]
node _T_2397 = and(_T_2395, _T_2396) @[el2_lsu_bus_buffer.scala 426:73]
node _T_2398 = or(_T_2391, _T_2397) @[el2_lsu_bus_buffer.scala 425:114]
node _T_2399 = and(_T_2378, _T_2398) @[el2_lsu_bus_buffer.scala 423:113]
node _T_2400 = bits(buf_age[3], 3, 3) @[el2_lsu_bus_buffer.scala 426:109]
node _T_2401 = or(_T_2399, _T_2400) @[el2_lsu_bus_buffer.scala 426:97]
node _T_2402 = cat(_T_2401, _T_2376) @[Cat.scala 29:58]
node _T_2403 = cat(_T_2402, _T_2351) @[Cat.scala 29:58]
node buf_age_in_3 = cat(_T_2403, _T_2326) @[Cat.scala 29:58]
2020-11-06 22:37:40 +08:00
wire buf_ageQ : UInt<4>[4] @[el2_lsu_bus_buffer.scala 427:22]
buf_ageQ[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 428:12]
buf_ageQ[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 428:12]
buf_ageQ[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 428:12]
buf_ageQ[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 428:12]
2020-11-07 20:07:56 +08:00
node _T_2404 = bits(buf_ageQ[0], 0, 0) @[el2_lsu_bus_buffer.scala 429:74]
node _T_2405 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:94]
node _T_2406 = and(_T_2405, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 429:104]
node _T_2407 = and(_T_2404, _T_2406) @[el2_lsu_bus_buffer.scala 429:78]
node _T_2408 = bits(buf_ageQ[0], 1, 1) @[el2_lsu_bus_buffer.scala 429:74]
node _T_2409 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:94]
node _T_2410 = and(_T_2409, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 429:104]
node _T_2411 = and(_T_2408, _T_2410) @[el2_lsu_bus_buffer.scala 429:78]
node _T_2412 = bits(buf_ageQ[0], 2, 2) @[el2_lsu_bus_buffer.scala 429:74]
node _T_2413 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:94]
node _T_2414 = and(_T_2413, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 429:104]
node _T_2415 = and(_T_2412, _T_2414) @[el2_lsu_bus_buffer.scala 429:78]
node _T_2416 = bits(buf_ageQ[0], 3, 3) @[el2_lsu_bus_buffer.scala 429:74]
node _T_2417 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:94]
node _T_2418 = and(_T_2417, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 429:104]
node _T_2419 = and(_T_2416, _T_2418) @[el2_lsu_bus_buffer.scala 429:78]
node _T_2420 = cat(_T_2419, _T_2415) @[Cat.scala 29:58]
node _T_2421 = cat(_T_2420, _T_2411) @[Cat.scala 29:58]
node _T_2422 = cat(_T_2421, _T_2407) @[Cat.scala 29:58]
node _T_2423 = bits(buf_ageQ[1], 0, 0) @[el2_lsu_bus_buffer.scala 429:74]
node _T_2424 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:94]
node _T_2425 = and(_T_2424, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 429:104]
node _T_2426 = and(_T_2423, _T_2425) @[el2_lsu_bus_buffer.scala 429:78]
node _T_2427 = bits(buf_ageQ[1], 1, 1) @[el2_lsu_bus_buffer.scala 429:74]
node _T_2428 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:94]
node _T_2429 = and(_T_2428, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 429:104]
node _T_2430 = and(_T_2427, _T_2429) @[el2_lsu_bus_buffer.scala 429:78]
node _T_2431 = bits(buf_ageQ[1], 2, 2) @[el2_lsu_bus_buffer.scala 429:74]
node _T_2432 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:94]
node _T_2433 = and(_T_2432, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 429:104]
node _T_2434 = and(_T_2431, _T_2433) @[el2_lsu_bus_buffer.scala 429:78]
node _T_2435 = bits(buf_ageQ[1], 3, 3) @[el2_lsu_bus_buffer.scala 429:74]
node _T_2436 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:94]
node _T_2437 = and(_T_2436, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 429:104]
node _T_2438 = and(_T_2435, _T_2437) @[el2_lsu_bus_buffer.scala 429:78]
node _T_2439 = cat(_T_2438, _T_2434) @[Cat.scala 29:58]
node _T_2440 = cat(_T_2439, _T_2430) @[Cat.scala 29:58]
node _T_2441 = cat(_T_2440, _T_2426) @[Cat.scala 29:58]
node _T_2442 = bits(buf_ageQ[2], 0, 0) @[el2_lsu_bus_buffer.scala 429:74]
node _T_2443 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:94]
node _T_2444 = and(_T_2443, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 429:104]
node _T_2445 = and(_T_2442, _T_2444) @[el2_lsu_bus_buffer.scala 429:78]
node _T_2446 = bits(buf_ageQ[2], 1, 1) @[el2_lsu_bus_buffer.scala 429:74]
node _T_2447 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:94]
node _T_2448 = and(_T_2447, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 429:104]
node _T_2449 = and(_T_2446, _T_2448) @[el2_lsu_bus_buffer.scala 429:78]
node _T_2450 = bits(buf_ageQ[2], 2, 2) @[el2_lsu_bus_buffer.scala 429:74]
node _T_2451 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:94]
node _T_2452 = and(_T_2451, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 429:104]
node _T_2453 = and(_T_2450, _T_2452) @[el2_lsu_bus_buffer.scala 429:78]
node _T_2454 = bits(buf_ageQ[2], 3, 3) @[el2_lsu_bus_buffer.scala 429:74]
node _T_2455 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:94]
node _T_2456 = and(_T_2455, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 429:104]
node _T_2457 = and(_T_2454, _T_2456) @[el2_lsu_bus_buffer.scala 429:78]
node _T_2458 = cat(_T_2457, _T_2453) @[Cat.scala 29:58]
node _T_2459 = cat(_T_2458, _T_2449) @[Cat.scala 29:58]
node _T_2460 = cat(_T_2459, _T_2445) @[Cat.scala 29:58]
node _T_2461 = bits(buf_ageQ[3], 0, 0) @[el2_lsu_bus_buffer.scala 429:74]
node _T_2462 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:94]
node _T_2463 = and(_T_2462, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 429:104]
node _T_2464 = and(_T_2461, _T_2463) @[el2_lsu_bus_buffer.scala 429:78]
node _T_2465 = bits(buf_ageQ[3], 1, 1) @[el2_lsu_bus_buffer.scala 429:74]
node _T_2466 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:94]
node _T_2467 = and(_T_2466, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 429:104]
node _T_2468 = and(_T_2465, _T_2467) @[el2_lsu_bus_buffer.scala 429:78]
node _T_2469 = bits(buf_ageQ[3], 2, 2) @[el2_lsu_bus_buffer.scala 429:74]
node _T_2470 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:94]
node _T_2471 = and(_T_2470, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 429:104]
node _T_2472 = and(_T_2469, _T_2471) @[el2_lsu_bus_buffer.scala 429:78]
node _T_2473 = bits(buf_ageQ[3], 3, 3) @[el2_lsu_bus_buffer.scala 429:74]
node _T_2474 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 429:94]
node _T_2475 = and(_T_2474, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 429:104]
node _T_2476 = and(_T_2473, _T_2475) @[el2_lsu_bus_buffer.scala 429:78]
node _T_2477 = cat(_T_2476, _T_2472) @[Cat.scala 29:58]
node _T_2478 = cat(_T_2477, _T_2468) @[Cat.scala 29:58]
node _T_2479 = cat(_T_2478, _T_2464) @[Cat.scala 29:58]
buf_age[0] <= _T_2422 @[el2_lsu_bus_buffer.scala 429:13]
buf_age[1] <= _T_2441 @[el2_lsu_bus_buffer.scala 429:13]
buf_age[2] <= _T_2460 @[el2_lsu_bus_buffer.scala 429:13]
buf_age[3] <= _T_2479 @[el2_lsu_bus_buffer.scala 429:13]
node _T_2480 = eq(UInt<1>("h00"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_2481 = bits(buf_age[0], 0, 0) @[el2_lsu_bus_buffer.scala 430:102]
node _T_2482 = eq(_T_2481, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:91]
node _T_2483 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 430:121]
node _T_2484 = and(_T_2482, _T_2483) @[el2_lsu_bus_buffer.scala 430:106]
node _T_2485 = mux(_T_2480, UInt<1>("h00"), _T_2484) @[el2_lsu_bus_buffer.scala 430:74]
node _T_2486 = eq(UInt<1>("h00"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_2487 = bits(buf_age[0], 1, 1) @[el2_lsu_bus_buffer.scala 430:102]
node _T_2488 = eq(_T_2487, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:91]
node _T_2489 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 430:121]
node _T_2490 = and(_T_2488, _T_2489) @[el2_lsu_bus_buffer.scala 430:106]
node _T_2491 = mux(_T_2486, UInt<1>("h00"), _T_2490) @[el2_lsu_bus_buffer.scala 430:74]
node _T_2492 = eq(UInt<1>("h00"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_2493 = bits(buf_age[0], 2, 2) @[el2_lsu_bus_buffer.scala 430:102]
node _T_2494 = eq(_T_2493, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:91]
node _T_2495 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 430:121]
node _T_2496 = and(_T_2494, _T_2495) @[el2_lsu_bus_buffer.scala 430:106]
node _T_2497 = mux(_T_2492, UInt<1>("h00"), _T_2496) @[el2_lsu_bus_buffer.scala 430:74]
node _T_2498 = eq(UInt<1>("h00"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_2499 = bits(buf_age[0], 3, 3) @[el2_lsu_bus_buffer.scala 430:102]
node _T_2500 = eq(_T_2499, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:91]
node _T_2501 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 430:121]
node _T_2502 = and(_T_2500, _T_2501) @[el2_lsu_bus_buffer.scala 430:106]
node _T_2503 = mux(_T_2498, UInt<1>("h00"), _T_2502) @[el2_lsu_bus_buffer.scala 430:74]
node _T_2504 = cat(_T_2503, _T_2497) @[Cat.scala 29:58]
node _T_2505 = cat(_T_2504, _T_2491) @[Cat.scala 29:58]
node _T_2506 = cat(_T_2505, _T_2485) @[Cat.scala 29:58]
node _T_2507 = eq(UInt<1>("h01"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_2508 = bits(buf_age[1], 0, 0) @[el2_lsu_bus_buffer.scala 430:102]
node _T_2509 = eq(_T_2508, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:91]
node _T_2510 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 430:121]
node _T_2511 = and(_T_2509, _T_2510) @[el2_lsu_bus_buffer.scala 430:106]
node _T_2512 = mux(_T_2507, UInt<1>("h00"), _T_2511) @[el2_lsu_bus_buffer.scala 430:74]
node _T_2513 = eq(UInt<1>("h01"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_2514 = bits(buf_age[1], 1, 1) @[el2_lsu_bus_buffer.scala 430:102]
node _T_2515 = eq(_T_2514, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:91]
node _T_2516 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 430:121]
node _T_2517 = and(_T_2515, _T_2516) @[el2_lsu_bus_buffer.scala 430:106]
node _T_2518 = mux(_T_2513, UInt<1>("h00"), _T_2517) @[el2_lsu_bus_buffer.scala 430:74]
node _T_2519 = eq(UInt<1>("h01"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_2520 = bits(buf_age[1], 2, 2) @[el2_lsu_bus_buffer.scala 430:102]
node _T_2521 = eq(_T_2520, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:91]
node _T_2522 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 430:121]
node _T_2523 = and(_T_2521, _T_2522) @[el2_lsu_bus_buffer.scala 430:106]
node _T_2524 = mux(_T_2519, UInt<1>("h00"), _T_2523) @[el2_lsu_bus_buffer.scala 430:74]
node _T_2525 = eq(UInt<1>("h01"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_2526 = bits(buf_age[1], 3, 3) @[el2_lsu_bus_buffer.scala 430:102]
node _T_2527 = eq(_T_2526, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:91]
node _T_2528 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 430:121]
node _T_2529 = and(_T_2527, _T_2528) @[el2_lsu_bus_buffer.scala 430:106]
node _T_2530 = mux(_T_2525, UInt<1>("h00"), _T_2529) @[el2_lsu_bus_buffer.scala 430:74]
node _T_2531 = cat(_T_2530, _T_2524) @[Cat.scala 29:58]
node _T_2532 = cat(_T_2531, _T_2518) @[Cat.scala 29:58]
node _T_2533 = cat(_T_2532, _T_2512) @[Cat.scala 29:58]
node _T_2534 = eq(UInt<2>("h02"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_2535 = bits(buf_age[2], 0, 0) @[el2_lsu_bus_buffer.scala 430:102]
node _T_2536 = eq(_T_2535, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:91]
node _T_2537 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 430:121]
node _T_2538 = and(_T_2536, _T_2537) @[el2_lsu_bus_buffer.scala 430:106]
node _T_2539 = mux(_T_2534, UInt<1>("h00"), _T_2538) @[el2_lsu_bus_buffer.scala 430:74]
node _T_2540 = eq(UInt<2>("h02"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_2541 = bits(buf_age[2], 1, 1) @[el2_lsu_bus_buffer.scala 430:102]
node _T_2542 = eq(_T_2541, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:91]
node _T_2543 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 430:121]
node _T_2544 = and(_T_2542, _T_2543) @[el2_lsu_bus_buffer.scala 430:106]
node _T_2545 = mux(_T_2540, UInt<1>("h00"), _T_2544) @[el2_lsu_bus_buffer.scala 430:74]
node _T_2546 = eq(UInt<2>("h02"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_2547 = bits(buf_age[2], 2, 2) @[el2_lsu_bus_buffer.scala 430:102]
node _T_2548 = eq(_T_2547, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:91]
node _T_2549 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 430:121]
node _T_2550 = and(_T_2548, _T_2549) @[el2_lsu_bus_buffer.scala 430:106]
node _T_2551 = mux(_T_2546, UInt<1>("h00"), _T_2550) @[el2_lsu_bus_buffer.scala 430:74]
node _T_2552 = eq(UInt<2>("h02"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_2553 = bits(buf_age[2], 3, 3) @[el2_lsu_bus_buffer.scala 430:102]
node _T_2554 = eq(_T_2553, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:91]
node _T_2555 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 430:121]
node _T_2556 = and(_T_2554, _T_2555) @[el2_lsu_bus_buffer.scala 430:106]
node _T_2557 = mux(_T_2552, UInt<1>("h00"), _T_2556) @[el2_lsu_bus_buffer.scala 430:74]
node _T_2558 = cat(_T_2557, _T_2551) @[Cat.scala 29:58]
node _T_2559 = cat(_T_2558, _T_2545) @[Cat.scala 29:58]
node _T_2560 = cat(_T_2559, _T_2539) @[Cat.scala 29:58]
node _T_2561 = eq(UInt<2>("h03"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_2562 = bits(buf_age[3], 0, 0) @[el2_lsu_bus_buffer.scala 430:102]
node _T_2563 = eq(_T_2562, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:91]
node _T_2564 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 430:121]
node _T_2565 = and(_T_2563, _T_2564) @[el2_lsu_bus_buffer.scala 430:106]
node _T_2566 = mux(_T_2561, UInt<1>("h00"), _T_2565) @[el2_lsu_bus_buffer.scala 430:74]
node _T_2567 = eq(UInt<2>("h03"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_2568 = bits(buf_age[3], 1, 1) @[el2_lsu_bus_buffer.scala 430:102]
node _T_2569 = eq(_T_2568, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:91]
node _T_2570 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 430:121]
node _T_2571 = and(_T_2569, _T_2570) @[el2_lsu_bus_buffer.scala 430:106]
node _T_2572 = mux(_T_2567, UInt<1>("h00"), _T_2571) @[el2_lsu_bus_buffer.scala 430:74]
node _T_2573 = eq(UInt<2>("h03"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_2574 = bits(buf_age[3], 2, 2) @[el2_lsu_bus_buffer.scala 430:102]
node _T_2575 = eq(_T_2574, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:91]
node _T_2576 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 430:121]
node _T_2577 = and(_T_2575, _T_2576) @[el2_lsu_bus_buffer.scala 430:106]
node _T_2578 = mux(_T_2573, UInt<1>("h00"), _T_2577) @[el2_lsu_bus_buffer.scala 430:74]
node _T_2579 = eq(UInt<2>("h03"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_2580 = bits(buf_age[3], 3, 3) @[el2_lsu_bus_buffer.scala 430:102]
node _T_2581 = eq(_T_2580, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:91]
node _T_2582 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 430:121]
node _T_2583 = and(_T_2581, _T_2582) @[el2_lsu_bus_buffer.scala 430:106]
node _T_2584 = mux(_T_2579, UInt<1>("h00"), _T_2583) @[el2_lsu_bus_buffer.scala 430:74]
node _T_2585 = cat(_T_2584, _T_2578) @[Cat.scala 29:58]
node _T_2586 = cat(_T_2585, _T_2572) @[Cat.scala 29:58]
node _T_2587 = cat(_T_2586, _T_2566) @[Cat.scala 29:58]
buf_age_younger[0] <= _T_2506 @[el2_lsu_bus_buffer.scala 430:21]
buf_age_younger[1] <= _T_2533 @[el2_lsu_bus_buffer.scala 430:21]
buf_age_younger[2] <= _T_2560 @[el2_lsu_bus_buffer.scala 430:21]
buf_age_younger[3] <= _T_2587 @[el2_lsu_bus_buffer.scala 430:21]
node _T_2588 = bits(buf_rspageQ[0], 0, 0) @[el2_lsu_bus_buffer.scala 431:85]
node _T_2589 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 431:104]
node _T_2590 = and(_T_2588, _T_2589) @[el2_lsu_bus_buffer.scala 431:89]
node _T_2591 = bits(buf_rspageQ[0], 1, 1) @[el2_lsu_bus_buffer.scala 431:85]
node _T_2592 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 431:104]
node _T_2593 = and(_T_2591, _T_2592) @[el2_lsu_bus_buffer.scala 431:89]
node _T_2594 = bits(buf_rspageQ[0], 2, 2) @[el2_lsu_bus_buffer.scala 431:85]
node _T_2595 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 431:104]
node _T_2596 = and(_T_2594, _T_2595) @[el2_lsu_bus_buffer.scala 431:89]
node _T_2597 = bits(buf_rspageQ[0], 3, 3) @[el2_lsu_bus_buffer.scala 431:85]
node _T_2598 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 431:104]
node _T_2599 = and(_T_2597, _T_2598) @[el2_lsu_bus_buffer.scala 431:89]
node _T_2600 = cat(_T_2599, _T_2596) @[Cat.scala 29:58]
node _T_2601 = cat(_T_2600, _T_2593) @[Cat.scala 29:58]
node _T_2602 = cat(_T_2601, _T_2590) @[Cat.scala 29:58]
node _T_2603 = bits(buf_rspageQ[1], 0, 0) @[el2_lsu_bus_buffer.scala 431:85]
node _T_2604 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 431:104]
node _T_2605 = and(_T_2603, _T_2604) @[el2_lsu_bus_buffer.scala 431:89]
node _T_2606 = bits(buf_rspageQ[1], 1, 1) @[el2_lsu_bus_buffer.scala 431:85]
node _T_2607 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 431:104]
node _T_2608 = and(_T_2606, _T_2607) @[el2_lsu_bus_buffer.scala 431:89]
node _T_2609 = bits(buf_rspageQ[1], 2, 2) @[el2_lsu_bus_buffer.scala 431:85]
node _T_2610 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 431:104]
node _T_2611 = and(_T_2609, _T_2610) @[el2_lsu_bus_buffer.scala 431:89]
node _T_2612 = bits(buf_rspageQ[1], 3, 3) @[el2_lsu_bus_buffer.scala 431:85]
node _T_2613 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 431:104]
node _T_2614 = and(_T_2612, _T_2613) @[el2_lsu_bus_buffer.scala 431:89]
node _T_2615 = cat(_T_2614, _T_2611) @[Cat.scala 29:58]
node _T_2616 = cat(_T_2615, _T_2608) @[Cat.scala 29:58]
node _T_2617 = cat(_T_2616, _T_2605) @[Cat.scala 29:58]
node _T_2618 = bits(buf_rspageQ[2], 0, 0) @[el2_lsu_bus_buffer.scala 431:85]
node _T_2619 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 431:104]
node _T_2620 = and(_T_2618, _T_2619) @[el2_lsu_bus_buffer.scala 431:89]
node _T_2621 = bits(buf_rspageQ[2], 1, 1) @[el2_lsu_bus_buffer.scala 431:85]
node _T_2622 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 431:104]
node _T_2623 = and(_T_2621, _T_2622) @[el2_lsu_bus_buffer.scala 431:89]
node _T_2624 = bits(buf_rspageQ[2], 2, 2) @[el2_lsu_bus_buffer.scala 431:85]
node _T_2625 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 431:104]
node _T_2626 = and(_T_2624, _T_2625) @[el2_lsu_bus_buffer.scala 431:89]
node _T_2627 = bits(buf_rspageQ[2], 3, 3) @[el2_lsu_bus_buffer.scala 431:85]
node _T_2628 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 431:104]
node _T_2629 = and(_T_2627, _T_2628) @[el2_lsu_bus_buffer.scala 431:89]
node _T_2630 = cat(_T_2629, _T_2626) @[Cat.scala 29:58]
node _T_2631 = cat(_T_2630, _T_2623) @[Cat.scala 29:58]
node _T_2632 = cat(_T_2631, _T_2620) @[Cat.scala 29:58]
node _T_2633 = bits(buf_rspageQ[3], 0, 0) @[el2_lsu_bus_buffer.scala 431:85]
node _T_2634 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 431:104]
node _T_2635 = and(_T_2633, _T_2634) @[el2_lsu_bus_buffer.scala 431:89]
node _T_2636 = bits(buf_rspageQ[3], 1, 1) @[el2_lsu_bus_buffer.scala 431:85]
node _T_2637 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 431:104]
node _T_2638 = and(_T_2636, _T_2637) @[el2_lsu_bus_buffer.scala 431:89]
node _T_2639 = bits(buf_rspageQ[3], 2, 2) @[el2_lsu_bus_buffer.scala 431:85]
node _T_2640 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 431:104]
node _T_2641 = and(_T_2639, _T_2640) @[el2_lsu_bus_buffer.scala 431:89]
node _T_2642 = bits(buf_rspageQ[3], 3, 3) @[el2_lsu_bus_buffer.scala 431:85]
node _T_2643 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 431:104]
node _T_2644 = and(_T_2642, _T_2643) @[el2_lsu_bus_buffer.scala 431:89]
node _T_2645 = cat(_T_2644, _T_2641) @[Cat.scala 29:58]
node _T_2646 = cat(_T_2645, _T_2638) @[Cat.scala 29:58]
node _T_2647 = cat(_T_2646, _T_2635) @[Cat.scala 29:58]
buf_rsp_pickage[0] <= _T_2602 @[el2_lsu_bus_buffer.scala 431:21]
buf_rsp_pickage[1] <= _T_2617 @[el2_lsu_bus_buffer.scala 431:21]
buf_rsp_pickage[2] <= _T_2632 @[el2_lsu_bus_buffer.scala 431:21]
buf_rsp_pickage[3] <= _T_2647 @[el2_lsu_bus_buffer.scala 431:21]
node _T_2648 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:84]
node _T_2649 = and(_T_2648, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 433:95]
node _T_2650 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 434:23]
node _T_2651 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 434:49]
node _T_2652 = or(_T_2650, _T_2651) @[el2_lsu_bus_buffer.scala 434:34]
node _T_2653 = eq(_T_2652, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:8]
node _T_2654 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 435:25]
node _T_2655 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 435:55]
node _T_2656 = and(_T_2654, _T_2655) @[el2_lsu_bus_buffer.scala 435:43]
node _T_2657 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 435:84]
node _T_2658 = and(_T_2656, _T_2657) @[el2_lsu_bus_buffer.scala 435:73]
node _T_2659 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 435:103]
node _T_2660 = and(_T_2658, _T_2659) @[el2_lsu_bus_buffer.scala 435:92]
node _T_2661 = or(_T_2653, _T_2660) @[el2_lsu_bus_buffer.scala 434:61]
node _T_2662 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 436:19]
node _T_2663 = and(_T_2662, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 436:37]
node _T_2664 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 436:65]
node _T_2665 = and(_T_2663, _T_2664) @[el2_lsu_bus_buffer.scala 436:54]
node _T_2666 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 436:84]
node _T_2667 = and(_T_2665, _T_2666) @[el2_lsu_bus_buffer.scala 436:73]
node _T_2668 = or(_T_2661, _T_2667) @[el2_lsu_bus_buffer.scala 435:112]
node _T_2669 = and(_T_2649, _T_2668) @[el2_lsu_bus_buffer.scala 433:114]
node _T_2670 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:84]
node _T_2671 = and(_T_2670, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 433:95]
node _T_2672 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 434:23]
node _T_2673 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 434:49]
node _T_2674 = or(_T_2672, _T_2673) @[el2_lsu_bus_buffer.scala 434:34]
node _T_2675 = eq(_T_2674, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:8]
node _T_2676 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 435:25]
node _T_2677 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 435:55]
node _T_2678 = and(_T_2676, _T_2677) @[el2_lsu_bus_buffer.scala 435:43]
node _T_2679 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 435:84]
node _T_2680 = and(_T_2678, _T_2679) @[el2_lsu_bus_buffer.scala 435:73]
node _T_2681 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 435:103]
node _T_2682 = and(_T_2680, _T_2681) @[el2_lsu_bus_buffer.scala 435:92]
node _T_2683 = or(_T_2675, _T_2682) @[el2_lsu_bus_buffer.scala 434:61]
node _T_2684 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 436:19]
node _T_2685 = and(_T_2684, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 436:37]
node _T_2686 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 436:65]
node _T_2687 = and(_T_2685, _T_2686) @[el2_lsu_bus_buffer.scala 436:54]
node _T_2688 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 436:84]
node _T_2689 = and(_T_2687, _T_2688) @[el2_lsu_bus_buffer.scala 436:73]
node _T_2690 = or(_T_2683, _T_2689) @[el2_lsu_bus_buffer.scala 435:112]
node _T_2691 = and(_T_2671, _T_2690) @[el2_lsu_bus_buffer.scala 433:114]
node _T_2692 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:84]
node _T_2693 = and(_T_2692, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 433:95]
node _T_2694 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 434:23]
node _T_2695 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 434:49]
node _T_2696 = or(_T_2694, _T_2695) @[el2_lsu_bus_buffer.scala 434:34]
node _T_2697 = eq(_T_2696, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:8]
node _T_2698 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 435:25]
node _T_2699 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 435:55]
node _T_2700 = and(_T_2698, _T_2699) @[el2_lsu_bus_buffer.scala 435:43]
node _T_2701 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 435:84]
node _T_2702 = and(_T_2700, _T_2701) @[el2_lsu_bus_buffer.scala 435:73]
node _T_2703 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 435:103]
node _T_2704 = and(_T_2702, _T_2703) @[el2_lsu_bus_buffer.scala 435:92]
node _T_2705 = or(_T_2697, _T_2704) @[el2_lsu_bus_buffer.scala 434:61]
node _T_2706 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 436:19]
node _T_2707 = and(_T_2706, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 436:37]
node _T_2708 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 436:65]
node _T_2709 = and(_T_2707, _T_2708) @[el2_lsu_bus_buffer.scala 436:54]
node _T_2710 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 436:84]
node _T_2711 = and(_T_2709, _T_2710) @[el2_lsu_bus_buffer.scala 436:73]
node _T_2712 = or(_T_2705, _T_2711) @[el2_lsu_bus_buffer.scala 435:112]
node _T_2713 = and(_T_2693, _T_2712) @[el2_lsu_bus_buffer.scala 433:114]
node _T_2714 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:84]
node _T_2715 = and(_T_2714, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 433:95]
node _T_2716 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 434:23]
node _T_2717 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 434:49]
node _T_2718 = or(_T_2716, _T_2717) @[el2_lsu_bus_buffer.scala 434:34]
node _T_2719 = eq(_T_2718, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:8]
node _T_2720 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 435:25]
node _T_2721 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 435:55]
node _T_2722 = and(_T_2720, _T_2721) @[el2_lsu_bus_buffer.scala 435:43]
node _T_2723 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 435:84]
node _T_2724 = and(_T_2722, _T_2723) @[el2_lsu_bus_buffer.scala 435:73]
node _T_2725 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 435:103]
node _T_2726 = and(_T_2724, _T_2725) @[el2_lsu_bus_buffer.scala 435:92]
node _T_2727 = or(_T_2719, _T_2726) @[el2_lsu_bus_buffer.scala 434:61]
node _T_2728 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 436:19]
node _T_2729 = and(_T_2728, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 436:37]
node _T_2730 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 436:65]
node _T_2731 = and(_T_2729, _T_2730) @[el2_lsu_bus_buffer.scala 436:54]
node _T_2732 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 436:84]
node _T_2733 = and(_T_2731, _T_2732) @[el2_lsu_bus_buffer.scala 436:73]
node _T_2734 = or(_T_2727, _T_2733) @[el2_lsu_bus_buffer.scala 435:112]
node _T_2735 = and(_T_2715, _T_2734) @[el2_lsu_bus_buffer.scala 433:114]
node _T_2736 = cat(_T_2735, _T_2713) @[Cat.scala 29:58]
node _T_2737 = cat(_T_2736, _T_2691) @[Cat.scala 29:58]
node _T_2738 = cat(_T_2737, _T_2669) @[Cat.scala 29:58]
node _T_2739 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:84]
node _T_2740 = and(_T_2739, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 433:95]
node _T_2741 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 434:23]
node _T_2742 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 434:49]
node _T_2743 = or(_T_2741, _T_2742) @[el2_lsu_bus_buffer.scala 434:34]
node _T_2744 = eq(_T_2743, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:8]
node _T_2745 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 435:25]
node _T_2746 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 435:55]
node _T_2747 = and(_T_2745, _T_2746) @[el2_lsu_bus_buffer.scala 435:43]
node _T_2748 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 435:84]
node _T_2749 = and(_T_2747, _T_2748) @[el2_lsu_bus_buffer.scala 435:73]
node _T_2750 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 435:103]
node _T_2751 = and(_T_2749, _T_2750) @[el2_lsu_bus_buffer.scala 435:92]
node _T_2752 = or(_T_2744, _T_2751) @[el2_lsu_bus_buffer.scala 434:61]
node _T_2753 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 436:19]
node _T_2754 = and(_T_2753, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 436:37]
node _T_2755 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 436:65]
node _T_2756 = and(_T_2754, _T_2755) @[el2_lsu_bus_buffer.scala 436:54]
node _T_2757 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 436:84]
node _T_2758 = and(_T_2756, _T_2757) @[el2_lsu_bus_buffer.scala 436:73]
node _T_2759 = or(_T_2752, _T_2758) @[el2_lsu_bus_buffer.scala 435:112]
node _T_2760 = and(_T_2740, _T_2759) @[el2_lsu_bus_buffer.scala 433:114]
node _T_2761 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:84]
node _T_2762 = and(_T_2761, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 433:95]
node _T_2763 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 434:23]
node _T_2764 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 434:49]
node _T_2765 = or(_T_2763, _T_2764) @[el2_lsu_bus_buffer.scala 434:34]
node _T_2766 = eq(_T_2765, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:8]
node _T_2767 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 435:25]
node _T_2768 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 435:55]
node _T_2769 = and(_T_2767, _T_2768) @[el2_lsu_bus_buffer.scala 435:43]
node _T_2770 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 435:84]
node _T_2771 = and(_T_2769, _T_2770) @[el2_lsu_bus_buffer.scala 435:73]
node _T_2772 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 435:103]
node _T_2773 = and(_T_2771, _T_2772) @[el2_lsu_bus_buffer.scala 435:92]
node _T_2774 = or(_T_2766, _T_2773) @[el2_lsu_bus_buffer.scala 434:61]
node _T_2775 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 436:19]
node _T_2776 = and(_T_2775, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 436:37]
node _T_2777 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 436:65]
node _T_2778 = and(_T_2776, _T_2777) @[el2_lsu_bus_buffer.scala 436:54]
node _T_2779 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 436:84]
node _T_2780 = and(_T_2778, _T_2779) @[el2_lsu_bus_buffer.scala 436:73]
node _T_2781 = or(_T_2774, _T_2780) @[el2_lsu_bus_buffer.scala 435:112]
node _T_2782 = and(_T_2762, _T_2781) @[el2_lsu_bus_buffer.scala 433:114]
node _T_2783 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:84]
node _T_2784 = and(_T_2783, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 433:95]
node _T_2785 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 434:23]
node _T_2786 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 434:49]
node _T_2787 = or(_T_2785, _T_2786) @[el2_lsu_bus_buffer.scala 434:34]
node _T_2788 = eq(_T_2787, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:8]
node _T_2789 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 435:25]
node _T_2790 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 435:55]
node _T_2791 = and(_T_2789, _T_2790) @[el2_lsu_bus_buffer.scala 435:43]
node _T_2792 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 435:84]
node _T_2793 = and(_T_2791, _T_2792) @[el2_lsu_bus_buffer.scala 435:73]
node _T_2794 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 435:103]
node _T_2795 = and(_T_2793, _T_2794) @[el2_lsu_bus_buffer.scala 435:92]
node _T_2796 = or(_T_2788, _T_2795) @[el2_lsu_bus_buffer.scala 434:61]
node _T_2797 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 436:19]
node _T_2798 = and(_T_2797, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 436:37]
node _T_2799 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 436:65]
node _T_2800 = and(_T_2798, _T_2799) @[el2_lsu_bus_buffer.scala 436:54]
node _T_2801 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 436:84]
node _T_2802 = and(_T_2800, _T_2801) @[el2_lsu_bus_buffer.scala 436:73]
node _T_2803 = or(_T_2796, _T_2802) @[el2_lsu_bus_buffer.scala 435:112]
node _T_2804 = and(_T_2784, _T_2803) @[el2_lsu_bus_buffer.scala 433:114]
node _T_2805 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:84]
node _T_2806 = and(_T_2805, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 433:95]
node _T_2807 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 434:23]
node _T_2808 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 434:49]
node _T_2809 = or(_T_2807, _T_2808) @[el2_lsu_bus_buffer.scala 434:34]
node _T_2810 = eq(_T_2809, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:8]
node _T_2811 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 435:25]
node _T_2812 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 435:55]
node _T_2813 = and(_T_2811, _T_2812) @[el2_lsu_bus_buffer.scala 435:43]
node _T_2814 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 435:84]
node _T_2815 = and(_T_2813, _T_2814) @[el2_lsu_bus_buffer.scala 435:73]
node _T_2816 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 435:103]
node _T_2817 = and(_T_2815, _T_2816) @[el2_lsu_bus_buffer.scala 435:92]
node _T_2818 = or(_T_2810, _T_2817) @[el2_lsu_bus_buffer.scala 434:61]
node _T_2819 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 436:19]
node _T_2820 = and(_T_2819, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 436:37]
node _T_2821 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 436:65]
node _T_2822 = and(_T_2820, _T_2821) @[el2_lsu_bus_buffer.scala 436:54]
node _T_2823 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 436:84]
node _T_2824 = and(_T_2822, _T_2823) @[el2_lsu_bus_buffer.scala 436:73]
node _T_2825 = or(_T_2818, _T_2824) @[el2_lsu_bus_buffer.scala 435:112]
node _T_2826 = and(_T_2806, _T_2825) @[el2_lsu_bus_buffer.scala 433:114]
node _T_2827 = cat(_T_2826, _T_2804) @[Cat.scala 29:58]
node _T_2828 = cat(_T_2827, _T_2782) @[Cat.scala 29:58]
node _T_2829 = cat(_T_2828, _T_2760) @[Cat.scala 29:58]
node _T_2830 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:84]
node _T_2831 = and(_T_2830, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 433:95]
node _T_2832 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 434:23]
node _T_2833 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 434:49]
node _T_2834 = or(_T_2832, _T_2833) @[el2_lsu_bus_buffer.scala 434:34]
node _T_2835 = eq(_T_2834, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:8]
node _T_2836 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 435:25]
node _T_2837 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 435:55]
node _T_2838 = and(_T_2836, _T_2837) @[el2_lsu_bus_buffer.scala 435:43]
node _T_2839 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 435:84]
node _T_2840 = and(_T_2838, _T_2839) @[el2_lsu_bus_buffer.scala 435:73]
node _T_2841 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 435:103]
node _T_2842 = and(_T_2840, _T_2841) @[el2_lsu_bus_buffer.scala 435:92]
node _T_2843 = or(_T_2835, _T_2842) @[el2_lsu_bus_buffer.scala 434:61]
node _T_2844 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 436:19]
node _T_2845 = and(_T_2844, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 436:37]
node _T_2846 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 436:65]
node _T_2847 = and(_T_2845, _T_2846) @[el2_lsu_bus_buffer.scala 436:54]
node _T_2848 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 436:84]
node _T_2849 = and(_T_2847, _T_2848) @[el2_lsu_bus_buffer.scala 436:73]
node _T_2850 = or(_T_2843, _T_2849) @[el2_lsu_bus_buffer.scala 435:112]
node _T_2851 = and(_T_2831, _T_2850) @[el2_lsu_bus_buffer.scala 433:114]
node _T_2852 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:84]
node _T_2853 = and(_T_2852, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 433:95]
node _T_2854 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 434:23]
node _T_2855 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 434:49]
node _T_2856 = or(_T_2854, _T_2855) @[el2_lsu_bus_buffer.scala 434:34]
node _T_2857 = eq(_T_2856, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:8]
node _T_2858 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 435:25]
node _T_2859 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 435:55]
node _T_2860 = and(_T_2858, _T_2859) @[el2_lsu_bus_buffer.scala 435:43]
node _T_2861 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 435:84]
node _T_2862 = and(_T_2860, _T_2861) @[el2_lsu_bus_buffer.scala 435:73]
node _T_2863 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 435:103]
node _T_2864 = and(_T_2862, _T_2863) @[el2_lsu_bus_buffer.scala 435:92]
node _T_2865 = or(_T_2857, _T_2864) @[el2_lsu_bus_buffer.scala 434:61]
node _T_2866 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 436:19]
node _T_2867 = and(_T_2866, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 436:37]
node _T_2868 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 436:65]
node _T_2869 = and(_T_2867, _T_2868) @[el2_lsu_bus_buffer.scala 436:54]
node _T_2870 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 436:84]
node _T_2871 = and(_T_2869, _T_2870) @[el2_lsu_bus_buffer.scala 436:73]
node _T_2872 = or(_T_2865, _T_2871) @[el2_lsu_bus_buffer.scala 435:112]
node _T_2873 = and(_T_2853, _T_2872) @[el2_lsu_bus_buffer.scala 433:114]
node _T_2874 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:84]
node _T_2875 = and(_T_2874, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 433:95]
node _T_2876 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 434:23]
node _T_2877 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 434:49]
node _T_2878 = or(_T_2876, _T_2877) @[el2_lsu_bus_buffer.scala 434:34]
node _T_2879 = eq(_T_2878, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:8]
node _T_2880 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 435:25]
node _T_2881 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 435:55]
node _T_2882 = and(_T_2880, _T_2881) @[el2_lsu_bus_buffer.scala 435:43]
node _T_2883 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 435:84]
node _T_2884 = and(_T_2882, _T_2883) @[el2_lsu_bus_buffer.scala 435:73]
node _T_2885 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 435:103]
node _T_2886 = and(_T_2884, _T_2885) @[el2_lsu_bus_buffer.scala 435:92]
node _T_2887 = or(_T_2879, _T_2886) @[el2_lsu_bus_buffer.scala 434:61]
node _T_2888 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 436:19]
node _T_2889 = and(_T_2888, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 436:37]
node _T_2890 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 436:65]
node _T_2891 = and(_T_2889, _T_2890) @[el2_lsu_bus_buffer.scala 436:54]
node _T_2892 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 436:84]
node _T_2893 = and(_T_2891, _T_2892) @[el2_lsu_bus_buffer.scala 436:73]
node _T_2894 = or(_T_2887, _T_2893) @[el2_lsu_bus_buffer.scala 435:112]
node _T_2895 = and(_T_2875, _T_2894) @[el2_lsu_bus_buffer.scala 433:114]
node _T_2896 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:84]
node _T_2897 = and(_T_2896, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 433:95]
node _T_2898 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 434:23]
node _T_2899 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 434:49]
node _T_2900 = or(_T_2898, _T_2899) @[el2_lsu_bus_buffer.scala 434:34]
node _T_2901 = eq(_T_2900, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:8]
node _T_2902 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 435:25]
node _T_2903 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 435:55]
node _T_2904 = and(_T_2902, _T_2903) @[el2_lsu_bus_buffer.scala 435:43]
node _T_2905 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 435:84]
node _T_2906 = and(_T_2904, _T_2905) @[el2_lsu_bus_buffer.scala 435:73]
node _T_2907 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 435:103]
node _T_2908 = and(_T_2906, _T_2907) @[el2_lsu_bus_buffer.scala 435:92]
node _T_2909 = or(_T_2901, _T_2908) @[el2_lsu_bus_buffer.scala 434:61]
node _T_2910 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 436:19]
node _T_2911 = and(_T_2910, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 436:37]
node _T_2912 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 436:65]
node _T_2913 = and(_T_2911, _T_2912) @[el2_lsu_bus_buffer.scala 436:54]
node _T_2914 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 436:84]
node _T_2915 = and(_T_2913, _T_2914) @[el2_lsu_bus_buffer.scala 436:73]
node _T_2916 = or(_T_2909, _T_2915) @[el2_lsu_bus_buffer.scala 435:112]
node _T_2917 = and(_T_2897, _T_2916) @[el2_lsu_bus_buffer.scala 433:114]
node _T_2918 = cat(_T_2917, _T_2895) @[Cat.scala 29:58]
node _T_2919 = cat(_T_2918, _T_2873) @[Cat.scala 29:58]
node _T_2920 = cat(_T_2919, _T_2851) @[Cat.scala 29:58]
node _T_2921 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:84]
node _T_2922 = and(_T_2921, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 433:95]
node _T_2923 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 434:23]
node _T_2924 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 434:49]
node _T_2925 = or(_T_2923, _T_2924) @[el2_lsu_bus_buffer.scala 434:34]
node _T_2926 = eq(_T_2925, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:8]
node _T_2927 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 435:25]
node _T_2928 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 435:55]
node _T_2929 = and(_T_2927, _T_2928) @[el2_lsu_bus_buffer.scala 435:43]
node _T_2930 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 435:84]
node _T_2931 = and(_T_2929, _T_2930) @[el2_lsu_bus_buffer.scala 435:73]
node _T_2932 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 435:103]
node _T_2933 = and(_T_2931, _T_2932) @[el2_lsu_bus_buffer.scala 435:92]
node _T_2934 = or(_T_2926, _T_2933) @[el2_lsu_bus_buffer.scala 434:61]
node _T_2935 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 436:19]
node _T_2936 = and(_T_2935, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 436:37]
node _T_2937 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 436:65]
node _T_2938 = and(_T_2936, _T_2937) @[el2_lsu_bus_buffer.scala 436:54]
node _T_2939 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 436:84]
node _T_2940 = and(_T_2938, _T_2939) @[el2_lsu_bus_buffer.scala 436:73]
node _T_2941 = or(_T_2934, _T_2940) @[el2_lsu_bus_buffer.scala 435:112]
node _T_2942 = and(_T_2922, _T_2941) @[el2_lsu_bus_buffer.scala 433:114]
node _T_2943 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:84]
node _T_2944 = and(_T_2943, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 433:95]
node _T_2945 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 434:23]
node _T_2946 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 434:49]
node _T_2947 = or(_T_2945, _T_2946) @[el2_lsu_bus_buffer.scala 434:34]
node _T_2948 = eq(_T_2947, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:8]
node _T_2949 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 435:25]
node _T_2950 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 435:55]
node _T_2951 = and(_T_2949, _T_2950) @[el2_lsu_bus_buffer.scala 435:43]
node _T_2952 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 435:84]
node _T_2953 = and(_T_2951, _T_2952) @[el2_lsu_bus_buffer.scala 435:73]
node _T_2954 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 435:103]
node _T_2955 = and(_T_2953, _T_2954) @[el2_lsu_bus_buffer.scala 435:92]
node _T_2956 = or(_T_2948, _T_2955) @[el2_lsu_bus_buffer.scala 434:61]
node _T_2957 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 436:19]
node _T_2958 = and(_T_2957, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 436:37]
node _T_2959 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 436:65]
node _T_2960 = and(_T_2958, _T_2959) @[el2_lsu_bus_buffer.scala 436:54]
node _T_2961 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 436:84]
node _T_2962 = and(_T_2960, _T_2961) @[el2_lsu_bus_buffer.scala 436:73]
node _T_2963 = or(_T_2956, _T_2962) @[el2_lsu_bus_buffer.scala 435:112]
node _T_2964 = and(_T_2944, _T_2963) @[el2_lsu_bus_buffer.scala 433:114]
node _T_2965 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:84]
node _T_2966 = and(_T_2965, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 433:95]
node _T_2967 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 434:23]
node _T_2968 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 434:49]
node _T_2969 = or(_T_2967, _T_2968) @[el2_lsu_bus_buffer.scala 434:34]
node _T_2970 = eq(_T_2969, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:8]
node _T_2971 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 435:25]
node _T_2972 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 435:55]
node _T_2973 = and(_T_2971, _T_2972) @[el2_lsu_bus_buffer.scala 435:43]
node _T_2974 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 435:84]
node _T_2975 = and(_T_2973, _T_2974) @[el2_lsu_bus_buffer.scala 435:73]
node _T_2976 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 435:103]
node _T_2977 = and(_T_2975, _T_2976) @[el2_lsu_bus_buffer.scala 435:92]
node _T_2978 = or(_T_2970, _T_2977) @[el2_lsu_bus_buffer.scala 434:61]
node _T_2979 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 436:19]
node _T_2980 = and(_T_2979, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 436:37]
node _T_2981 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 436:65]
node _T_2982 = and(_T_2980, _T_2981) @[el2_lsu_bus_buffer.scala 436:54]
node _T_2983 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 436:84]
node _T_2984 = and(_T_2982, _T_2983) @[el2_lsu_bus_buffer.scala 436:73]
node _T_2985 = or(_T_2978, _T_2984) @[el2_lsu_bus_buffer.scala 435:112]
node _T_2986 = and(_T_2966, _T_2985) @[el2_lsu_bus_buffer.scala 433:114]
node _T_2987 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 433:84]
node _T_2988 = and(_T_2987, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 433:95]
node _T_2989 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 434:23]
node _T_2990 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 434:49]
node _T_2991 = or(_T_2989, _T_2990) @[el2_lsu_bus_buffer.scala 434:34]
node _T_2992 = eq(_T_2991, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:8]
node _T_2993 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 435:25]
node _T_2994 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 435:55]
node _T_2995 = and(_T_2993, _T_2994) @[el2_lsu_bus_buffer.scala 435:43]
node _T_2996 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 435:84]
node _T_2997 = and(_T_2995, _T_2996) @[el2_lsu_bus_buffer.scala 435:73]
node _T_2998 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 435:103]
node _T_2999 = and(_T_2997, _T_2998) @[el2_lsu_bus_buffer.scala 435:92]
node _T_3000 = or(_T_2992, _T_2999) @[el2_lsu_bus_buffer.scala 434:61]
node _T_3001 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 436:19]
node _T_3002 = and(_T_3001, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 436:37]
node _T_3003 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 436:65]
node _T_3004 = and(_T_3002, _T_3003) @[el2_lsu_bus_buffer.scala 436:54]
node _T_3005 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 436:84]
node _T_3006 = and(_T_3004, _T_3005) @[el2_lsu_bus_buffer.scala 436:73]
node _T_3007 = or(_T_3000, _T_3006) @[el2_lsu_bus_buffer.scala 435:112]
node _T_3008 = and(_T_2988, _T_3007) @[el2_lsu_bus_buffer.scala 433:114]
node _T_3009 = cat(_T_3008, _T_2986) @[Cat.scala 29:58]
node _T_3010 = cat(_T_3009, _T_2964) @[Cat.scala 29:58]
node _T_3011 = cat(_T_3010, _T_2942) @[Cat.scala 29:58]
buf_rspage_set[0] <= _T_2738 @[el2_lsu_bus_buffer.scala 433:20]
buf_rspage_set[1] <= _T_2829 @[el2_lsu_bus_buffer.scala 433:20]
buf_rspage_set[2] <= _T_2920 @[el2_lsu_bus_buffer.scala 433:20]
buf_rspage_set[3] <= _T_3011 @[el2_lsu_bus_buffer.scala 433:20]
node _T_3012 = bits(buf_rspage_set[0], 0, 0) @[el2_lsu_bus_buffer.scala 437:86]
node _T_3013 = bits(buf_rspage[0], 0, 0) @[el2_lsu_bus_buffer.scala 437:105]
node _T_3014 = or(_T_3012, _T_3013) @[el2_lsu_bus_buffer.scala 437:90]
node _T_3015 = bits(buf_rspage_set[0], 1, 1) @[el2_lsu_bus_buffer.scala 437:86]
node _T_3016 = bits(buf_rspage[0], 1, 1) @[el2_lsu_bus_buffer.scala 437:105]
node _T_3017 = or(_T_3015, _T_3016) @[el2_lsu_bus_buffer.scala 437:90]
node _T_3018 = bits(buf_rspage_set[0], 2, 2) @[el2_lsu_bus_buffer.scala 437:86]
node _T_3019 = bits(buf_rspage[0], 2, 2) @[el2_lsu_bus_buffer.scala 437:105]
node _T_3020 = or(_T_3018, _T_3019) @[el2_lsu_bus_buffer.scala 437:90]
node _T_3021 = bits(buf_rspage_set[0], 3, 3) @[el2_lsu_bus_buffer.scala 437:86]
node _T_3022 = bits(buf_rspage[0], 3, 3) @[el2_lsu_bus_buffer.scala 437:105]
node _T_3023 = or(_T_3021, _T_3022) @[el2_lsu_bus_buffer.scala 437:90]
node _T_3024 = cat(_T_3023, _T_3020) @[Cat.scala 29:58]
node _T_3025 = cat(_T_3024, _T_3017) @[Cat.scala 29:58]
node _T_3026 = cat(_T_3025, _T_3014) @[Cat.scala 29:58]
node _T_3027 = bits(buf_rspage_set[1], 0, 0) @[el2_lsu_bus_buffer.scala 437:86]
node _T_3028 = bits(buf_rspage[1], 0, 0) @[el2_lsu_bus_buffer.scala 437:105]
node _T_3029 = or(_T_3027, _T_3028) @[el2_lsu_bus_buffer.scala 437:90]
node _T_3030 = bits(buf_rspage_set[1], 1, 1) @[el2_lsu_bus_buffer.scala 437:86]
node _T_3031 = bits(buf_rspage[1], 1, 1) @[el2_lsu_bus_buffer.scala 437:105]
node _T_3032 = or(_T_3030, _T_3031) @[el2_lsu_bus_buffer.scala 437:90]
node _T_3033 = bits(buf_rspage_set[1], 2, 2) @[el2_lsu_bus_buffer.scala 437:86]
node _T_3034 = bits(buf_rspage[1], 2, 2) @[el2_lsu_bus_buffer.scala 437:105]
node _T_3035 = or(_T_3033, _T_3034) @[el2_lsu_bus_buffer.scala 437:90]
node _T_3036 = bits(buf_rspage_set[1], 3, 3) @[el2_lsu_bus_buffer.scala 437:86]
node _T_3037 = bits(buf_rspage[1], 3, 3) @[el2_lsu_bus_buffer.scala 437:105]
node _T_3038 = or(_T_3036, _T_3037) @[el2_lsu_bus_buffer.scala 437:90]
node _T_3039 = cat(_T_3038, _T_3035) @[Cat.scala 29:58]
node _T_3040 = cat(_T_3039, _T_3032) @[Cat.scala 29:58]
node _T_3041 = cat(_T_3040, _T_3029) @[Cat.scala 29:58]
node _T_3042 = bits(buf_rspage_set[2], 0, 0) @[el2_lsu_bus_buffer.scala 437:86]
node _T_3043 = bits(buf_rspage[2], 0, 0) @[el2_lsu_bus_buffer.scala 437:105]
node _T_3044 = or(_T_3042, _T_3043) @[el2_lsu_bus_buffer.scala 437:90]
node _T_3045 = bits(buf_rspage_set[2], 1, 1) @[el2_lsu_bus_buffer.scala 437:86]
node _T_3046 = bits(buf_rspage[2], 1, 1) @[el2_lsu_bus_buffer.scala 437:105]
node _T_3047 = or(_T_3045, _T_3046) @[el2_lsu_bus_buffer.scala 437:90]
node _T_3048 = bits(buf_rspage_set[2], 2, 2) @[el2_lsu_bus_buffer.scala 437:86]
node _T_3049 = bits(buf_rspage[2], 2, 2) @[el2_lsu_bus_buffer.scala 437:105]
node _T_3050 = or(_T_3048, _T_3049) @[el2_lsu_bus_buffer.scala 437:90]
node _T_3051 = bits(buf_rspage_set[2], 3, 3) @[el2_lsu_bus_buffer.scala 437:86]
node _T_3052 = bits(buf_rspage[2], 3, 3) @[el2_lsu_bus_buffer.scala 437:105]
node _T_3053 = or(_T_3051, _T_3052) @[el2_lsu_bus_buffer.scala 437:90]
node _T_3054 = cat(_T_3053, _T_3050) @[Cat.scala 29:58]
node _T_3055 = cat(_T_3054, _T_3047) @[Cat.scala 29:58]
node _T_3056 = cat(_T_3055, _T_3044) @[Cat.scala 29:58]
node _T_3057 = bits(buf_rspage_set[3], 0, 0) @[el2_lsu_bus_buffer.scala 437:86]
node _T_3058 = bits(buf_rspage[3], 0, 0) @[el2_lsu_bus_buffer.scala 437:105]
node _T_3059 = or(_T_3057, _T_3058) @[el2_lsu_bus_buffer.scala 437:90]
node _T_3060 = bits(buf_rspage_set[3], 1, 1) @[el2_lsu_bus_buffer.scala 437:86]
node _T_3061 = bits(buf_rspage[3], 1, 1) @[el2_lsu_bus_buffer.scala 437:105]
node _T_3062 = or(_T_3060, _T_3061) @[el2_lsu_bus_buffer.scala 437:90]
node _T_3063 = bits(buf_rspage_set[3], 2, 2) @[el2_lsu_bus_buffer.scala 437:86]
node _T_3064 = bits(buf_rspage[3], 2, 2) @[el2_lsu_bus_buffer.scala 437:105]
node _T_3065 = or(_T_3063, _T_3064) @[el2_lsu_bus_buffer.scala 437:90]
node _T_3066 = bits(buf_rspage_set[3], 3, 3) @[el2_lsu_bus_buffer.scala 437:86]
node _T_3067 = bits(buf_rspage[3], 3, 3) @[el2_lsu_bus_buffer.scala 437:105]
node _T_3068 = or(_T_3066, _T_3067) @[el2_lsu_bus_buffer.scala 437:90]
node _T_3069 = cat(_T_3068, _T_3065) @[Cat.scala 29:58]
node _T_3070 = cat(_T_3069, _T_3062) @[Cat.scala 29:58]
node _T_3071 = cat(_T_3070, _T_3059) @[Cat.scala 29:58]
buf_rspage_in[0] <= _T_3026 @[el2_lsu_bus_buffer.scala 437:19]
buf_rspage_in[1] <= _T_3041 @[el2_lsu_bus_buffer.scala 437:19]
buf_rspage_in[2] <= _T_3056 @[el2_lsu_bus_buffer.scala 437:19]
buf_rspage_in[3] <= _T_3071 @[el2_lsu_bus_buffer.scala 437:19]
node _T_3072 = bits(buf_rspageQ[0], 0, 0) @[el2_lsu_bus_buffer.scala 438:80]
node _T_3073 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 438:101]
node _T_3074 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 438:127]
node _T_3075 = or(_T_3073, _T_3074) @[el2_lsu_bus_buffer.scala 438:112]
node _T_3076 = eq(_T_3075, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:86]
node _T_3077 = and(_T_3072, _T_3076) @[el2_lsu_bus_buffer.scala 438:84]
node _T_3078 = bits(buf_rspageQ[0], 1, 1) @[el2_lsu_bus_buffer.scala 438:80]
node _T_3079 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 438:101]
node _T_3080 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 438:127]
node _T_3081 = or(_T_3079, _T_3080) @[el2_lsu_bus_buffer.scala 438:112]
node _T_3082 = eq(_T_3081, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:86]
node _T_3083 = and(_T_3078, _T_3082) @[el2_lsu_bus_buffer.scala 438:84]
node _T_3084 = bits(buf_rspageQ[0], 2, 2) @[el2_lsu_bus_buffer.scala 438:80]
node _T_3085 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 438:101]
node _T_3086 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 438:127]
node _T_3087 = or(_T_3085, _T_3086) @[el2_lsu_bus_buffer.scala 438:112]
node _T_3088 = eq(_T_3087, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:86]
node _T_3089 = and(_T_3084, _T_3088) @[el2_lsu_bus_buffer.scala 438:84]
node _T_3090 = bits(buf_rspageQ[0], 3, 3) @[el2_lsu_bus_buffer.scala 438:80]
node _T_3091 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 438:101]
node _T_3092 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 438:127]
node _T_3093 = or(_T_3091, _T_3092) @[el2_lsu_bus_buffer.scala 438:112]
node _T_3094 = eq(_T_3093, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:86]
node _T_3095 = and(_T_3090, _T_3094) @[el2_lsu_bus_buffer.scala 438:84]
node _T_3096 = cat(_T_3095, _T_3089) @[Cat.scala 29:58]
node _T_3097 = cat(_T_3096, _T_3083) @[Cat.scala 29:58]
node _T_3098 = cat(_T_3097, _T_3077) @[Cat.scala 29:58]
node _T_3099 = bits(buf_rspageQ[1], 0, 0) @[el2_lsu_bus_buffer.scala 438:80]
node _T_3100 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 438:101]
node _T_3101 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 438:127]
node _T_3102 = or(_T_3100, _T_3101) @[el2_lsu_bus_buffer.scala 438:112]
node _T_3103 = eq(_T_3102, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:86]
node _T_3104 = and(_T_3099, _T_3103) @[el2_lsu_bus_buffer.scala 438:84]
node _T_3105 = bits(buf_rspageQ[1], 1, 1) @[el2_lsu_bus_buffer.scala 438:80]
node _T_3106 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 438:101]
node _T_3107 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 438:127]
node _T_3108 = or(_T_3106, _T_3107) @[el2_lsu_bus_buffer.scala 438:112]
node _T_3109 = eq(_T_3108, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:86]
node _T_3110 = and(_T_3105, _T_3109) @[el2_lsu_bus_buffer.scala 438:84]
node _T_3111 = bits(buf_rspageQ[1], 2, 2) @[el2_lsu_bus_buffer.scala 438:80]
node _T_3112 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 438:101]
node _T_3113 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 438:127]
node _T_3114 = or(_T_3112, _T_3113) @[el2_lsu_bus_buffer.scala 438:112]
node _T_3115 = eq(_T_3114, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:86]
node _T_3116 = and(_T_3111, _T_3115) @[el2_lsu_bus_buffer.scala 438:84]
node _T_3117 = bits(buf_rspageQ[1], 3, 3) @[el2_lsu_bus_buffer.scala 438:80]
node _T_3118 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 438:101]
node _T_3119 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 438:127]
node _T_3120 = or(_T_3118, _T_3119) @[el2_lsu_bus_buffer.scala 438:112]
node _T_3121 = eq(_T_3120, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:86]
node _T_3122 = and(_T_3117, _T_3121) @[el2_lsu_bus_buffer.scala 438:84]
node _T_3123 = cat(_T_3122, _T_3116) @[Cat.scala 29:58]
node _T_3124 = cat(_T_3123, _T_3110) @[Cat.scala 29:58]
node _T_3125 = cat(_T_3124, _T_3104) @[Cat.scala 29:58]
node _T_3126 = bits(buf_rspageQ[2], 0, 0) @[el2_lsu_bus_buffer.scala 438:80]
node _T_3127 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 438:101]
node _T_3128 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 438:127]
node _T_3129 = or(_T_3127, _T_3128) @[el2_lsu_bus_buffer.scala 438:112]
node _T_3130 = eq(_T_3129, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:86]
node _T_3131 = and(_T_3126, _T_3130) @[el2_lsu_bus_buffer.scala 438:84]
node _T_3132 = bits(buf_rspageQ[2], 1, 1) @[el2_lsu_bus_buffer.scala 438:80]
node _T_3133 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 438:101]
node _T_3134 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 438:127]
node _T_3135 = or(_T_3133, _T_3134) @[el2_lsu_bus_buffer.scala 438:112]
node _T_3136 = eq(_T_3135, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:86]
node _T_3137 = and(_T_3132, _T_3136) @[el2_lsu_bus_buffer.scala 438:84]
node _T_3138 = bits(buf_rspageQ[2], 2, 2) @[el2_lsu_bus_buffer.scala 438:80]
node _T_3139 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 438:101]
node _T_3140 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 438:127]
node _T_3141 = or(_T_3139, _T_3140) @[el2_lsu_bus_buffer.scala 438:112]
node _T_3142 = eq(_T_3141, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:86]
node _T_3143 = and(_T_3138, _T_3142) @[el2_lsu_bus_buffer.scala 438:84]
node _T_3144 = bits(buf_rspageQ[2], 3, 3) @[el2_lsu_bus_buffer.scala 438:80]
node _T_3145 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 438:101]
node _T_3146 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 438:127]
node _T_3147 = or(_T_3145, _T_3146) @[el2_lsu_bus_buffer.scala 438:112]
node _T_3148 = eq(_T_3147, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:86]
node _T_3149 = and(_T_3144, _T_3148) @[el2_lsu_bus_buffer.scala 438:84]
node _T_3150 = cat(_T_3149, _T_3143) @[Cat.scala 29:58]
node _T_3151 = cat(_T_3150, _T_3137) @[Cat.scala 29:58]
node _T_3152 = cat(_T_3151, _T_3131) @[Cat.scala 29:58]
node _T_3153 = bits(buf_rspageQ[3], 0, 0) @[el2_lsu_bus_buffer.scala 438:80]
node _T_3154 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 438:101]
node _T_3155 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 438:127]
node _T_3156 = or(_T_3154, _T_3155) @[el2_lsu_bus_buffer.scala 438:112]
node _T_3157 = eq(_T_3156, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:86]
node _T_3158 = and(_T_3153, _T_3157) @[el2_lsu_bus_buffer.scala 438:84]
node _T_3159 = bits(buf_rspageQ[3], 1, 1) @[el2_lsu_bus_buffer.scala 438:80]
node _T_3160 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 438:101]
node _T_3161 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 438:127]
node _T_3162 = or(_T_3160, _T_3161) @[el2_lsu_bus_buffer.scala 438:112]
node _T_3163 = eq(_T_3162, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:86]
node _T_3164 = and(_T_3159, _T_3163) @[el2_lsu_bus_buffer.scala 438:84]
node _T_3165 = bits(buf_rspageQ[3], 2, 2) @[el2_lsu_bus_buffer.scala 438:80]
node _T_3166 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 438:101]
node _T_3167 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 438:127]
node _T_3168 = or(_T_3166, _T_3167) @[el2_lsu_bus_buffer.scala 438:112]
node _T_3169 = eq(_T_3168, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:86]
node _T_3170 = and(_T_3165, _T_3169) @[el2_lsu_bus_buffer.scala 438:84]
node _T_3171 = bits(buf_rspageQ[3], 3, 3) @[el2_lsu_bus_buffer.scala 438:80]
node _T_3172 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 438:101]
node _T_3173 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 438:127]
node _T_3174 = or(_T_3172, _T_3173) @[el2_lsu_bus_buffer.scala 438:112]
node _T_3175 = eq(_T_3174, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 438:86]
node _T_3176 = and(_T_3171, _T_3175) @[el2_lsu_bus_buffer.scala 438:84]
node _T_3177 = cat(_T_3176, _T_3170) @[Cat.scala 29:58]
node _T_3178 = cat(_T_3177, _T_3164) @[Cat.scala 29:58]
node _T_3179 = cat(_T_3178, _T_3158) @[Cat.scala 29:58]
buf_rspage[0] <= _T_3098 @[el2_lsu_bus_buffer.scala 438:16]
buf_rspage[1] <= _T_3125 @[el2_lsu_bus_buffer.scala 438:16]
buf_rspage[2] <= _T_3152 @[el2_lsu_bus_buffer.scala 438:16]
buf_rspage[3] <= _T_3179 @[el2_lsu_bus_buffer.scala 438:16]
node _T_3180 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 443:77]
2020-11-07 04:03:13 +08:00
node _T_3181 = and(ibuf_drain_vld, _T_3180) @[el2_lsu_bus_buffer.scala 443:65]
2020-11-07 20:07:56 +08:00
node _T_3182 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 443:77]
2020-11-07 04:03:13 +08:00
node _T_3183 = and(ibuf_drain_vld, _T_3182) @[el2_lsu_bus_buffer.scala 443:65]
2020-11-07 20:07:56 +08:00
node _T_3184 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 443:77]
2020-11-07 04:03:13 +08:00
node _T_3185 = and(ibuf_drain_vld, _T_3184) @[el2_lsu_bus_buffer.scala 443:65]
2020-11-07 20:07:56 +08:00
node _T_3186 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 443:77]
node _T_3187 = and(ibuf_drain_vld, _T_3186) @[el2_lsu_bus_buffer.scala 443:65]
node _T_3188 = cat(_T_3187, _T_3185) @[Cat.scala 29:58]
node _T_3189 = cat(_T_3188, _T_3183) @[Cat.scala 29:58]
node _T_3190 = cat(_T_3189, _T_3181) @[Cat.scala 29:58]
ibuf_drainvec_vld <= _T_3190 @[el2_lsu_bus_buffer.scala 443:23]
node _T_3191 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 444:66]
node _T_3192 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 444:86]
node _T_3193 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 444:106]
node _T_3194 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 444:134]
node _T_3195 = and(_T_3193, _T_3194) @[el2_lsu_bus_buffer.scala 444:123]
node _T_3196 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 444:159]
node _T_3197 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 444:182]
node _T_3198 = mux(_T_3195, _T_3196, _T_3197) @[el2_lsu_bus_buffer.scala 444:96]
node _T_3199 = mux(_T_3191, _T_3192, _T_3198) @[el2_lsu_bus_buffer.scala 444:48]
node _T_3200 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 444:66]
node _T_3201 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 444:86]
node _T_3202 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 444:106]
node _T_3203 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 444:134]
node _T_3204 = and(_T_3202, _T_3203) @[el2_lsu_bus_buffer.scala 444:123]
node _T_3205 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 444:159]
node _T_3206 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 444:182]
node _T_3207 = mux(_T_3204, _T_3205, _T_3206) @[el2_lsu_bus_buffer.scala 444:96]
node _T_3208 = mux(_T_3200, _T_3201, _T_3207) @[el2_lsu_bus_buffer.scala 444:48]
node _T_3209 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 444:66]
node _T_3210 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 444:86]
node _T_3211 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 444:106]
node _T_3212 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 444:134]
node _T_3213 = and(_T_3211, _T_3212) @[el2_lsu_bus_buffer.scala 444:123]
node _T_3214 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 444:159]
node _T_3215 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 444:182]
node _T_3216 = mux(_T_3213, _T_3214, _T_3215) @[el2_lsu_bus_buffer.scala 444:96]
node _T_3217 = mux(_T_3209, _T_3210, _T_3216) @[el2_lsu_bus_buffer.scala 444:48]
node _T_3218 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 444:66]
node _T_3219 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 444:86]
node _T_3220 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 444:106]
node _T_3221 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 444:134]
node _T_3222 = and(_T_3220, _T_3221) @[el2_lsu_bus_buffer.scala 444:123]
node _T_3223 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 444:159]
node _T_3224 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 444:182]
node _T_3225 = mux(_T_3222, _T_3223, _T_3224) @[el2_lsu_bus_buffer.scala 444:96]
node _T_3226 = mux(_T_3218, _T_3219, _T_3225) @[el2_lsu_bus_buffer.scala 444:48]
buf_byteen_in[0] <= _T_3199 @[el2_lsu_bus_buffer.scala 444:19]
buf_byteen_in[1] <= _T_3208 @[el2_lsu_bus_buffer.scala 444:19]
buf_byteen_in[2] <= _T_3217 @[el2_lsu_bus_buffer.scala 444:19]
buf_byteen_in[3] <= _T_3226 @[el2_lsu_bus_buffer.scala 444:19]
node _T_3227 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 445:64]
node _T_3228 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 445:93]
node _T_3229 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 445:121]
node _T_3230 = and(_T_3228, _T_3229) @[el2_lsu_bus_buffer.scala 445:110]
node _T_3231 = mux(_T_3230, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 445:83]
node _T_3232 = mux(_T_3227, ibuf_addr, _T_3231) @[el2_lsu_bus_buffer.scala 445:46]
node _T_3233 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 445:64]
node _T_3234 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 445:93]
node _T_3235 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 445:121]
node _T_3236 = and(_T_3234, _T_3235) @[el2_lsu_bus_buffer.scala 445:110]
node _T_3237 = mux(_T_3236, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 445:83]
node _T_3238 = mux(_T_3233, ibuf_addr, _T_3237) @[el2_lsu_bus_buffer.scala 445:46]
node _T_3239 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 445:64]
node _T_3240 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 445:93]
node _T_3241 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 445:121]
node _T_3242 = and(_T_3240, _T_3241) @[el2_lsu_bus_buffer.scala 445:110]
node _T_3243 = mux(_T_3242, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 445:83]
node _T_3244 = mux(_T_3239, ibuf_addr, _T_3243) @[el2_lsu_bus_buffer.scala 445:46]
node _T_3245 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 445:64]
node _T_3246 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 445:93]
node _T_3247 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 445:121]
node _T_3248 = and(_T_3246, _T_3247) @[el2_lsu_bus_buffer.scala 445:110]
node _T_3249 = mux(_T_3248, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 445:83]
node _T_3250 = mux(_T_3245, ibuf_addr, _T_3249) @[el2_lsu_bus_buffer.scala 445:46]
buf_addr_in[0] <= _T_3232 @[el2_lsu_bus_buffer.scala 445:17]
buf_addr_in[1] <= _T_3238 @[el2_lsu_bus_buffer.scala 445:17]
buf_addr_in[2] <= _T_3244 @[el2_lsu_bus_buffer.scala 445:17]
buf_addr_in[3] <= _T_3250 @[el2_lsu_bus_buffer.scala 445:17]
node _T_3251 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 446:65]
2020-11-07 04:03:13 +08:00
node _T_3252 = mux(_T_3251, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 446:47]
2020-11-07 20:07:56 +08:00
node _T_3253 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 446:65]
2020-11-07 04:03:13 +08:00
node _T_3254 = mux(_T_3253, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 446:47]
2020-11-07 20:07:56 +08:00
node _T_3255 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 446:65]
2020-11-07 04:03:13 +08:00
node _T_3256 = mux(_T_3255, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 446:47]
2020-11-07 20:07:56 +08:00
node _T_3257 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 446:65]
node _T_3258 = mux(_T_3257, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 446:47]
node _T_3259 = cat(_T_3258, _T_3256) @[Cat.scala 29:58]
node _T_3260 = cat(_T_3259, _T_3254) @[Cat.scala 29:58]
node _T_3261 = cat(_T_3260, _T_3252) @[Cat.scala 29:58]
buf_dual_in <= _T_3261 @[el2_lsu_bus_buffer.scala 446:17]
node _T_3262 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 447:67]
2020-11-07 04:03:13 +08:00
node _T_3263 = mux(_T_3262, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 447:49]
2020-11-07 20:07:56 +08:00
node _T_3264 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 447:67]
2020-11-07 04:03:13 +08:00
node _T_3265 = mux(_T_3264, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 447:49]
2020-11-07 20:07:56 +08:00
node _T_3266 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 447:67]
2020-11-07 04:03:13 +08:00
node _T_3267 = mux(_T_3266, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 447:49]
2020-11-07 20:07:56 +08:00
node _T_3268 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 447:67]
node _T_3269 = mux(_T_3268, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 447:49]
node _T_3270 = cat(_T_3269, _T_3267) @[Cat.scala 29:58]
node _T_3271 = cat(_T_3270, _T_3265) @[Cat.scala 29:58]
node _T_3272 = cat(_T_3271, _T_3263) @[Cat.scala 29:58]
buf_samedw_in <= _T_3272 @[el2_lsu_bus_buffer.scala 447:19]
node _T_3273 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 448:68]
node _T_3274 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 448:86]
node _T_3275 = mux(_T_3273, _T_3274, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 448:50]
node _T_3276 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 448:68]
node _T_3277 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 448:86]
node _T_3278 = mux(_T_3276, _T_3277, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 448:50]
node _T_3279 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 448:68]
node _T_3280 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 448:86]
node _T_3281 = mux(_T_3279, _T_3280, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 448:50]
node _T_3282 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 448:68]
node _T_3283 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 448:86]
node _T_3284 = mux(_T_3282, _T_3283, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 448:50]
node _T_3285 = cat(_T_3284, _T_3281) @[Cat.scala 29:58]
node _T_3286 = cat(_T_3285, _T_3278) @[Cat.scala 29:58]
node _T_3287 = cat(_T_3286, _T_3275) @[Cat.scala 29:58]
buf_nomerge_in <= _T_3287 @[el2_lsu_bus_buffer.scala 448:20]
node _T_3288 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 449:67]
node _T_3289 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 449:92]
node _T_3290 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 449:120]
node _T_3291 = and(_T_3289, _T_3290) @[el2_lsu_bus_buffer.scala 449:109]
node _T_3292 = mux(_T_3288, ibuf_dual, _T_3291) @[el2_lsu_bus_buffer.scala 449:49]
node _T_3293 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 449:67]
node _T_3294 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 449:92]
node _T_3295 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 449:120]
node _T_3296 = and(_T_3294, _T_3295) @[el2_lsu_bus_buffer.scala 449:109]
node _T_3297 = mux(_T_3293, ibuf_dual, _T_3296) @[el2_lsu_bus_buffer.scala 449:49]
node _T_3298 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 449:67]
node _T_3299 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 449:92]
node _T_3300 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 449:120]
node _T_3301 = and(_T_3299, _T_3300) @[el2_lsu_bus_buffer.scala 449:109]
node _T_3302 = mux(_T_3298, ibuf_dual, _T_3301) @[el2_lsu_bus_buffer.scala 449:49]
node _T_3303 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 449:67]
node _T_3304 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 449:92]
node _T_3305 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 449:120]
node _T_3306 = and(_T_3304, _T_3305) @[el2_lsu_bus_buffer.scala 449:109]
node _T_3307 = mux(_T_3303, ibuf_dual, _T_3306) @[el2_lsu_bus_buffer.scala 449:49]
node _T_3308 = cat(_T_3307, _T_3302) @[Cat.scala 29:58]
node _T_3309 = cat(_T_3308, _T_3297) @[Cat.scala 29:58]
node _T_3310 = cat(_T_3309, _T_3292) @[Cat.scala 29:58]
buf_dualhi_in <= _T_3310 @[el2_lsu_bus_buffer.scala 449:19]
node _T_3311 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 450:67]
node _T_3312 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 450:99]
node _T_3313 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 450:127]
node _T_3314 = and(_T_3312, _T_3313) @[el2_lsu_bus_buffer.scala 450:116]
node _T_3315 = mux(_T_3314, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 450:89]
node _T_3316 = mux(_T_3311, ibuf_dualtag, _T_3315) @[el2_lsu_bus_buffer.scala 450:49]
node _T_3317 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 450:67]
node _T_3318 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 450:99]
node _T_3319 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 450:127]
node _T_3320 = and(_T_3318, _T_3319) @[el2_lsu_bus_buffer.scala 450:116]
node _T_3321 = mux(_T_3320, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 450:89]
node _T_3322 = mux(_T_3317, ibuf_dualtag, _T_3321) @[el2_lsu_bus_buffer.scala 450:49]
node _T_3323 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 450:67]
node _T_3324 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 450:99]
node _T_3325 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 450:127]
node _T_3326 = and(_T_3324, _T_3325) @[el2_lsu_bus_buffer.scala 450:116]
node _T_3327 = mux(_T_3326, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 450:89]
node _T_3328 = mux(_T_3323, ibuf_dualtag, _T_3327) @[el2_lsu_bus_buffer.scala 450:49]
node _T_3329 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 450:67]
node _T_3330 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 450:99]
node _T_3331 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 450:127]
node _T_3332 = and(_T_3330, _T_3331) @[el2_lsu_bus_buffer.scala 450:116]
node _T_3333 = mux(_T_3332, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 450:89]
node _T_3334 = mux(_T_3329, ibuf_dualtag, _T_3333) @[el2_lsu_bus_buffer.scala 450:49]
buf_dualtag_in[0] <= _T_3316 @[el2_lsu_bus_buffer.scala 450:20]
buf_dualtag_in[1] <= _T_3322 @[el2_lsu_bus_buffer.scala 450:20]
buf_dualtag_in[2] <= _T_3328 @[el2_lsu_bus_buffer.scala 450:20]
buf_dualtag_in[3] <= _T_3334 @[el2_lsu_bus_buffer.scala 450:20]
node _T_3335 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 451:71]
2020-11-07 04:03:13 +08:00
node _T_3336 = mux(_T_3335, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 451:53]
2020-11-07 20:07:56 +08:00
node _T_3337 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 451:71]
2020-11-07 04:03:13 +08:00
node _T_3338 = mux(_T_3337, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 451:53]
2020-11-07 20:07:56 +08:00
node _T_3339 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 451:71]
2020-11-07 04:03:13 +08:00
node _T_3340 = mux(_T_3339, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 451:53]
2020-11-07 20:07:56 +08:00
node _T_3341 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 451:71]
node _T_3342 = mux(_T_3341, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 451:53]
node _T_3343 = cat(_T_3342, _T_3340) @[Cat.scala 29:58]
node _T_3344 = cat(_T_3343, _T_3338) @[Cat.scala 29:58]
node _T_3345 = cat(_T_3344, _T_3336) @[Cat.scala 29:58]
buf_sideeffect_in <= _T_3345 @[el2_lsu_bus_buffer.scala 451:23]
node _T_3346 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 452:67]
2020-11-07 04:03:13 +08:00
node _T_3347 = mux(_T_3346, ibuf_unsign, io.lsu_pkt_r.unsign) @[el2_lsu_bus_buffer.scala 452:49]
2020-11-07 20:07:56 +08:00
node _T_3348 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 452:67]
2020-11-07 04:03:13 +08:00
node _T_3349 = mux(_T_3348, ibuf_unsign, io.lsu_pkt_r.unsign) @[el2_lsu_bus_buffer.scala 452:49]
2020-11-07 20:07:56 +08:00
node _T_3350 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 452:67]
2020-11-07 04:03:13 +08:00
node _T_3351 = mux(_T_3350, ibuf_unsign, io.lsu_pkt_r.unsign) @[el2_lsu_bus_buffer.scala 452:49]
2020-11-07 20:07:56 +08:00
node _T_3352 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 452:67]
node _T_3353 = mux(_T_3352, ibuf_unsign, io.lsu_pkt_r.unsign) @[el2_lsu_bus_buffer.scala 452:49]
node _T_3354 = cat(_T_3353, _T_3351) @[Cat.scala 29:58]
node _T_3355 = cat(_T_3354, _T_3349) @[Cat.scala 29:58]
node _T_3356 = cat(_T_3355, _T_3347) @[Cat.scala 29:58]
buf_unsign_in <= _T_3356 @[el2_lsu_bus_buffer.scala 452:19]
node _T_3357 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 453:62]
node _T_3358 = cat(io.lsu_pkt_r.word, io.lsu_pkt_r.half) @[Cat.scala 29:58]
node _T_3359 = mux(_T_3357, ibuf_sz, _T_3358) @[el2_lsu_bus_buffer.scala 453:44]
node _T_3360 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 453:62]
node _T_3361 = cat(io.lsu_pkt_r.word, io.lsu_pkt_r.half) @[Cat.scala 29:58]
node _T_3362 = mux(_T_3360, ibuf_sz, _T_3361) @[el2_lsu_bus_buffer.scala 453:44]
node _T_3363 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 453:62]
node _T_3364 = cat(io.lsu_pkt_r.word, io.lsu_pkt_r.half) @[Cat.scala 29:58]
node _T_3365 = mux(_T_3363, ibuf_sz, _T_3364) @[el2_lsu_bus_buffer.scala 453:44]
node _T_3366 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 453:62]
node _T_3367 = cat(io.lsu_pkt_r.word, io.lsu_pkt_r.half) @[Cat.scala 29:58]
node _T_3368 = mux(_T_3366, ibuf_sz, _T_3367) @[el2_lsu_bus_buffer.scala 453:44]
buf_sz_in[0] <= _T_3359 @[el2_lsu_bus_buffer.scala 453:15]
buf_sz_in[1] <= _T_3362 @[el2_lsu_bus_buffer.scala 453:15]
buf_sz_in[2] <= _T_3365 @[el2_lsu_bus_buffer.scala 453:15]
buf_sz_in[3] <= _T_3368 @[el2_lsu_bus_buffer.scala 453:15]
node _T_3369 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 454:66]
2020-11-07 04:03:13 +08:00
node _T_3370 = mux(_T_3369, ibuf_write, io.lsu_pkt_r.store) @[el2_lsu_bus_buffer.scala 454:48]
2020-11-07 20:07:56 +08:00
node _T_3371 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 454:66]
2020-11-07 04:03:13 +08:00
node _T_3372 = mux(_T_3371, ibuf_write, io.lsu_pkt_r.store) @[el2_lsu_bus_buffer.scala 454:48]
2020-11-07 20:07:56 +08:00
node _T_3373 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 454:66]
2020-11-07 04:03:13 +08:00
node _T_3374 = mux(_T_3373, ibuf_write, io.lsu_pkt_r.store) @[el2_lsu_bus_buffer.scala 454:48]
2020-11-07 20:07:56 +08:00
node _T_3375 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 454:66]
node _T_3376 = mux(_T_3375, ibuf_write, io.lsu_pkt_r.store) @[el2_lsu_bus_buffer.scala 454:48]
node _T_3377 = cat(_T_3376, _T_3374) @[Cat.scala 29:58]
node _T_3378 = cat(_T_3377, _T_3372) @[Cat.scala 29:58]
node _T_3379 = cat(_T_3378, _T_3370) @[Cat.scala 29:58]
buf_write_in <= _T_3379 @[el2_lsu_bus_buffer.scala 454:18]
node _T_3380 = eq(UInt<3>("h00"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3380 : @[Conditional.scala 40:58]
node _T_3381 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 459:56]
node _T_3382 = mux(_T_3381, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 459:31]
buf_nxtstate[0] <= _T_3382 @[el2_lsu_bus_buffer.scala 459:25]
node _T_3383 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 460:45]
node _T_3384 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:77]
node _T_3385 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:97]
node _T_3386 = and(_T_3384, _T_3385) @[el2_lsu_bus_buffer.scala 460:95]
node _T_3387 = eq(UInt<1>("h00"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 460:117]
node _T_3388 = and(_T_3386, _T_3387) @[el2_lsu_bus_buffer.scala 460:112]
node _T_3389 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:144]
node _T_3390 = eq(UInt<1>("h00"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 460:166]
node _T_3391 = and(_T_3389, _T_3390) @[el2_lsu_bus_buffer.scala 460:161]
node _T_3392 = or(_T_3388, _T_3391) @[el2_lsu_bus_buffer.scala 460:132]
node _T_3393 = and(_T_3383, _T_3392) @[el2_lsu_bus_buffer.scala 460:63]
node _T_3394 = eq(UInt<1>("h00"), ibuf_tag) @[el2_lsu_bus_buffer.scala 460:206]
node _T_3395 = and(ibuf_drain_vld, _T_3394) @[el2_lsu_bus_buffer.scala 460:201]
node _T_3396 = or(_T_3393, _T_3395) @[el2_lsu_bus_buffer.scala 460:183]
buf_state_en[0] <= _T_3396 @[el2_lsu_bus_buffer.scala 460:25]
2020-11-06 22:37:40 +08:00
buf_wr_en[0] <= buf_state_en[0] @[el2_lsu_bus_buffer.scala 461:22]
buf_data_en[0] <= buf_state_en[0] @[el2_lsu_bus_buffer.scala 462:24]
2020-11-07 20:07:56 +08:00
node _T_3397 = eq(UInt<1>("h00"), ibuf_tag) @[el2_lsu_bus_buffer.scala 463:52]
node _T_3398 = and(ibuf_drain_vld, _T_3397) @[el2_lsu_bus_buffer.scala 463:47]
node _T_3399 = bits(_T_3398, 0, 0) @[el2_lsu_bus_buffer.scala 463:73]
node _T_3400 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 463:90]
node _T_3401 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 463:114]
node _T_3402 = mux(_T_3399, _T_3400, _T_3401) @[el2_lsu_bus_buffer.scala 463:30]
buf_data_in[0] <= _T_3402 @[el2_lsu_bus_buffer.scala 463:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 40:58]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3403 = eq(UInt<3>("h01"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3403 : @[Conditional.scala 39:67]
node _T_3404 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 466:60]
node _T_3405 = mux(_T_3404, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:31]
buf_nxtstate[0] <= _T_3405 @[el2_lsu_bus_buffer.scala 466:25]
node _T_3406 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 467:46]
buf_state_en[0] <= _T_3406 @[el2_lsu_bus_buffer.scala 467:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3407 = eq(UInt<3>("h02"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3407 : @[Conditional.scala 39:67]
node _T_3408 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 470:60]
node _T_3409 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 470:89]
node _T_3410 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 470:124]
node _T_3411 = and(_T_3409, _T_3410) @[el2_lsu_bus_buffer.scala 470:104]
node _T_3412 = mux(_T_3411, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 470:75]
node _T_3413 = mux(_T_3408, UInt<3>("h00"), _T_3412) @[el2_lsu_bus_buffer.scala 470:31]
buf_nxtstate[0] <= _T_3413 @[el2_lsu_bus_buffer.scala 470:25]
node _T_3414 = eq(obuf_tag0, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 471:48]
node _T_3415 = eq(obuf_tag1, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 471:104]
node _T_3416 = and(obuf_merge, _T_3415) @[el2_lsu_bus_buffer.scala 471:91]
node _T_3417 = or(_T_3414, _T_3416) @[el2_lsu_bus_buffer.scala 471:77]
node _T_3418 = and(_T_3417, obuf_valid) @[el2_lsu_bus_buffer.scala 471:135]
node _T_3419 = and(_T_3418, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 471:148]
buf_cmd_state_bus_en[0] <= _T_3419 @[el2_lsu_bus_buffer.scala 471:33]
2020-11-06 22:37:40 +08:00
buf_state_bus_en[0] <= buf_cmd_state_bus_en[0] @[el2_lsu_bus_buffer.scala 472:29]
2020-11-07 20:07:56 +08:00
node _T_3420 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 473:49]
node _T_3421 = or(_T_3420, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 473:70]
buf_state_en[0] <= _T_3421 @[el2_lsu_bus_buffer.scala 473:25]
2020-11-06 22:37:40 +08:00
buf_ldfwd_in[0] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 474:25]
2020-11-07 20:07:56 +08:00
node _T_3422 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 475:56]
node _T_3423 = eq(_T_3422, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:46]
node _T_3424 = and(buf_state_en[0], _T_3423) @[el2_lsu_bus_buffer.scala 475:44]
node _T_3425 = and(_T_3424, obuf_nosend) @[el2_lsu_bus_buffer.scala 475:60]
node _T_3426 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:76]
node _T_3427 = and(_T_3425, _T_3426) @[el2_lsu_bus_buffer.scala 475:74]
buf_ldfwd_en[0] <= _T_3427 @[el2_lsu_bus_buffer.scala 475:25]
node _T_3428 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 476:46]
buf_ldfwdtag_in[0] <= _T_3428 @[el2_lsu_bus_buffer.scala 476:28]
node _T_3429 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 477:47]
node _T_3430 = and(_T_3429, obuf_nosend) @[el2_lsu_bus_buffer.scala 477:67]
node _T_3431 = and(_T_3430, bus_rsp_read) @[el2_lsu_bus_buffer.scala 477:81]
buf_data_en[0] <= _T_3431 @[el2_lsu_bus_buffer.scala 477:24]
node _T_3432 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 478:48]
node _T_3433 = and(_T_3432, obuf_nosend) @[el2_lsu_bus_buffer.scala 478:68]
node _T_3434 = and(_T_3433, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 478:82]
buf_error_en[0] <= _T_3434 @[el2_lsu_bus_buffer.scala 478:25]
node _T_3435 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 479:61]
node _T_3436 = bits(buf_addr[0], 2, 2) @[el2_lsu_bus_buffer.scala 479:85]
node _T_3437 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 479:103]
node _T_3438 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 479:126]
node _T_3439 = mux(_T_3436, _T_3437, _T_3438) @[el2_lsu_bus_buffer.scala 479:73]
node _T_3440 = mux(buf_error_en[0], _T_3435, _T_3439) @[el2_lsu_bus_buffer.scala 479:30]
buf_data_in[0] <= _T_3440 @[el2_lsu_bus_buffer.scala 479:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3441 = eq(UInt<3>("h03"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3441 : @[Conditional.scala 39:67]
node _T_3442 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 482:67]
node _T_3443 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 482:94]
node _T_3444 = eq(_T_3443, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 482:73]
node _T_3445 = and(_T_3442, _T_3444) @[el2_lsu_bus_buffer.scala 482:71]
node _T_3446 = or(io.dec_tlu_force_halt, _T_3445) @[el2_lsu_bus_buffer.scala 482:55]
node _T_3447 = bits(_T_3446, 0, 0) @[el2_lsu_bus_buffer.scala 482:125]
node _T_3448 = eq(buf_samedw[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 483:30]
node _T_3449 = and(buf_dual[0], _T_3448) @[el2_lsu_bus_buffer.scala 483:28]
node _T_3450 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 483:57]
node _T_3451 = eq(_T_3450, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 483:47]
node _T_3452 = and(_T_3449, _T_3451) @[el2_lsu_bus_buffer.scala 483:45]
node _T_3453 = neq(buf_state[buf_dualtag[0]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 483:90]
node _T_3454 = and(_T_3452, _T_3453) @[el2_lsu_bus_buffer.scala 483:61]
node _T_3455 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 484:27]
node _T_3456 = or(_T_3455, any_done_wait_state) @[el2_lsu_bus_buffer.scala 484:31]
node _T_3457 = eq(buf_samedw[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 484:70]
node _T_3458 = and(buf_dual[0], _T_3457) @[el2_lsu_bus_buffer.scala 484:68]
node _T_3459 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 484:97]
node _T_3460 = eq(_T_3459, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 484:87]
node _T_3461 = and(_T_3458, _T_3460) @[el2_lsu_bus_buffer.scala 484:85]
node _T_3462 = eq(buf_dualtag[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_3463 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_3464 = eq(buf_dualtag[0], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_3465 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_3466 = eq(buf_dualtag[0], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_3467 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_3468 = eq(buf_dualtag[0], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_3469 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_3470 = mux(_T_3462, _T_3463, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3471 = mux(_T_3464, _T_3465, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3472 = mux(_T_3466, _T_3467, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3473 = mux(_T_3468, _T_3469, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3474 = or(_T_3470, _T_3471) @[Mux.scala 27:72]
node _T_3475 = or(_T_3474, _T_3472) @[Mux.scala 27:72]
node _T_3476 = or(_T_3475, _T_3473) @[Mux.scala 27:72]
wire _T_3477 : UInt<1> @[Mux.scala 27:72]
_T_3477 <= _T_3476 @[Mux.scala 27:72]
node _T_3478 = and(_T_3461, _T_3477) @[el2_lsu_bus_buffer.scala 484:101]
node _T_3479 = eq(buf_state[buf_dualtag[0]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 484:167]
node _T_3480 = and(_T_3478, _T_3479) @[el2_lsu_bus_buffer.scala 484:138]
node _T_3481 = and(_T_3480, any_done_wait_state) @[el2_lsu_bus_buffer.scala 484:187]
node _T_3482 = or(_T_3456, _T_3481) @[el2_lsu_bus_buffer.scala 484:53]
node _T_3483 = mux(_T_3482, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 484:16]
node _T_3484 = mux(_T_3454, UInt<3>("h04"), _T_3483) @[el2_lsu_bus_buffer.scala 483:14]
node _T_3485 = mux(_T_3447, UInt<3>("h00"), _T_3484) @[el2_lsu_bus_buffer.scala 482:31]
buf_nxtstate[0] <= _T_3485 @[el2_lsu_bus_buffer.scala 482:25]
node _T_3486 = eq(bus_rsp_write_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 485:73]
node _T_3487 = and(bus_rsp_write, _T_3486) @[el2_lsu_bus_buffer.scala 485:52]
node _T_3488 = eq(bus_rsp_read_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 486:46]
node _T_3489 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 487:23]
node _T_3490 = eq(bus_rsp_read_tag, buf_ldfwdtag[0]) @[el2_lsu_bus_buffer.scala 487:47]
node _T_3491 = and(_T_3489, _T_3490) @[el2_lsu_bus_buffer.scala 487:27]
node _T_3492 = or(_T_3488, _T_3491) @[el2_lsu_bus_buffer.scala 486:77]
node _T_3493 = and(buf_dual[0], buf_dualhi[0]) @[el2_lsu_bus_buffer.scala 488:26]
node _T_3494 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 488:54]
node _T_3495 = not(_T_3494) @[el2_lsu_bus_buffer.scala 488:44]
node _T_3496 = and(_T_3493, _T_3495) @[el2_lsu_bus_buffer.scala 488:42]
node _T_3497 = and(_T_3496, buf_samedw[0]) @[el2_lsu_bus_buffer.scala 488:58]
node _T_3498 = eq(bus_rsp_read_tag, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 488:94]
node _T_3499 = and(_T_3497, _T_3498) @[el2_lsu_bus_buffer.scala 488:74]
node _T_3500 = or(_T_3492, _T_3499) @[el2_lsu_bus_buffer.scala 487:71]
node _T_3501 = and(bus_rsp_read, _T_3500) @[el2_lsu_bus_buffer.scala 486:25]
node _T_3502 = or(_T_3487, _T_3501) @[el2_lsu_bus_buffer.scala 485:105]
buf_resp_state_bus_en[0] <= _T_3502 @[el2_lsu_bus_buffer.scala 485:34]
2020-11-06 22:37:40 +08:00
buf_state_bus_en[0] <= buf_resp_state_bus_en[0] @[el2_lsu_bus_buffer.scala 489:29]
2020-11-07 20:07:56 +08:00
node _T_3503 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 490:49]
node _T_3504 = or(_T_3503, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 490:70]
buf_state_en[0] <= _T_3504 @[el2_lsu_bus_buffer.scala 490:25]
node _T_3505 = and(buf_state_bus_en[0], bus_rsp_read) @[el2_lsu_bus_buffer.scala 491:47]
node _T_3506 = and(_T_3505, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 491:62]
buf_data_en[0] <= _T_3506 @[el2_lsu_bus_buffer.scala 491:24]
node _T_3507 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 492:48]
node _T_3508 = eq(bus_rsp_read_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 492:111]
node _T_3509 = and(bus_rsp_read_error, _T_3508) @[el2_lsu_bus_buffer.scala 492:91]
node _T_3510 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 493:42]
node _T_3511 = and(bus_rsp_read_error, _T_3510) @[el2_lsu_bus_buffer.scala 493:31]
node _T_3512 = eq(bus_rsp_read_tag, buf_ldfwdtag[0]) @[el2_lsu_bus_buffer.scala 493:66]
node _T_3513 = and(_T_3511, _T_3512) @[el2_lsu_bus_buffer.scala 493:46]
node _T_3514 = or(_T_3509, _T_3513) @[el2_lsu_bus_buffer.scala 492:143]
node _T_3515 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 494:32]
node _T_3516 = eq(bus_rsp_write_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 494:74]
node _T_3517 = and(_T_3515, _T_3516) @[el2_lsu_bus_buffer.scala 494:53]
node _T_3518 = or(_T_3514, _T_3517) @[el2_lsu_bus_buffer.scala 493:88]
node _T_3519 = and(_T_3507, _T_3518) @[el2_lsu_bus_buffer.scala 492:68]
buf_error_en[0] <= _T_3519 @[el2_lsu_bus_buffer.scala 492:25]
node _T_3520 = eq(buf_error_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 495:50]
node _T_3521 = and(buf_state_en[0], _T_3520) @[el2_lsu_bus_buffer.scala 495:48]
node _T_3522 = bits(buf_addr[0], 2, 2) @[el2_lsu_bus_buffer.scala 495:84]
node _T_3523 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 495:102]
node _T_3524 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 495:125]
node _T_3525 = mux(_T_3522, _T_3523, _T_3524) @[el2_lsu_bus_buffer.scala 495:72]
node _T_3526 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 495:148]
node _T_3527 = mux(_T_3521, _T_3525, _T_3526) @[el2_lsu_bus_buffer.scala 495:30]
buf_data_in[0] <= _T_3527 @[el2_lsu_bus_buffer.scala 495:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3528 = eq(UInt<3>("h04"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3528 : @[Conditional.scala 39:67]
node _T_3529 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 498:60]
node _T_3530 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 498:86]
node _T_3531 = dshr(buf_ldfwd, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 498:101]
node _T_3532 = bits(_T_3531, 0, 0) @[el2_lsu_bus_buffer.scala 498:101]
node _T_3533 = or(_T_3530, _T_3532) @[el2_lsu_bus_buffer.scala 498:90]
node _T_3534 = or(_T_3533, any_done_wait_state) @[el2_lsu_bus_buffer.scala 498:118]
node _T_3535 = mux(_T_3534, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 498:75]
node _T_3536 = mux(_T_3529, UInt<3>("h00"), _T_3535) @[el2_lsu_bus_buffer.scala 498:31]
buf_nxtstate[0] <= _T_3536 @[el2_lsu_bus_buffer.scala 498:25]
node _T_3537 = eq(bus_rsp_read_tag, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 499:66]
node _T_3538 = dshr(buf_ldfwd, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 500:21]
node _T_3539 = bits(_T_3538, 0, 0) @[el2_lsu_bus_buffer.scala 500:21]
node _T_3540 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[0]]) @[el2_lsu_bus_buffer.scala 500:58]
node _T_3541 = and(_T_3539, _T_3540) @[el2_lsu_bus_buffer.scala 500:38]
node _T_3542 = or(_T_3537, _T_3541) @[el2_lsu_bus_buffer.scala 499:95]
node _T_3543 = and(bus_rsp_read, _T_3542) @[el2_lsu_bus_buffer.scala 499:45]
buf_state_bus_en[0] <= _T_3543 @[el2_lsu_bus_buffer.scala 499:29]
node _T_3544 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 501:49]
node _T_3545 = or(_T_3544, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 501:70]
buf_state_en[0] <= _T_3545 @[el2_lsu_bus_buffer.scala 501:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3546 = eq(UInt<3>("h05"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3546 : @[Conditional.scala 39:67]
node _T_3547 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 504:60]
node _T_3548 = mux(_T_3547, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 504:31]
buf_nxtstate[0] <= _T_3548 @[el2_lsu_bus_buffer.scala 504:25]
node _T_3549 = eq(RspPtr, UInt<2>("h00")) @[el2_lsu_bus_buffer.scala 505:37]
node _T_3550 = eq(buf_dualtag[0], RspPtr) @[el2_lsu_bus_buffer.scala 505:98]
node _T_3551 = and(buf_dual[0], _T_3550) @[el2_lsu_bus_buffer.scala 505:80]
node _T_3552 = or(_T_3549, _T_3551) @[el2_lsu_bus_buffer.scala 505:65]
node _T_3553 = or(_T_3552, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 505:112]
buf_state_en[0] <= _T_3553 @[el2_lsu_bus_buffer.scala 505:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3554 = eq(UInt<3>("h06"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3554 : @[Conditional.scala 39:67]
2020-11-06 22:37:40 +08:00
buf_nxtstate[0] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 508:25]
buf_rst[0] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 509:20]
buf_state_en[0] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 510:25]
buf_ldfwd_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 511:25]
buf_ldfwd_en[0] <= buf_state_en[0] @[el2_lsu_bus_buffer.scala 512:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3555 = bits(buf_state_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 515:108]
reg _T_3556 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3555 : @[Reg.scala 28:19]
_T_3556 <= buf_nxtstate[0] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_state[0] <= _T_3556 @[el2_lsu_bus_buffer.scala 515:18]
reg _T_3557 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 516:60]
_T_3557 <= buf_age_in_0 @[el2_lsu_bus_buffer.scala 516:60]
buf_ageQ[0] <= _T_3557 @[el2_lsu_bus_buffer.scala 516:17]
reg _T_3558 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 517:63]
_T_3558 <= buf_rspage_in[0] @[el2_lsu_bus_buffer.scala 517:63]
buf_rspageQ[0] <= _T_3558 @[el2_lsu_bus_buffer.scala 517:20]
node _T_3559 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 518:109]
reg _T_3560 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3559 : @[Reg.scala 28:19]
_T_3560 <= buf_dualtag_in[0] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_dualtag[0] <= _T_3560 @[el2_lsu_bus_buffer.scala 518:20]
node _T_3561 = bits(buf_dual_in, 0, 0) @[el2_lsu_bus_buffer.scala 519:74]
node _T_3562 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 519:107]
reg _T_3563 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3562 : @[Reg.scala 28:19]
_T_3563 <= _T_3561 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_dual[0] <= _T_3563 @[el2_lsu_bus_buffer.scala 519:17]
node _T_3564 = bits(buf_samedw_in, 0, 0) @[el2_lsu_bus_buffer.scala 520:78]
node _T_3565 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 520:111]
reg _T_3566 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3565 : @[Reg.scala 28:19]
_T_3566 <= _T_3564 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_samedw[0] <= _T_3566 @[el2_lsu_bus_buffer.scala 520:19]
node _T_3567 = bits(buf_nomerge_in, 0, 0) @[el2_lsu_bus_buffer.scala 521:80]
node _T_3568 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 521:113]
reg _T_3569 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3568 : @[Reg.scala 28:19]
_T_3569 <= _T_3567 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_nomerge[0] <= _T_3569 @[el2_lsu_bus_buffer.scala 521:20]
node _T_3570 = bits(buf_dualhi_in, 0, 0) @[el2_lsu_bus_buffer.scala 522:78]
node _T_3571 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 522:111]
reg _T_3572 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3571 : @[Reg.scala 28:19]
_T_3572 <= _T_3570 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_dualhi[0] <= _T_3572 @[el2_lsu_bus_buffer.scala 522:19]
node _T_3573 = eq(UInt<3>("h00"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3573 : @[Conditional.scala 40:58]
node _T_3574 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 459:56]
node _T_3575 = mux(_T_3574, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 459:31]
buf_nxtstate[1] <= _T_3575 @[el2_lsu_bus_buffer.scala 459:25]
node _T_3576 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 460:45]
node _T_3577 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:77]
node _T_3578 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:97]
node _T_3579 = and(_T_3577, _T_3578) @[el2_lsu_bus_buffer.scala 460:95]
node _T_3580 = eq(UInt<1>("h01"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 460:117]
node _T_3581 = and(_T_3579, _T_3580) @[el2_lsu_bus_buffer.scala 460:112]
node _T_3582 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:144]
node _T_3583 = eq(UInt<1>("h01"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 460:166]
node _T_3584 = and(_T_3582, _T_3583) @[el2_lsu_bus_buffer.scala 460:161]
node _T_3585 = or(_T_3581, _T_3584) @[el2_lsu_bus_buffer.scala 460:132]
node _T_3586 = and(_T_3576, _T_3585) @[el2_lsu_bus_buffer.scala 460:63]
node _T_3587 = eq(UInt<1>("h01"), ibuf_tag) @[el2_lsu_bus_buffer.scala 460:206]
node _T_3588 = and(ibuf_drain_vld, _T_3587) @[el2_lsu_bus_buffer.scala 460:201]
node _T_3589 = or(_T_3586, _T_3588) @[el2_lsu_bus_buffer.scala 460:183]
buf_state_en[1] <= _T_3589 @[el2_lsu_bus_buffer.scala 460:25]
2020-11-06 22:37:40 +08:00
buf_wr_en[1] <= buf_state_en[1] @[el2_lsu_bus_buffer.scala 461:22]
buf_data_en[1] <= buf_state_en[1] @[el2_lsu_bus_buffer.scala 462:24]
2020-11-07 20:07:56 +08:00
node _T_3590 = eq(UInt<1>("h01"), ibuf_tag) @[el2_lsu_bus_buffer.scala 463:52]
node _T_3591 = and(ibuf_drain_vld, _T_3590) @[el2_lsu_bus_buffer.scala 463:47]
node _T_3592 = bits(_T_3591, 0, 0) @[el2_lsu_bus_buffer.scala 463:73]
node _T_3593 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 463:90]
node _T_3594 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 463:114]
node _T_3595 = mux(_T_3592, _T_3593, _T_3594) @[el2_lsu_bus_buffer.scala 463:30]
buf_data_in[1] <= _T_3595 @[el2_lsu_bus_buffer.scala 463:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 40:58]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3596 = eq(UInt<3>("h01"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3596 : @[Conditional.scala 39:67]
node _T_3597 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 466:60]
node _T_3598 = mux(_T_3597, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:31]
buf_nxtstate[1] <= _T_3598 @[el2_lsu_bus_buffer.scala 466:25]
node _T_3599 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 467:46]
buf_state_en[1] <= _T_3599 @[el2_lsu_bus_buffer.scala 467:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3600 = eq(UInt<3>("h02"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3600 : @[Conditional.scala 39:67]
node _T_3601 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 470:60]
node _T_3602 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 470:89]
node _T_3603 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 470:124]
node _T_3604 = and(_T_3602, _T_3603) @[el2_lsu_bus_buffer.scala 470:104]
node _T_3605 = mux(_T_3604, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 470:75]
node _T_3606 = mux(_T_3601, UInt<3>("h00"), _T_3605) @[el2_lsu_bus_buffer.scala 470:31]
buf_nxtstate[1] <= _T_3606 @[el2_lsu_bus_buffer.scala 470:25]
node _T_3607 = eq(obuf_tag0, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 471:48]
node _T_3608 = eq(obuf_tag1, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 471:104]
node _T_3609 = and(obuf_merge, _T_3608) @[el2_lsu_bus_buffer.scala 471:91]
node _T_3610 = or(_T_3607, _T_3609) @[el2_lsu_bus_buffer.scala 471:77]
node _T_3611 = and(_T_3610, obuf_valid) @[el2_lsu_bus_buffer.scala 471:135]
node _T_3612 = and(_T_3611, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 471:148]
buf_cmd_state_bus_en[1] <= _T_3612 @[el2_lsu_bus_buffer.scala 471:33]
2020-11-06 22:37:40 +08:00
buf_state_bus_en[1] <= buf_cmd_state_bus_en[1] @[el2_lsu_bus_buffer.scala 472:29]
2020-11-07 20:07:56 +08:00
node _T_3613 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 473:49]
node _T_3614 = or(_T_3613, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 473:70]
buf_state_en[1] <= _T_3614 @[el2_lsu_bus_buffer.scala 473:25]
2020-11-06 22:37:40 +08:00
buf_ldfwd_in[1] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 474:25]
2020-11-07 20:07:56 +08:00
node _T_3615 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 475:56]
node _T_3616 = eq(_T_3615, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:46]
node _T_3617 = and(buf_state_en[1], _T_3616) @[el2_lsu_bus_buffer.scala 475:44]
node _T_3618 = and(_T_3617, obuf_nosend) @[el2_lsu_bus_buffer.scala 475:60]
node _T_3619 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:76]
node _T_3620 = and(_T_3618, _T_3619) @[el2_lsu_bus_buffer.scala 475:74]
buf_ldfwd_en[1] <= _T_3620 @[el2_lsu_bus_buffer.scala 475:25]
node _T_3621 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 476:46]
buf_ldfwdtag_in[1] <= _T_3621 @[el2_lsu_bus_buffer.scala 476:28]
node _T_3622 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 477:47]
node _T_3623 = and(_T_3622, obuf_nosend) @[el2_lsu_bus_buffer.scala 477:67]
node _T_3624 = and(_T_3623, bus_rsp_read) @[el2_lsu_bus_buffer.scala 477:81]
buf_data_en[1] <= _T_3624 @[el2_lsu_bus_buffer.scala 477:24]
node _T_3625 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 478:48]
node _T_3626 = and(_T_3625, obuf_nosend) @[el2_lsu_bus_buffer.scala 478:68]
node _T_3627 = and(_T_3626, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 478:82]
buf_error_en[1] <= _T_3627 @[el2_lsu_bus_buffer.scala 478:25]
node _T_3628 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 479:61]
node _T_3629 = bits(buf_addr[1], 2, 2) @[el2_lsu_bus_buffer.scala 479:85]
node _T_3630 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 479:103]
node _T_3631 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 479:126]
node _T_3632 = mux(_T_3629, _T_3630, _T_3631) @[el2_lsu_bus_buffer.scala 479:73]
node _T_3633 = mux(buf_error_en[1], _T_3628, _T_3632) @[el2_lsu_bus_buffer.scala 479:30]
buf_data_in[1] <= _T_3633 @[el2_lsu_bus_buffer.scala 479:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3634 = eq(UInt<3>("h03"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3634 : @[Conditional.scala 39:67]
node _T_3635 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 482:67]
node _T_3636 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 482:94]
node _T_3637 = eq(_T_3636, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 482:73]
node _T_3638 = and(_T_3635, _T_3637) @[el2_lsu_bus_buffer.scala 482:71]
node _T_3639 = or(io.dec_tlu_force_halt, _T_3638) @[el2_lsu_bus_buffer.scala 482:55]
node _T_3640 = bits(_T_3639, 0, 0) @[el2_lsu_bus_buffer.scala 482:125]
node _T_3641 = eq(buf_samedw[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 483:30]
node _T_3642 = and(buf_dual[1], _T_3641) @[el2_lsu_bus_buffer.scala 483:28]
node _T_3643 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 483:57]
node _T_3644 = eq(_T_3643, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 483:47]
node _T_3645 = and(_T_3642, _T_3644) @[el2_lsu_bus_buffer.scala 483:45]
node _T_3646 = neq(buf_state[buf_dualtag[1]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 483:90]
node _T_3647 = and(_T_3645, _T_3646) @[el2_lsu_bus_buffer.scala 483:61]
node _T_3648 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 484:27]
node _T_3649 = or(_T_3648, any_done_wait_state) @[el2_lsu_bus_buffer.scala 484:31]
node _T_3650 = eq(buf_samedw[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 484:70]
node _T_3651 = and(buf_dual[1], _T_3650) @[el2_lsu_bus_buffer.scala 484:68]
node _T_3652 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 484:97]
node _T_3653 = eq(_T_3652, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 484:87]
node _T_3654 = and(_T_3651, _T_3653) @[el2_lsu_bus_buffer.scala 484:85]
node _T_3655 = eq(buf_dualtag[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_3656 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_3657 = eq(buf_dualtag[1], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_3658 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_3659 = eq(buf_dualtag[1], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_3660 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_3661 = eq(buf_dualtag[1], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_3662 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_3663 = mux(_T_3655, _T_3656, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3664 = mux(_T_3657, _T_3658, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3665 = mux(_T_3659, _T_3660, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3666 = mux(_T_3661, _T_3662, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3667 = or(_T_3663, _T_3664) @[Mux.scala 27:72]
node _T_3668 = or(_T_3667, _T_3665) @[Mux.scala 27:72]
node _T_3669 = or(_T_3668, _T_3666) @[Mux.scala 27:72]
wire _T_3670 : UInt<1> @[Mux.scala 27:72]
_T_3670 <= _T_3669 @[Mux.scala 27:72]
node _T_3671 = and(_T_3654, _T_3670) @[el2_lsu_bus_buffer.scala 484:101]
node _T_3672 = eq(buf_state[buf_dualtag[1]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 484:167]
node _T_3673 = and(_T_3671, _T_3672) @[el2_lsu_bus_buffer.scala 484:138]
node _T_3674 = and(_T_3673, any_done_wait_state) @[el2_lsu_bus_buffer.scala 484:187]
node _T_3675 = or(_T_3649, _T_3674) @[el2_lsu_bus_buffer.scala 484:53]
node _T_3676 = mux(_T_3675, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 484:16]
node _T_3677 = mux(_T_3647, UInt<3>("h04"), _T_3676) @[el2_lsu_bus_buffer.scala 483:14]
node _T_3678 = mux(_T_3640, UInt<3>("h00"), _T_3677) @[el2_lsu_bus_buffer.scala 482:31]
buf_nxtstate[1] <= _T_3678 @[el2_lsu_bus_buffer.scala 482:25]
node _T_3679 = eq(bus_rsp_write_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 485:73]
node _T_3680 = and(bus_rsp_write, _T_3679) @[el2_lsu_bus_buffer.scala 485:52]
node _T_3681 = eq(bus_rsp_read_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 486:46]
node _T_3682 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 487:23]
node _T_3683 = eq(bus_rsp_read_tag, buf_ldfwdtag[1]) @[el2_lsu_bus_buffer.scala 487:47]
node _T_3684 = and(_T_3682, _T_3683) @[el2_lsu_bus_buffer.scala 487:27]
node _T_3685 = or(_T_3681, _T_3684) @[el2_lsu_bus_buffer.scala 486:77]
node _T_3686 = and(buf_dual[1], buf_dualhi[1]) @[el2_lsu_bus_buffer.scala 488:26]
node _T_3687 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 488:54]
node _T_3688 = not(_T_3687) @[el2_lsu_bus_buffer.scala 488:44]
node _T_3689 = and(_T_3686, _T_3688) @[el2_lsu_bus_buffer.scala 488:42]
node _T_3690 = and(_T_3689, buf_samedw[1]) @[el2_lsu_bus_buffer.scala 488:58]
node _T_3691 = eq(bus_rsp_read_tag, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 488:94]
node _T_3692 = and(_T_3690, _T_3691) @[el2_lsu_bus_buffer.scala 488:74]
node _T_3693 = or(_T_3685, _T_3692) @[el2_lsu_bus_buffer.scala 487:71]
node _T_3694 = and(bus_rsp_read, _T_3693) @[el2_lsu_bus_buffer.scala 486:25]
node _T_3695 = or(_T_3680, _T_3694) @[el2_lsu_bus_buffer.scala 485:105]
buf_resp_state_bus_en[1] <= _T_3695 @[el2_lsu_bus_buffer.scala 485:34]
2020-11-06 22:37:40 +08:00
buf_state_bus_en[1] <= buf_resp_state_bus_en[1] @[el2_lsu_bus_buffer.scala 489:29]
2020-11-07 20:07:56 +08:00
node _T_3696 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 490:49]
node _T_3697 = or(_T_3696, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 490:70]
buf_state_en[1] <= _T_3697 @[el2_lsu_bus_buffer.scala 490:25]
node _T_3698 = and(buf_state_bus_en[1], bus_rsp_read) @[el2_lsu_bus_buffer.scala 491:47]
node _T_3699 = and(_T_3698, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 491:62]
buf_data_en[1] <= _T_3699 @[el2_lsu_bus_buffer.scala 491:24]
node _T_3700 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 492:48]
node _T_3701 = eq(bus_rsp_read_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 492:111]
node _T_3702 = and(bus_rsp_read_error, _T_3701) @[el2_lsu_bus_buffer.scala 492:91]
node _T_3703 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 493:42]
node _T_3704 = and(bus_rsp_read_error, _T_3703) @[el2_lsu_bus_buffer.scala 493:31]
node _T_3705 = eq(bus_rsp_read_tag, buf_ldfwdtag[1]) @[el2_lsu_bus_buffer.scala 493:66]
node _T_3706 = and(_T_3704, _T_3705) @[el2_lsu_bus_buffer.scala 493:46]
node _T_3707 = or(_T_3702, _T_3706) @[el2_lsu_bus_buffer.scala 492:143]
node _T_3708 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 494:32]
node _T_3709 = eq(bus_rsp_write_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 494:74]
node _T_3710 = and(_T_3708, _T_3709) @[el2_lsu_bus_buffer.scala 494:53]
node _T_3711 = or(_T_3707, _T_3710) @[el2_lsu_bus_buffer.scala 493:88]
node _T_3712 = and(_T_3700, _T_3711) @[el2_lsu_bus_buffer.scala 492:68]
buf_error_en[1] <= _T_3712 @[el2_lsu_bus_buffer.scala 492:25]
node _T_3713 = eq(buf_error_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 495:50]
node _T_3714 = and(buf_state_en[1], _T_3713) @[el2_lsu_bus_buffer.scala 495:48]
node _T_3715 = bits(buf_addr[1], 2, 2) @[el2_lsu_bus_buffer.scala 495:84]
node _T_3716 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 495:102]
node _T_3717 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 495:125]
node _T_3718 = mux(_T_3715, _T_3716, _T_3717) @[el2_lsu_bus_buffer.scala 495:72]
node _T_3719 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 495:148]
node _T_3720 = mux(_T_3714, _T_3718, _T_3719) @[el2_lsu_bus_buffer.scala 495:30]
buf_data_in[1] <= _T_3720 @[el2_lsu_bus_buffer.scala 495:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3721 = eq(UInt<3>("h04"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3721 : @[Conditional.scala 39:67]
node _T_3722 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 498:60]
node _T_3723 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 498:86]
node _T_3724 = dshr(buf_ldfwd, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 498:101]
node _T_3725 = bits(_T_3724, 0, 0) @[el2_lsu_bus_buffer.scala 498:101]
node _T_3726 = or(_T_3723, _T_3725) @[el2_lsu_bus_buffer.scala 498:90]
node _T_3727 = or(_T_3726, any_done_wait_state) @[el2_lsu_bus_buffer.scala 498:118]
node _T_3728 = mux(_T_3727, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 498:75]
node _T_3729 = mux(_T_3722, UInt<3>("h00"), _T_3728) @[el2_lsu_bus_buffer.scala 498:31]
buf_nxtstate[1] <= _T_3729 @[el2_lsu_bus_buffer.scala 498:25]
node _T_3730 = eq(bus_rsp_read_tag, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 499:66]
node _T_3731 = dshr(buf_ldfwd, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 500:21]
node _T_3732 = bits(_T_3731, 0, 0) @[el2_lsu_bus_buffer.scala 500:21]
node _T_3733 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[1]]) @[el2_lsu_bus_buffer.scala 500:58]
node _T_3734 = and(_T_3732, _T_3733) @[el2_lsu_bus_buffer.scala 500:38]
node _T_3735 = or(_T_3730, _T_3734) @[el2_lsu_bus_buffer.scala 499:95]
node _T_3736 = and(bus_rsp_read, _T_3735) @[el2_lsu_bus_buffer.scala 499:45]
buf_state_bus_en[1] <= _T_3736 @[el2_lsu_bus_buffer.scala 499:29]
node _T_3737 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 501:49]
node _T_3738 = or(_T_3737, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 501:70]
buf_state_en[1] <= _T_3738 @[el2_lsu_bus_buffer.scala 501:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3739 = eq(UInt<3>("h05"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3739 : @[Conditional.scala 39:67]
node _T_3740 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 504:60]
node _T_3741 = mux(_T_3740, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 504:31]
buf_nxtstate[1] <= _T_3741 @[el2_lsu_bus_buffer.scala 504:25]
node _T_3742 = eq(RspPtr, UInt<2>("h01")) @[el2_lsu_bus_buffer.scala 505:37]
node _T_3743 = eq(buf_dualtag[1], RspPtr) @[el2_lsu_bus_buffer.scala 505:98]
node _T_3744 = and(buf_dual[1], _T_3743) @[el2_lsu_bus_buffer.scala 505:80]
node _T_3745 = or(_T_3742, _T_3744) @[el2_lsu_bus_buffer.scala 505:65]
node _T_3746 = or(_T_3745, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 505:112]
buf_state_en[1] <= _T_3746 @[el2_lsu_bus_buffer.scala 505:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3747 = eq(UInt<3>("h06"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3747 : @[Conditional.scala 39:67]
2020-11-06 22:37:40 +08:00
buf_nxtstate[1] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 508:25]
buf_rst[1] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 509:20]
buf_state_en[1] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 510:25]
buf_ldfwd_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 511:25]
buf_ldfwd_en[1] <= buf_state_en[1] @[el2_lsu_bus_buffer.scala 512:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3748 = bits(buf_state_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 515:108]
reg _T_3749 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3748 : @[Reg.scala 28:19]
_T_3749 <= buf_nxtstate[1] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_state[1] <= _T_3749 @[el2_lsu_bus_buffer.scala 515:18]
reg _T_3750 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 516:60]
_T_3750 <= buf_age_in_1 @[el2_lsu_bus_buffer.scala 516:60]
buf_ageQ[1] <= _T_3750 @[el2_lsu_bus_buffer.scala 516:17]
reg _T_3751 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 517:63]
_T_3751 <= buf_rspage_in[1] @[el2_lsu_bus_buffer.scala 517:63]
buf_rspageQ[1] <= _T_3751 @[el2_lsu_bus_buffer.scala 517:20]
node _T_3752 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 518:109]
reg _T_3753 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3752 : @[Reg.scala 28:19]
_T_3753 <= buf_dualtag_in[1] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_dualtag[1] <= _T_3753 @[el2_lsu_bus_buffer.scala 518:20]
node _T_3754 = bits(buf_dual_in, 1, 1) @[el2_lsu_bus_buffer.scala 519:74]
node _T_3755 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 519:107]
reg _T_3756 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3755 : @[Reg.scala 28:19]
_T_3756 <= _T_3754 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_dual[1] <= _T_3756 @[el2_lsu_bus_buffer.scala 519:17]
node _T_3757 = bits(buf_samedw_in, 1, 1) @[el2_lsu_bus_buffer.scala 520:78]
node _T_3758 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 520:111]
reg _T_3759 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3758 : @[Reg.scala 28:19]
_T_3759 <= _T_3757 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_samedw[1] <= _T_3759 @[el2_lsu_bus_buffer.scala 520:19]
node _T_3760 = bits(buf_nomerge_in, 1, 1) @[el2_lsu_bus_buffer.scala 521:80]
node _T_3761 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 521:113]
reg _T_3762 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3761 : @[Reg.scala 28:19]
_T_3762 <= _T_3760 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_nomerge[1] <= _T_3762 @[el2_lsu_bus_buffer.scala 521:20]
node _T_3763 = bits(buf_dualhi_in, 1, 1) @[el2_lsu_bus_buffer.scala 522:78]
node _T_3764 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 522:111]
reg _T_3765 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3764 : @[Reg.scala 28:19]
_T_3765 <= _T_3763 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_dualhi[1] <= _T_3765 @[el2_lsu_bus_buffer.scala 522:19]
node _T_3766 = eq(UInt<3>("h00"), buf_state[2]) @[Conditional.scala 37:30]
when _T_3766 : @[Conditional.scala 40:58]
node _T_3767 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 459:56]
node _T_3768 = mux(_T_3767, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 459:31]
buf_nxtstate[2] <= _T_3768 @[el2_lsu_bus_buffer.scala 459:25]
node _T_3769 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 460:45]
node _T_3770 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:77]
node _T_3771 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:97]
node _T_3772 = and(_T_3770, _T_3771) @[el2_lsu_bus_buffer.scala 460:95]
node _T_3773 = eq(UInt<2>("h02"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 460:117]
node _T_3774 = and(_T_3772, _T_3773) @[el2_lsu_bus_buffer.scala 460:112]
node _T_3775 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:144]
node _T_3776 = eq(UInt<2>("h02"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 460:166]
node _T_3777 = and(_T_3775, _T_3776) @[el2_lsu_bus_buffer.scala 460:161]
node _T_3778 = or(_T_3774, _T_3777) @[el2_lsu_bus_buffer.scala 460:132]
node _T_3779 = and(_T_3769, _T_3778) @[el2_lsu_bus_buffer.scala 460:63]
node _T_3780 = eq(UInt<2>("h02"), ibuf_tag) @[el2_lsu_bus_buffer.scala 460:206]
node _T_3781 = and(ibuf_drain_vld, _T_3780) @[el2_lsu_bus_buffer.scala 460:201]
node _T_3782 = or(_T_3779, _T_3781) @[el2_lsu_bus_buffer.scala 460:183]
buf_state_en[2] <= _T_3782 @[el2_lsu_bus_buffer.scala 460:25]
2020-11-06 22:37:40 +08:00
buf_wr_en[2] <= buf_state_en[2] @[el2_lsu_bus_buffer.scala 461:22]
buf_data_en[2] <= buf_state_en[2] @[el2_lsu_bus_buffer.scala 462:24]
2020-11-07 20:07:56 +08:00
node _T_3783 = eq(UInt<2>("h02"), ibuf_tag) @[el2_lsu_bus_buffer.scala 463:52]
node _T_3784 = and(ibuf_drain_vld, _T_3783) @[el2_lsu_bus_buffer.scala 463:47]
node _T_3785 = bits(_T_3784, 0, 0) @[el2_lsu_bus_buffer.scala 463:73]
node _T_3786 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 463:90]
node _T_3787 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 463:114]
node _T_3788 = mux(_T_3785, _T_3786, _T_3787) @[el2_lsu_bus_buffer.scala 463:30]
buf_data_in[2] <= _T_3788 @[el2_lsu_bus_buffer.scala 463:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 40:58]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3789 = eq(UInt<3>("h01"), buf_state[2]) @[Conditional.scala 37:30]
when _T_3789 : @[Conditional.scala 39:67]
node _T_3790 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 466:60]
node _T_3791 = mux(_T_3790, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:31]
buf_nxtstate[2] <= _T_3791 @[el2_lsu_bus_buffer.scala 466:25]
node _T_3792 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 467:46]
buf_state_en[2] <= _T_3792 @[el2_lsu_bus_buffer.scala 467:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3793 = eq(UInt<3>("h02"), buf_state[2]) @[Conditional.scala 37:30]
when _T_3793 : @[Conditional.scala 39:67]
node _T_3794 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 470:60]
node _T_3795 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 470:89]
node _T_3796 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 470:124]
node _T_3797 = and(_T_3795, _T_3796) @[el2_lsu_bus_buffer.scala 470:104]
node _T_3798 = mux(_T_3797, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 470:75]
node _T_3799 = mux(_T_3794, UInt<3>("h00"), _T_3798) @[el2_lsu_bus_buffer.scala 470:31]
buf_nxtstate[2] <= _T_3799 @[el2_lsu_bus_buffer.scala 470:25]
node _T_3800 = eq(obuf_tag0, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 471:48]
node _T_3801 = eq(obuf_tag1, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 471:104]
node _T_3802 = and(obuf_merge, _T_3801) @[el2_lsu_bus_buffer.scala 471:91]
node _T_3803 = or(_T_3800, _T_3802) @[el2_lsu_bus_buffer.scala 471:77]
node _T_3804 = and(_T_3803, obuf_valid) @[el2_lsu_bus_buffer.scala 471:135]
node _T_3805 = and(_T_3804, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 471:148]
buf_cmd_state_bus_en[2] <= _T_3805 @[el2_lsu_bus_buffer.scala 471:33]
2020-11-06 22:37:40 +08:00
buf_state_bus_en[2] <= buf_cmd_state_bus_en[2] @[el2_lsu_bus_buffer.scala 472:29]
2020-11-07 20:07:56 +08:00
node _T_3806 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 473:49]
node _T_3807 = or(_T_3806, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 473:70]
buf_state_en[2] <= _T_3807 @[el2_lsu_bus_buffer.scala 473:25]
2020-11-06 22:37:40 +08:00
buf_ldfwd_in[2] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 474:25]
2020-11-07 20:07:56 +08:00
node _T_3808 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 475:56]
node _T_3809 = eq(_T_3808, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:46]
node _T_3810 = and(buf_state_en[2], _T_3809) @[el2_lsu_bus_buffer.scala 475:44]
node _T_3811 = and(_T_3810, obuf_nosend) @[el2_lsu_bus_buffer.scala 475:60]
node _T_3812 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:76]
node _T_3813 = and(_T_3811, _T_3812) @[el2_lsu_bus_buffer.scala 475:74]
buf_ldfwd_en[2] <= _T_3813 @[el2_lsu_bus_buffer.scala 475:25]
node _T_3814 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 476:46]
buf_ldfwdtag_in[2] <= _T_3814 @[el2_lsu_bus_buffer.scala 476:28]
node _T_3815 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 477:47]
node _T_3816 = and(_T_3815, obuf_nosend) @[el2_lsu_bus_buffer.scala 477:67]
node _T_3817 = and(_T_3816, bus_rsp_read) @[el2_lsu_bus_buffer.scala 477:81]
buf_data_en[2] <= _T_3817 @[el2_lsu_bus_buffer.scala 477:24]
node _T_3818 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 478:48]
node _T_3819 = and(_T_3818, obuf_nosend) @[el2_lsu_bus_buffer.scala 478:68]
node _T_3820 = and(_T_3819, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 478:82]
buf_error_en[2] <= _T_3820 @[el2_lsu_bus_buffer.scala 478:25]
node _T_3821 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 479:61]
node _T_3822 = bits(buf_addr[2], 2, 2) @[el2_lsu_bus_buffer.scala 479:85]
node _T_3823 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 479:103]
node _T_3824 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 479:126]
node _T_3825 = mux(_T_3822, _T_3823, _T_3824) @[el2_lsu_bus_buffer.scala 479:73]
node _T_3826 = mux(buf_error_en[2], _T_3821, _T_3825) @[el2_lsu_bus_buffer.scala 479:30]
buf_data_in[2] <= _T_3826 @[el2_lsu_bus_buffer.scala 479:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3827 = eq(UInt<3>("h03"), buf_state[2]) @[Conditional.scala 37:30]
when _T_3827 : @[Conditional.scala 39:67]
node _T_3828 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 482:67]
node _T_3829 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 482:94]
node _T_3830 = eq(_T_3829, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 482:73]
node _T_3831 = and(_T_3828, _T_3830) @[el2_lsu_bus_buffer.scala 482:71]
node _T_3832 = or(io.dec_tlu_force_halt, _T_3831) @[el2_lsu_bus_buffer.scala 482:55]
node _T_3833 = bits(_T_3832, 0, 0) @[el2_lsu_bus_buffer.scala 482:125]
node _T_3834 = eq(buf_samedw[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 483:30]
node _T_3835 = and(buf_dual[2], _T_3834) @[el2_lsu_bus_buffer.scala 483:28]
node _T_3836 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 483:57]
node _T_3837 = eq(_T_3836, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 483:47]
node _T_3838 = and(_T_3835, _T_3837) @[el2_lsu_bus_buffer.scala 483:45]
node _T_3839 = neq(buf_state[buf_dualtag[2]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 483:90]
node _T_3840 = and(_T_3838, _T_3839) @[el2_lsu_bus_buffer.scala 483:61]
node _T_3841 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 484:27]
node _T_3842 = or(_T_3841, any_done_wait_state) @[el2_lsu_bus_buffer.scala 484:31]
node _T_3843 = eq(buf_samedw[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 484:70]
node _T_3844 = and(buf_dual[2], _T_3843) @[el2_lsu_bus_buffer.scala 484:68]
node _T_3845 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 484:97]
node _T_3846 = eq(_T_3845, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 484:87]
node _T_3847 = and(_T_3844, _T_3846) @[el2_lsu_bus_buffer.scala 484:85]
node _T_3848 = eq(buf_dualtag[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_3849 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_3850 = eq(buf_dualtag[2], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_3851 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_3852 = eq(buf_dualtag[2], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_3853 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_3854 = eq(buf_dualtag[2], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_3855 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_3856 = mux(_T_3848, _T_3849, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3857 = mux(_T_3850, _T_3851, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3858 = mux(_T_3852, _T_3853, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3859 = mux(_T_3854, _T_3855, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3860 = or(_T_3856, _T_3857) @[Mux.scala 27:72]
node _T_3861 = or(_T_3860, _T_3858) @[Mux.scala 27:72]
node _T_3862 = or(_T_3861, _T_3859) @[Mux.scala 27:72]
wire _T_3863 : UInt<1> @[Mux.scala 27:72]
_T_3863 <= _T_3862 @[Mux.scala 27:72]
node _T_3864 = and(_T_3847, _T_3863) @[el2_lsu_bus_buffer.scala 484:101]
node _T_3865 = eq(buf_state[buf_dualtag[2]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 484:167]
node _T_3866 = and(_T_3864, _T_3865) @[el2_lsu_bus_buffer.scala 484:138]
node _T_3867 = and(_T_3866, any_done_wait_state) @[el2_lsu_bus_buffer.scala 484:187]
node _T_3868 = or(_T_3842, _T_3867) @[el2_lsu_bus_buffer.scala 484:53]
node _T_3869 = mux(_T_3868, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 484:16]
node _T_3870 = mux(_T_3840, UInt<3>("h04"), _T_3869) @[el2_lsu_bus_buffer.scala 483:14]
node _T_3871 = mux(_T_3833, UInt<3>("h00"), _T_3870) @[el2_lsu_bus_buffer.scala 482:31]
buf_nxtstate[2] <= _T_3871 @[el2_lsu_bus_buffer.scala 482:25]
node _T_3872 = eq(bus_rsp_write_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 485:73]
node _T_3873 = and(bus_rsp_write, _T_3872) @[el2_lsu_bus_buffer.scala 485:52]
node _T_3874 = eq(bus_rsp_read_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 486:46]
node _T_3875 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 487:23]
node _T_3876 = eq(bus_rsp_read_tag, buf_ldfwdtag[2]) @[el2_lsu_bus_buffer.scala 487:47]
node _T_3877 = and(_T_3875, _T_3876) @[el2_lsu_bus_buffer.scala 487:27]
node _T_3878 = or(_T_3874, _T_3877) @[el2_lsu_bus_buffer.scala 486:77]
node _T_3879 = and(buf_dual[2], buf_dualhi[2]) @[el2_lsu_bus_buffer.scala 488:26]
node _T_3880 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 488:54]
node _T_3881 = not(_T_3880) @[el2_lsu_bus_buffer.scala 488:44]
node _T_3882 = and(_T_3879, _T_3881) @[el2_lsu_bus_buffer.scala 488:42]
node _T_3883 = and(_T_3882, buf_samedw[2]) @[el2_lsu_bus_buffer.scala 488:58]
node _T_3884 = eq(bus_rsp_read_tag, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 488:94]
node _T_3885 = and(_T_3883, _T_3884) @[el2_lsu_bus_buffer.scala 488:74]
node _T_3886 = or(_T_3878, _T_3885) @[el2_lsu_bus_buffer.scala 487:71]
node _T_3887 = and(bus_rsp_read, _T_3886) @[el2_lsu_bus_buffer.scala 486:25]
node _T_3888 = or(_T_3873, _T_3887) @[el2_lsu_bus_buffer.scala 485:105]
buf_resp_state_bus_en[2] <= _T_3888 @[el2_lsu_bus_buffer.scala 485:34]
2020-11-06 22:37:40 +08:00
buf_state_bus_en[2] <= buf_resp_state_bus_en[2] @[el2_lsu_bus_buffer.scala 489:29]
2020-11-07 20:07:56 +08:00
node _T_3889 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 490:49]
node _T_3890 = or(_T_3889, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 490:70]
buf_state_en[2] <= _T_3890 @[el2_lsu_bus_buffer.scala 490:25]
node _T_3891 = and(buf_state_bus_en[2], bus_rsp_read) @[el2_lsu_bus_buffer.scala 491:47]
node _T_3892 = and(_T_3891, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 491:62]
buf_data_en[2] <= _T_3892 @[el2_lsu_bus_buffer.scala 491:24]
node _T_3893 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 492:48]
node _T_3894 = eq(bus_rsp_read_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 492:111]
node _T_3895 = and(bus_rsp_read_error, _T_3894) @[el2_lsu_bus_buffer.scala 492:91]
node _T_3896 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 493:42]
node _T_3897 = and(bus_rsp_read_error, _T_3896) @[el2_lsu_bus_buffer.scala 493:31]
node _T_3898 = eq(bus_rsp_read_tag, buf_ldfwdtag[2]) @[el2_lsu_bus_buffer.scala 493:66]
node _T_3899 = and(_T_3897, _T_3898) @[el2_lsu_bus_buffer.scala 493:46]
node _T_3900 = or(_T_3895, _T_3899) @[el2_lsu_bus_buffer.scala 492:143]
node _T_3901 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 494:32]
node _T_3902 = eq(bus_rsp_write_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 494:74]
node _T_3903 = and(_T_3901, _T_3902) @[el2_lsu_bus_buffer.scala 494:53]
node _T_3904 = or(_T_3900, _T_3903) @[el2_lsu_bus_buffer.scala 493:88]
node _T_3905 = and(_T_3893, _T_3904) @[el2_lsu_bus_buffer.scala 492:68]
buf_error_en[2] <= _T_3905 @[el2_lsu_bus_buffer.scala 492:25]
node _T_3906 = eq(buf_error_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 495:50]
node _T_3907 = and(buf_state_en[2], _T_3906) @[el2_lsu_bus_buffer.scala 495:48]
node _T_3908 = bits(buf_addr[2], 2, 2) @[el2_lsu_bus_buffer.scala 495:84]
node _T_3909 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 495:102]
node _T_3910 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 495:125]
node _T_3911 = mux(_T_3908, _T_3909, _T_3910) @[el2_lsu_bus_buffer.scala 495:72]
node _T_3912 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 495:148]
node _T_3913 = mux(_T_3907, _T_3911, _T_3912) @[el2_lsu_bus_buffer.scala 495:30]
buf_data_in[2] <= _T_3913 @[el2_lsu_bus_buffer.scala 495:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3914 = eq(UInt<3>("h04"), buf_state[2]) @[Conditional.scala 37:30]
when _T_3914 : @[Conditional.scala 39:67]
node _T_3915 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 498:60]
node _T_3916 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 498:86]
node _T_3917 = dshr(buf_ldfwd, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 498:101]
node _T_3918 = bits(_T_3917, 0, 0) @[el2_lsu_bus_buffer.scala 498:101]
node _T_3919 = or(_T_3916, _T_3918) @[el2_lsu_bus_buffer.scala 498:90]
node _T_3920 = or(_T_3919, any_done_wait_state) @[el2_lsu_bus_buffer.scala 498:118]
node _T_3921 = mux(_T_3920, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 498:75]
node _T_3922 = mux(_T_3915, UInt<3>("h00"), _T_3921) @[el2_lsu_bus_buffer.scala 498:31]
buf_nxtstate[2] <= _T_3922 @[el2_lsu_bus_buffer.scala 498:25]
node _T_3923 = eq(bus_rsp_read_tag, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 499:66]
node _T_3924 = dshr(buf_ldfwd, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 500:21]
node _T_3925 = bits(_T_3924, 0, 0) @[el2_lsu_bus_buffer.scala 500:21]
node _T_3926 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[2]]) @[el2_lsu_bus_buffer.scala 500:58]
node _T_3927 = and(_T_3925, _T_3926) @[el2_lsu_bus_buffer.scala 500:38]
node _T_3928 = or(_T_3923, _T_3927) @[el2_lsu_bus_buffer.scala 499:95]
node _T_3929 = and(bus_rsp_read, _T_3928) @[el2_lsu_bus_buffer.scala 499:45]
buf_state_bus_en[2] <= _T_3929 @[el2_lsu_bus_buffer.scala 499:29]
node _T_3930 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 501:49]
node _T_3931 = or(_T_3930, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 501:70]
buf_state_en[2] <= _T_3931 @[el2_lsu_bus_buffer.scala 501:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3932 = eq(UInt<3>("h05"), buf_state[2]) @[Conditional.scala 37:30]
when _T_3932 : @[Conditional.scala 39:67]
node _T_3933 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 504:60]
node _T_3934 = mux(_T_3933, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 504:31]
buf_nxtstate[2] <= _T_3934 @[el2_lsu_bus_buffer.scala 504:25]
node _T_3935 = eq(RspPtr, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 505:37]
node _T_3936 = eq(buf_dualtag[2], RspPtr) @[el2_lsu_bus_buffer.scala 505:98]
node _T_3937 = and(buf_dual[2], _T_3936) @[el2_lsu_bus_buffer.scala 505:80]
node _T_3938 = or(_T_3935, _T_3937) @[el2_lsu_bus_buffer.scala 505:65]
node _T_3939 = or(_T_3938, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 505:112]
buf_state_en[2] <= _T_3939 @[el2_lsu_bus_buffer.scala 505:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3940 = eq(UInt<3>("h06"), buf_state[2]) @[Conditional.scala 37:30]
when _T_3940 : @[Conditional.scala 39:67]
2020-11-06 22:37:40 +08:00
buf_nxtstate[2] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 508:25]
buf_rst[2] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 509:20]
buf_state_en[2] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 510:25]
buf_ldfwd_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 511:25]
buf_ldfwd_en[2] <= buf_state_en[2] @[el2_lsu_bus_buffer.scala 512:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3941 = bits(buf_state_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 515:108]
reg _T_3942 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3941 : @[Reg.scala 28:19]
_T_3942 <= buf_nxtstate[2] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_state[2] <= _T_3942 @[el2_lsu_bus_buffer.scala 515:18]
reg _T_3943 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 516:60]
_T_3943 <= buf_age_in_2 @[el2_lsu_bus_buffer.scala 516:60]
buf_ageQ[2] <= _T_3943 @[el2_lsu_bus_buffer.scala 516:17]
reg _T_3944 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 517:63]
_T_3944 <= buf_rspage_in[2] @[el2_lsu_bus_buffer.scala 517:63]
buf_rspageQ[2] <= _T_3944 @[el2_lsu_bus_buffer.scala 517:20]
node _T_3945 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 518:109]
reg _T_3946 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3945 : @[Reg.scala 28:19]
_T_3946 <= buf_dualtag_in[2] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_dualtag[2] <= _T_3946 @[el2_lsu_bus_buffer.scala 518:20]
node _T_3947 = bits(buf_dual_in, 2, 2) @[el2_lsu_bus_buffer.scala 519:74]
node _T_3948 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 519:107]
reg _T_3949 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3948 : @[Reg.scala 28:19]
_T_3949 <= _T_3947 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_dual[2] <= _T_3949 @[el2_lsu_bus_buffer.scala 519:17]
node _T_3950 = bits(buf_samedw_in, 2, 2) @[el2_lsu_bus_buffer.scala 520:78]
node _T_3951 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 520:111]
reg _T_3952 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3951 : @[Reg.scala 28:19]
_T_3952 <= _T_3950 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_samedw[2] <= _T_3952 @[el2_lsu_bus_buffer.scala 520:19]
node _T_3953 = bits(buf_nomerge_in, 2, 2) @[el2_lsu_bus_buffer.scala 521:80]
node _T_3954 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 521:113]
reg _T_3955 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3954 : @[Reg.scala 28:19]
_T_3955 <= _T_3953 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_nomerge[2] <= _T_3955 @[el2_lsu_bus_buffer.scala 521:20]
node _T_3956 = bits(buf_dualhi_in, 2, 2) @[el2_lsu_bus_buffer.scala 522:78]
node _T_3957 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 522:111]
reg _T_3958 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3957 : @[Reg.scala 28:19]
_T_3958 <= _T_3956 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_dualhi[2] <= _T_3958 @[el2_lsu_bus_buffer.scala 522:19]
node _T_3959 = eq(UInt<3>("h00"), buf_state[3]) @[Conditional.scala 37:30]
when _T_3959 : @[Conditional.scala 40:58]
node _T_3960 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 459:56]
node _T_3961 = mux(_T_3960, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 459:31]
buf_nxtstate[3] <= _T_3961 @[el2_lsu_bus_buffer.scala 459:25]
node _T_3962 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 460:45]
node _T_3963 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:77]
node _T_3964 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:97]
node _T_3965 = and(_T_3963, _T_3964) @[el2_lsu_bus_buffer.scala 460:95]
node _T_3966 = eq(UInt<2>("h03"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 460:117]
node _T_3967 = and(_T_3965, _T_3966) @[el2_lsu_bus_buffer.scala 460:112]
node _T_3968 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 460:144]
node _T_3969 = eq(UInt<2>("h03"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 460:166]
node _T_3970 = and(_T_3968, _T_3969) @[el2_lsu_bus_buffer.scala 460:161]
node _T_3971 = or(_T_3967, _T_3970) @[el2_lsu_bus_buffer.scala 460:132]
node _T_3972 = and(_T_3962, _T_3971) @[el2_lsu_bus_buffer.scala 460:63]
node _T_3973 = eq(UInt<2>("h03"), ibuf_tag) @[el2_lsu_bus_buffer.scala 460:206]
node _T_3974 = and(ibuf_drain_vld, _T_3973) @[el2_lsu_bus_buffer.scala 460:201]
node _T_3975 = or(_T_3972, _T_3974) @[el2_lsu_bus_buffer.scala 460:183]
buf_state_en[3] <= _T_3975 @[el2_lsu_bus_buffer.scala 460:25]
2020-11-06 22:37:40 +08:00
buf_wr_en[3] <= buf_state_en[3] @[el2_lsu_bus_buffer.scala 461:22]
buf_data_en[3] <= buf_state_en[3] @[el2_lsu_bus_buffer.scala 462:24]
2020-11-07 20:07:56 +08:00
node _T_3976 = eq(UInt<2>("h03"), ibuf_tag) @[el2_lsu_bus_buffer.scala 463:52]
node _T_3977 = and(ibuf_drain_vld, _T_3976) @[el2_lsu_bus_buffer.scala 463:47]
node _T_3978 = bits(_T_3977, 0, 0) @[el2_lsu_bus_buffer.scala 463:73]
node _T_3979 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 463:90]
node _T_3980 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 463:114]
node _T_3981 = mux(_T_3978, _T_3979, _T_3980) @[el2_lsu_bus_buffer.scala 463:30]
buf_data_in[3] <= _T_3981 @[el2_lsu_bus_buffer.scala 463:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 40:58]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3982 = eq(UInt<3>("h01"), buf_state[3]) @[Conditional.scala 37:30]
when _T_3982 : @[Conditional.scala 39:67]
node _T_3983 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 466:60]
node _T_3984 = mux(_T_3983, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 466:31]
buf_nxtstate[3] <= _T_3984 @[el2_lsu_bus_buffer.scala 466:25]
node _T_3985 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 467:46]
buf_state_en[3] <= _T_3985 @[el2_lsu_bus_buffer.scala 467:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_3986 = eq(UInt<3>("h02"), buf_state[3]) @[Conditional.scala 37:30]
when _T_3986 : @[Conditional.scala 39:67]
node _T_3987 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 470:60]
node _T_3988 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 470:89]
node _T_3989 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 470:124]
node _T_3990 = and(_T_3988, _T_3989) @[el2_lsu_bus_buffer.scala 470:104]
node _T_3991 = mux(_T_3990, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 470:75]
node _T_3992 = mux(_T_3987, UInt<3>("h00"), _T_3991) @[el2_lsu_bus_buffer.scala 470:31]
buf_nxtstate[3] <= _T_3992 @[el2_lsu_bus_buffer.scala 470:25]
node _T_3993 = eq(obuf_tag0, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 471:48]
node _T_3994 = eq(obuf_tag1, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 471:104]
node _T_3995 = and(obuf_merge, _T_3994) @[el2_lsu_bus_buffer.scala 471:91]
node _T_3996 = or(_T_3993, _T_3995) @[el2_lsu_bus_buffer.scala 471:77]
node _T_3997 = and(_T_3996, obuf_valid) @[el2_lsu_bus_buffer.scala 471:135]
node _T_3998 = and(_T_3997, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 471:148]
buf_cmd_state_bus_en[3] <= _T_3998 @[el2_lsu_bus_buffer.scala 471:33]
2020-11-06 22:37:40 +08:00
buf_state_bus_en[3] <= buf_cmd_state_bus_en[3] @[el2_lsu_bus_buffer.scala 472:29]
2020-11-07 20:07:56 +08:00
node _T_3999 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 473:49]
node _T_4000 = or(_T_3999, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 473:70]
buf_state_en[3] <= _T_4000 @[el2_lsu_bus_buffer.scala 473:25]
2020-11-06 22:37:40 +08:00
buf_ldfwd_in[3] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 474:25]
2020-11-07 20:07:56 +08:00
node _T_4001 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 475:56]
node _T_4002 = eq(_T_4001, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:46]
node _T_4003 = and(buf_state_en[3], _T_4002) @[el2_lsu_bus_buffer.scala 475:44]
node _T_4004 = and(_T_4003, obuf_nosend) @[el2_lsu_bus_buffer.scala 475:60]
node _T_4005 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 475:76]
node _T_4006 = and(_T_4004, _T_4005) @[el2_lsu_bus_buffer.scala 475:74]
buf_ldfwd_en[3] <= _T_4006 @[el2_lsu_bus_buffer.scala 475:25]
node _T_4007 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 476:46]
buf_ldfwdtag_in[3] <= _T_4007 @[el2_lsu_bus_buffer.scala 476:28]
node _T_4008 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 477:47]
node _T_4009 = and(_T_4008, obuf_nosend) @[el2_lsu_bus_buffer.scala 477:67]
node _T_4010 = and(_T_4009, bus_rsp_read) @[el2_lsu_bus_buffer.scala 477:81]
buf_data_en[3] <= _T_4010 @[el2_lsu_bus_buffer.scala 477:24]
node _T_4011 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 478:48]
node _T_4012 = and(_T_4011, obuf_nosend) @[el2_lsu_bus_buffer.scala 478:68]
node _T_4013 = and(_T_4012, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 478:82]
buf_error_en[3] <= _T_4013 @[el2_lsu_bus_buffer.scala 478:25]
node _T_4014 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 479:61]
node _T_4015 = bits(buf_addr[3], 2, 2) @[el2_lsu_bus_buffer.scala 479:85]
node _T_4016 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 479:103]
node _T_4017 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 479:126]
node _T_4018 = mux(_T_4015, _T_4016, _T_4017) @[el2_lsu_bus_buffer.scala 479:73]
node _T_4019 = mux(buf_error_en[3], _T_4014, _T_4018) @[el2_lsu_bus_buffer.scala 479:30]
buf_data_in[3] <= _T_4019 @[el2_lsu_bus_buffer.scala 479:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_4020 = eq(UInt<3>("h03"), buf_state[3]) @[Conditional.scala 37:30]
when _T_4020 : @[Conditional.scala 39:67]
node _T_4021 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 482:67]
node _T_4022 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 482:94]
node _T_4023 = eq(_T_4022, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 482:73]
node _T_4024 = and(_T_4021, _T_4023) @[el2_lsu_bus_buffer.scala 482:71]
node _T_4025 = or(io.dec_tlu_force_halt, _T_4024) @[el2_lsu_bus_buffer.scala 482:55]
node _T_4026 = bits(_T_4025, 0, 0) @[el2_lsu_bus_buffer.scala 482:125]
node _T_4027 = eq(buf_samedw[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 483:30]
node _T_4028 = and(buf_dual[3], _T_4027) @[el2_lsu_bus_buffer.scala 483:28]
node _T_4029 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 483:57]
node _T_4030 = eq(_T_4029, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 483:47]
node _T_4031 = and(_T_4028, _T_4030) @[el2_lsu_bus_buffer.scala 483:45]
node _T_4032 = neq(buf_state[buf_dualtag[3]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 483:90]
node _T_4033 = and(_T_4031, _T_4032) @[el2_lsu_bus_buffer.scala 483:61]
node _T_4034 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 484:27]
node _T_4035 = or(_T_4034, any_done_wait_state) @[el2_lsu_bus_buffer.scala 484:31]
node _T_4036 = eq(buf_samedw[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 484:70]
node _T_4037 = and(buf_dual[3], _T_4036) @[el2_lsu_bus_buffer.scala 484:68]
node _T_4038 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 484:97]
node _T_4039 = eq(_T_4038, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 484:87]
node _T_4040 = and(_T_4037, _T_4039) @[el2_lsu_bus_buffer.scala 484:85]
node _T_4041 = eq(buf_dualtag[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_4042 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_4043 = eq(buf_dualtag[3], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_4044 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_4045 = eq(buf_dualtag[3], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_4046 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_4047 = eq(buf_dualtag[3], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_4048 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_4049 = mux(_T_4041, _T_4042, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4050 = mux(_T_4043, _T_4044, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4051 = mux(_T_4045, _T_4046, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4052 = mux(_T_4047, _T_4048, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4053 = or(_T_4049, _T_4050) @[Mux.scala 27:72]
node _T_4054 = or(_T_4053, _T_4051) @[Mux.scala 27:72]
node _T_4055 = or(_T_4054, _T_4052) @[Mux.scala 27:72]
wire _T_4056 : UInt<1> @[Mux.scala 27:72]
_T_4056 <= _T_4055 @[Mux.scala 27:72]
node _T_4057 = and(_T_4040, _T_4056) @[el2_lsu_bus_buffer.scala 484:101]
node _T_4058 = eq(buf_state[buf_dualtag[3]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 484:167]
node _T_4059 = and(_T_4057, _T_4058) @[el2_lsu_bus_buffer.scala 484:138]
node _T_4060 = and(_T_4059, any_done_wait_state) @[el2_lsu_bus_buffer.scala 484:187]
node _T_4061 = or(_T_4035, _T_4060) @[el2_lsu_bus_buffer.scala 484:53]
node _T_4062 = mux(_T_4061, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 484:16]
node _T_4063 = mux(_T_4033, UInt<3>("h04"), _T_4062) @[el2_lsu_bus_buffer.scala 483:14]
node _T_4064 = mux(_T_4026, UInt<3>("h00"), _T_4063) @[el2_lsu_bus_buffer.scala 482:31]
buf_nxtstate[3] <= _T_4064 @[el2_lsu_bus_buffer.scala 482:25]
node _T_4065 = eq(bus_rsp_write_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 485:73]
node _T_4066 = and(bus_rsp_write, _T_4065) @[el2_lsu_bus_buffer.scala 485:52]
node _T_4067 = eq(bus_rsp_read_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 486:46]
node _T_4068 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 487:23]
node _T_4069 = eq(bus_rsp_read_tag, buf_ldfwdtag[3]) @[el2_lsu_bus_buffer.scala 487:47]
node _T_4070 = and(_T_4068, _T_4069) @[el2_lsu_bus_buffer.scala 487:27]
node _T_4071 = or(_T_4067, _T_4070) @[el2_lsu_bus_buffer.scala 486:77]
node _T_4072 = and(buf_dual[3], buf_dualhi[3]) @[el2_lsu_bus_buffer.scala 488:26]
node _T_4073 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 488:54]
node _T_4074 = not(_T_4073) @[el2_lsu_bus_buffer.scala 488:44]
node _T_4075 = and(_T_4072, _T_4074) @[el2_lsu_bus_buffer.scala 488:42]
node _T_4076 = and(_T_4075, buf_samedw[3]) @[el2_lsu_bus_buffer.scala 488:58]
node _T_4077 = eq(bus_rsp_read_tag, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 488:94]
node _T_4078 = and(_T_4076, _T_4077) @[el2_lsu_bus_buffer.scala 488:74]
node _T_4079 = or(_T_4071, _T_4078) @[el2_lsu_bus_buffer.scala 487:71]
node _T_4080 = and(bus_rsp_read, _T_4079) @[el2_lsu_bus_buffer.scala 486:25]
node _T_4081 = or(_T_4066, _T_4080) @[el2_lsu_bus_buffer.scala 485:105]
buf_resp_state_bus_en[3] <= _T_4081 @[el2_lsu_bus_buffer.scala 485:34]
2020-11-06 22:37:40 +08:00
buf_state_bus_en[3] <= buf_resp_state_bus_en[3] @[el2_lsu_bus_buffer.scala 489:29]
2020-11-07 20:07:56 +08:00
node _T_4082 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 490:49]
node _T_4083 = or(_T_4082, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 490:70]
buf_state_en[3] <= _T_4083 @[el2_lsu_bus_buffer.scala 490:25]
node _T_4084 = and(buf_state_bus_en[3], bus_rsp_read) @[el2_lsu_bus_buffer.scala 491:47]
node _T_4085 = and(_T_4084, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 491:62]
buf_data_en[3] <= _T_4085 @[el2_lsu_bus_buffer.scala 491:24]
node _T_4086 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 492:48]
node _T_4087 = eq(bus_rsp_read_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 492:111]
node _T_4088 = and(bus_rsp_read_error, _T_4087) @[el2_lsu_bus_buffer.scala 492:91]
node _T_4089 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 493:42]
node _T_4090 = and(bus_rsp_read_error, _T_4089) @[el2_lsu_bus_buffer.scala 493:31]
node _T_4091 = eq(bus_rsp_read_tag, buf_ldfwdtag[3]) @[el2_lsu_bus_buffer.scala 493:66]
node _T_4092 = and(_T_4090, _T_4091) @[el2_lsu_bus_buffer.scala 493:46]
node _T_4093 = or(_T_4088, _T_4092) @[el2_lsu_bus_buffer.scala 492:143]
node _T_4094 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 494:32]
node _T_4095 = eq(bus_rsp_write_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 494:74]
node _T_4096 = and(_T_4094, _T_4095) @[el2_lsu_bus_buffer.scala 494:53]
node _T_4097 = or(_T_4093, _T_4096) @[el2_lsu_bus_buffer.scala 493:88]
node _T_4098 = and(_T_4086, _T_4097) @[el2_lsu_bus_buffer.scala 492:68]
buf_error_en[3] <= _T_4098 @[el2_lsu_bus_buffer.scala 492:25]
node _T_4099 = eq(buf_error_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 495:50]
node _T_4100 = and(buf_state_en[3], _T_4099) @[el2_lsu_bus_buffer.scala 495:48]
node _T_4101 = bits(buf_addr[3], 2, 2) @[el2_lsu_bus_buffer.scala 495:84]
node _T_4102 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 495:102]
node _T_4103 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 495:125]
node _T_4104 = mux(_T_4101, _T_4102, _T_4103) @[el2_lsu_bus_buffer.scala 495:72]
node _T_4105 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 495:148]
node _T_4106 = mux(_T_4100, _T_4104, _T_4105) @[el2_lsu_bus_buffer.scala 495:30]
buf_data_in[3] <= _T_4106 @[el2_lsu_bus_buffer.scala 495:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_4107 = eq(UInt<3>("h04"), buf_state[3]) @[Conditional.scala 37:30]
when _T_4107 : @[Conditional.scala 39:67]
node _T_4108 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 498:60]
node _T_4109 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 498:86]
node _T_4110 = dshr(buf_ldfwd, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 498:101]
node _T_4111 = bits(_T_4110, 0, 0) @[el2_lsu_bus_buffer.scala 498:101]
node _T_4112 = or(_T_4109, _T_4111) @[el2_lsu_bus_buffer.scala 498:90]
node _T_4113 = or(_T_4112, any_done_wait_state) @[el2_lsu_bus_buffer.scala 498:118]
node _T_4114 = mux(_T_4113, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 498:75]
node _T_4115 = mux(_T_4108, UInt<3>("h00"), _T_4114) @[el2_lsu_bus_buffer.scala 498:31]
buf_nxtstate[3] <= _T_4115 @[el2_lsu_bus_buffer.scala 498:25]
node _T_4116 = eq(bus_rsp_read_tag, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 499:66]
node _T_4117 = dshr(buf_ldfwd, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 500:21]
node _T_4118 = bits(_T_4117, 0, 0) @[el2_lsu_bus_buffer.scala 500:21]
node _T_4119 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[3]]) @[el2_lsu_bus_buffer.scala 500:58]
node _T_4120 = and(_T_4118, _T_4119) @[el2_lsu_bus_buffer.scala 500:38]
node _T_4121 = or(_T_4116, _T_4120) @[el2_lsu_bus_buffer.scala 499:95]
node _T_4122 = and(bus_rsp_read, _T_4121) @[el2_lsu_bus_buffer.scala 499:45]
buf_state_bus_en[3] <= _T_4122 @[el2_lsu_bus_buffer.scala 499:29]
node _T_4123 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 501:49]
node _T_4124 = or(_T_4123, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 501:70]
buf_state_en[3] <= _T_4124 @[el2_lsu_bus_buffer.scala 501:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_4125 = eq(UInt<3>("h05"), buf_state[3]) @[Conditional.scala 37:30]
when _T_4125 : @[Conditional.scala 39:67]
node _T_4126 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 504:60]
node _T_4127 = mux(_T_4126, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 504:31]
buf_nxtstate[3] <= _T_4127 @[el2_lsu_bus_buffer.scala 504:25]
node _T_4128 = eq(RspPtr, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 505:37]
node _T_4129 = eq(buf_dualtag[3], RspPtr) @[el2_lsu_bus_buffer.scala 505:98]
node _T_4130 = and(buf_dual[3], _T_4129) @[el2_lsu_bus_buffer.scala 505:80]
node _T_4131 = or(_T_4128, _T_4130) @[el2_lsu_bus_buffer.scala 505:65]
node _T_4132 = or(_T_4131, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 505:112]
buf_state_en[3] <= _T_4132 @[el2_lsu_bus_buffer.scala 505:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_4133 = eq(UInt<3>("h06"), buf_state[3]) @[Conditional.scala 37:30]
when _T_4133 : @[Conditional.scala 39:67]
2020-11-06 22:37:40 +08:00
buf_nxtstate[3] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 508:25]
buf_rst[3] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 509:20]
buf_state_en[3] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 510:25]
buf_ldfwd_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 511:25]
buf_ldfwd_en[3] <= buf_state_en[3] @[el2_lsu_bus_buffer.scala 512:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
2020-11-07 20:07:56 +08:00
node _T_4134 = bits(buf_state_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 515:108]
reg _T_4135 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4134 : @[Reg.scala 28:19]
_T_4135 <= buf_nxtstate[3] @[Reg.scala 28:23]
2020-11-07 04:03:13 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_state[3] <= _T_4135 @[el2_lsu_bus_buffer.scala 515:18]
reg _T_4136 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 516:60]
_T_4136 <= buf_age_in_3 @[el2_lsu_bus_buffer.scala 516:60]
buf_ageQ[3] <= _T_4136 @[el2_lsu_bus_buffer.scala 516:17]
reg _T_4137 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 517:63]
_T_4137 <= buf_rspage_in[3] @[el2_lsu_bus_buffer.scala 517:63]
buf_rspageQ[3] <= _T_4137 @[el2_lsu_bus_buffer.scala 517:20]
node _T_4138 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 518:109]
reg _T_4139 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4138 : @[Reg.scala 28:19]
_T_4139 <= buf_dualtag_in[3] @[Reg.scala 28:23]
2020-11-07 04:03:13 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_dualtag[3] <= _T_4139 @[el2_lsu_bus_buffer.scala 518:20]
node _T_4140 = bits(buf_dual_in, 3, 3) @[el2_lsu_bus_buffer.scala 519:74]
node _T_4141 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 519:107]
reg _T_4142 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4141 : @[Reg.scala 28:19]
_T_4142 <= _T_4140 @[Reg.scala 28:23]
2020-11-07 04:03:13 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_dual[3] <= _T_4142 @[el2_lsu_bus_buffer.scala 519:17]
node _T_4143 = bits(buf_samedw_in, 3, 3) @[el2_lsu_bus_buffer.scala 520:78]
node _T_4144 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 520:111]
reg _T_4145 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4144 : @[Reg.scala 28:19]
_T_4145 <= _T_4143 @[Reg.scala 28:23]
2020-11-07 04:03:13 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_samedw[3] <= _T_4145 @[el2_lsu_bus_buffer.scala 520:19]
node _T_4146 = bits(buf_nomerge_in, 3, 3) @[el2_lsu_bus_buffer.scala 521:80]
node _T_4147 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 521:113]
reg _T_4148 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4147 : @[Reg.scala 28:19]
_T_4148 <= _T_4146 @[Reg.scala 28:23]
2020-11-07 04:03:13 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_nomerge[3] <= _T_4148 @[el2_lsu_bus_buffer.scala 521:20]
node _T_4149 = bits(buf_dualhi_in, 3, 3) @[el2_lsu_bus_buffer.scala 522:78]
node _T_4150 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 522:111]
2020-11-07 04:03:13 +08:00
reg _T_4151 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4150 : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_4151 <= _T_4149 @[Reg.scala 28:23]
2020-11-07 04:03:13 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_dualhi[3] <= _T_4151 @[el2_lsu_bus_buffer.scala 522:19]
node _T_4152 = bits(buf_ldfwd_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 525:133]
2020-11-07 04:03:13 +08:00
reg _T_4153 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4152 : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_4153 <= buf_ldfwd_in[0] @[Reg.scala 28:23]
2020-11-07 04:03:13 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4154 = bits(buf_ldfwd_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 525:133]
2020-11-07 04:03:13 +08:00
reg _T_4155 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4154 : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_4155 <= buf_ldfwd_in[1] @[Reg.scala 28:23]
2020-11-07 04:03:13 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4156 = bits(buf_ldfwd_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 525:133]
2020-11-07 04:03:13 +08:00
reg _T_4157 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when _T_4156 : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_4157 <= buf_ldfwd_in[2] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4158 = bits(buf_ldfwd_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 525:133]
reg _T_4159 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4158 : @[Reg.scala 28:19]
_T_4159 <= buf_ldfwd_in[3] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4160 = cat(_T_4159, _T_4157) @[Cat.scala 29:58]
node _T_4161 = cat(_T_4160, _T_4155) @[Cat.scala 29:58]
node _T_4162 = cat(_T_4161, _T_4153) @[Cat.scala 29:58]
buf_ldfwd <= _T_4162 @[el2_lsu_bus_buffer.scala 525:15]
node _T_4163 = bits(buf_ldfwd_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 526:134]
2020-11-07 04:03:13 +08:00
reg _T_4164 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when _T_4163 : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_4164 <= buf_ldfwdtag_in[0] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4165 = bits(buf_ldfwd_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 526:134]
2020-11-07 04:03:13 +08:00
reg _T_4166 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4165 : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_4166 <= buf_ldfwdtag_in[1] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4167 = bits(buf_ldfwd_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 526:134]
2020-11-07 04:03:13 +08:00
reg _T_4168 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4167 : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_4168 <= buf_ldfwdtag_in[2] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4169 = bits(buf_ldfwd_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 526:134]
reg _T_4170 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4169 : @[Reg.scala 28:19]
_T_4170 <= buf_ldfwdtag_in[3] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_ldfwdtag[0] <= _T_4164 @[el2_lsu_bus_buffer.scala 526:18]
buf_ldfwdtag[1] <= _T_4166 @[el2_lsu_bus_buffer.scala 526:18]
buf_ldfwdtag[2] <= _T_4168 @[el2_lsu_bus_buffer.scala 526:18]
buf_ldfwdtag[3] <= _T_4170 @[el2_lsu_bus_buffer.scala 526:18]
node _T_4171 = bits(buf_sideeffect_in, 0, 0) @[el2_lsu_bus_buffer.scala 527:107]
node _T_4172 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 527:140]
reg _T_4173 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4172 : @[Reg.scala 28:19]
_T_4173 <= _T_4171 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4174 = bits(buf_sideeffect_in, 1, 1) @[el2_lsu_bus_buffer.scala 527:107]
node _T_4175 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 527:140]
reg _T_4176 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4175 : @[Reg.scala 28:19]
_T_4176 <= _T_4174 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4177 = bits(buf_sideeffect_in, 2, 2) @[el2_lsu_bus_buffer.scala 527:107]
node _T_4178 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 527:140]
reg _T_4179 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4178 : @[Reg.scala 28:19]
_T_4179 <= _T_4177 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4180 = bits(buf_sideeffect_in, 3, 3) @[el2_lsu_bus_buffer.scala 527:107]
node _T_4181 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 527:140]
reg _T_4182 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4181 : @[Reg.scala 28:19]
_T_4182 <= _T_4180 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4183 = cat(_T_4182, _T_4179) @[Cat.scala 29:58]
node _T_4184 = cat(_T_4183, _T_4176) @[Cat.scala 29:58]
node _T_4185 = cat(_T_4184, _T_4173) @[Cat.scala 29:58]
buf_sideeffect <= _T_4185 @[el2_lsu_bus_buffer.scala 527:20]
node _T_4186 = bits(buf_unsign_in, 0, 0) @[el2_lsu_bus_buffer.scala 528:99]
node _T_4187 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 528:132]
reg _T_4188 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4187 : @[Reg.scala 28:19]
_T_4188 <= _T_4186 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4189 = bits(buf_unsign_in, 1, 1) @[el2_lsu_bus_buffer.scala 528:99]
node _T_4190 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 528:132]
reg _T_4191 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4190 : @[Reg.scala 28:19]
_T_4191 <= _T_4189 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4192 = bits(buf_unsign_in, 2, 2) @[el2_lsu_bus_buffer.scala 528:99]
node _T_4193 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 528:132]
reg _T_4194 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4193 : @[Reg.scala 28:19]
_T_4194 <= _T_4192 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4195 = bits(buf_unsign_in, 3, 3) @[el2_lsu_bus_buffer.scala 528:99]
node _T_4196 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 528:132]
reg _T_4197 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4196 : @[Reg.scala 28:19]
_T_4197 <= _T_4195 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4198 = cat(_T_4197, _T_4194) @[Cat.scala 29:58]
node _T_4199 = cat(_T_4198, _T_4191) @[Cat.scala 29:58]
node _T_4200 = cat(_T_4199, _T_4188) @[Cat.scala 29:58]
buf_unsign <= _T_4200 @[el2_lsu_bus_buffer.scala 528:16]
node _T_4201 = bits(buf_write_in, 0, 0) @[el2_lsu_bus_buffer.scala 529:97]
node _T_4202 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 529:130]
reg _T_4203 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4202 : @[Reg.scala 28:19]
_T_4203 <= _T_4201 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4204 = bits(buf_write_in, 1, 1) @[el2_lsu_bus_buffer.scala 529:97]
node _T_4205 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 529:130]
reg _T_4206 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4205 : @[Reg.scala 28:19]
_T_4206 <= _T_4204 @[Reg.scala 28:23]
2020-11-07 04:03:13 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4207 = bits(buf_write_in, 2, 2) @[el2_lsu_bus_buffer.scala 529:97]
node _T_4208 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 529:130]
reg _T_4209 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4208 : @[Reg.scala 28:19]
_T_4209 <= _T_4207 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4210 = bits(buf_write_in, 3, 3) @[el2_lsu_bus_buffer.scala 529:97]
node _T_4211 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 529:130]
reg _T_4212 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4211 : @[Reg.scala 28:19]
_T_4212 <= _T_4210 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4213 = cat(_T_4212, _T_4209) @[Cat.scala 29:58]
node _T_4214 = cat(_T_4213, _T_4206) @[Cat.scala 29:58]
node _T_4215 = cat(_T_4214, _T_4203) @[Cat.scala 29:58]
buf_write <= _T_4215 @[el2_lsu_bus_buffer.scala 529:15]
node _T_4216 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 530:119]
2020-11-07 04:03:13 +08:00
reg _T_4217 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4216 : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_4217 <= buf_sz_in[0] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4218 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 530:119]
2020-11-07 04:03:13 +08:00
reg _T_4219 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when _T_4218 : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_4219 <= buf_sz_in[1] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4220 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 530:119]
2020-11-07 04:03:13 +08:00
reg _T_4221 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4220 : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_4221 <= buf_sz_in[2] @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
node _T_4222 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 530:119]
reg _T_4223 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4222 : @[Reg.scala 28:19]
_T_4223 <= buf_sz_in[3] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_sz[0] <= _T_4217 @[el2_lsu_bus_buffer.scala 530:12]
buf_sz[1] <= _T_4219 @[el2_lsu_bus_buffer.scala 530:12]
buf_sz[2] <= _T_4221 @[el2_lsu_bus_buffer.scala 530:12]
buf_sz[3] <= _T_4223 @[el2_lsu_bus_buffer.scala 530:12]
node _T_4224 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 531:82]
inst rvclkhdr_4 of rvclkhdr_4 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_4.clock <= clock
rvclkhdr_4.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_4.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_4.io.en <= _T_4224 @[el2_lib.scala 488:17]
rvclkhdr_4.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
reg _T_4225 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4225 <= buf_addr_in[0] @[el2_lib.scala 491:16]
node _T_4226 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 531:82]
inst rvclkhdr_5 of rvclkhdr_5 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_5.clock <= clock
rvclkhdr_5.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_5.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_5.io.en <= _T_4226 @[el2_lib.scala 488:17]
rvclkhdr_5.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
reg _T_4227 : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4227 <= buf_addr_in[1] @[el2_lib.scala 491:16]
node _T_4228 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 531:82]
inst rvclkhdr_6 of rvclkhdr_6 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_6.clock <= clock
rvclkhdr_6.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_6.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_6.io.en <= _T_4228 @[el2_lib.scala 488:17]
rvclkhdr_6.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
reg _T_4229 : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4229 <= buf_addr_in[2] @[el2_lib.scala 491:16]
node _T_4230 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 531:82]
inst rvclkhdr_7 of rvclkhdr_7 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_7.clock <= clock
rvclkhdr_7.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_7.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_7.io.en <= _T_4230 @[el2_lib.scala 488:17]
rvclkhdr_7.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
reg _T_4231 : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4231 <= buf_addr_in[3] @[el2_lib.scala 491:16]
buf_addr[0] <= _T_4225 @[el2_lsu_bus_buffer.scala 531:14]
buf_addr[1] <= _T_4227 @[el2_lsu_bus_buffer.scala 531:14]
buf_addr[2] <= _T_4229 @[el2_lsu_bus_buffer.scala 531:14]
buf_addr[3] <= _T_4231 @[el2_lsu_bus_buffer.scala 531:14]
node _T_4232 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 532:127]
2020-11-07 04:03:13 +08:00
reg _T_4233 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4232 : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_4233 <= buf_byteen_in[0] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4234 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 532:127]
2020-11-07 04:03:13 +08:00
reg _T_4235 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4234 : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_4235 <= buf_byteen_in[1] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
node _T_4236 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 532:127]
2020-11-07 04:03:13 +08:00
reg _T_4237 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4236 : @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
_T_4237 <= buf_byteen_in[2] @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
node _T_4238 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 532:127]
reg _T_4239 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4238 : @[Reg.scala 28:19]
_T_4239 <= buf_byteen_in[3] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
buf_byteen[0] <= _T_4233 @[el2_lsu_bus_buffer.scala 532:16]
buf_byteen[1] <= _T_4235 @[el2_lsu_bus_buffer.scala 532:16]
buf_byteen[2] <= _T_4237 @[el2_lsu_bus_buffer.scala 532:16]
buf_byteen[3] <= _T_4239 @[el2_lsu_bus_buffer.scala 532:16]
inst rvclkhdr_8 of rvclkhdr_8 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_8.clock <= clock
rvclkhdr_8.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_8.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_8.io.en <= buf_data_en[0] @[el2_lib.scala 488:17]
rvclkhdr_8.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
reg _T_4240 : UInt, rvclkhdr_8.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4240 <= buf_data_in[0] @[el2_lib.scala 491:16]
inst rvclkhdr_9 of rvclkhdr_9 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_9.clock <= clock
rvclkhdr_9.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_9.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_9.io.en <= buf_data_en[1] @[el2_lib.scala 488:17]
rvclkhdr_9.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
reg _T_4241 : UInt, rvclkhdr_9.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4241 <= buf_data_in[1] @[el2_lib.scala 491:16]
inst rvclkhdr_10 of rvclkhdr_10 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_10.clock <= clock
rvclkhdr_10.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_10.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_10.io.en <= buf_data_en[2] @[el2_lib.scala 488:17]
rvclkhdr_10.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
reg _T_4242 : UInt, rvclkhdr_10.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4242 <= buf_data_in[2] @[el2_lib.scala 491:16]
inst rvclkhdr_11 of rvclkhdr_11 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_11.clock <= clock
rvclkhdr_11.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_11.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_11.io.en <= buf_data_en[3] @[el2_lib.scala 488:17]
rvclkhdr_11.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
reg _T_4243 : UInt, rvclkhdr_11.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4243 <= buf_data_in[3] @[el2_lib.scala 491:16]
buf_data[0] <= _T_4240 @[el2_lsu_bus_buffer.scala 533:14]
buf_data[1] <= _T_4241 @[el2_lsu_bus_buffer.scala 533:14]
buf_data[2] <= _T_4242 @[el2_lsu_bus_buffer.scala 533:14]
buf_data[3] <= _T_4243 @[el2_lsu_bus_buffer.scala 533:14]
node _T_4244 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 534:121]
node _T_4245 = mux(buf_error_en[0], UInt<1>("h01"), _T_4244) @[el2_lsu_bus_buffer.scala 534:86]
node _T_4246 = eq(buf_rst[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 534:128]
node _T_4247 = and(_T_4245, _T_4246) @[el2_lsu_bus_buffer.scala 534:126]
reg _T_4248 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 534:82]
_T_4248 <= _T_4247 @[el2_lsu_bus_buffer.scala 534:82]
node _T_4249 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 534:121]
node _T_4250 = mux(buf_error_en[1], UInt<1>("h01"), _T_4249) @[el2_lsu_bus_buffer.scala 534:86]
node _T_4251 = eq(buf_rst[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 534:128]
node _T_4252 = and(_T_4250, _T_4251) @[el2_lsu_bus_buffer.scala 534:126]
2020-11-07 04:03:13 +08:00
reg _T_4253 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 534:82]
_T_4253 <= _T_4252 @[el2_lsu_bus_buffer.scala 534:82]
2020-11-07 20:07:56 +08:00
node _T_4254 = bits(buf_error, 2, 2) @[el2_lsu_bus_buffer.scala 534:121]
node _T_4255 = mux(buf_error_en[2], UInt<1>("h01"), _T_4254) @[el2_lsu_bus_buffer.scala 534:86]
node _T_4256 = eq(buf_rst[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 534:128]
node _T_4257 = and(_T_4255, _T_4256) @[el2_lsu_bus_buffer.scala 534:126]
reg _T_4258 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 534:82]
_T_4258 <= _T_4257 @[el2_lsu_bus_buffer.scala 534:82]
node _T_4259 = bits(buf_error, 3, 3) @[el2_lsu_bus_buffer.scala 534:121]
node _T_4260 = mux(buf_error_en[3], UInt<1>("h01"), _T_4259) @[el2_lsu_bus_buffer.scala 534:86]
node _T_4261 = eq(buf_rst[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 534:128]
node _T_4262 = and(_T_4260, _T_4261) @[el2_lsu_bus_buffer.scala 534:126]
reg _T_4263 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 534:82]
_T_4263 <= _T_4262 @[el2_lsu_bus_buffer.scala 534:82]
node _T_4264 = cat(_T_4263, _T_4258) @[Cat.scala 29:58]
node _T_4265 = cat(_T_4264, _T_4253) @[Cat.scala 29:58]
node _T_4266 = cat(_T_4265, _T_4248) @[Cat.scala 29:58]
buf_error <= _T_4266 @[el2_lsu_bus_buffer.scala 534:15]
node _T_4267 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 536:60]
node _T_4268 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 536:60]
node _T_4269 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 536:60]
node _T_4270 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 536:60]
node _T_4271 = add(_T_4270, _T_4269) @[el2_lsu_bus_buffer.scala 536:96]
node _T_4272 = add(_T_4271, _T_4268) @[el2_lsu_bus_buffer.scala 536:96]
node buf_numvld_any = add(_T_4272, _T_4267) @[el2_lsu_bus_buffer.scala 536:96]
node _T_4273 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 537:60]
node _T_4274 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 537:76]
2020-11-07 04:03:13 +08:00
node _T_4275 = eq(_T_4274, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 537:79]
node _T_4276 = and(_T_4273, _T_4275) @[el2_lsu_bus_buffer.scala 537:64]
2020-11-07 20:07:56 +08:00
node _T_4277 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 537:91]
2020-11-07 04:03:13 +08:00
node _T_4278 = and(_T_4276, _T_4277) @[el2_lsu_bus_buffer.scala 537:89]
2020-11-07 20:07:56 +08:00
node _T_4279 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 537:60]
node _T_4280 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 537:76]
2020-11-07 04:03:13 +08:00
node _T_4281 = eq(_T_4280, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 537:79]
node _T_4282 = and(_T_4279, _T_4281) @[el2_lsu_bus_buffer.scala 537:64]
2020-11-07 20:07:56 +08:00
node _T_4283 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 537:91]
2020-11-07 04:03:13 +08:00
node _T_4284 = and(_T_4282, _T_4283) @[el2_lsu_bus_buffer.scala 537:89]
2020-11-07 20:07:56 +08:00
node _T_4285 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 537:60]
node _T_4286 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 537:76]
2020-11-07 04:03:13 +08:00
node _T_4287 = eq(_T_4286, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 537:79]
node _T_4288 = and(_T_4285, _T_4287) @[el2_lsu_bus_buffer.scala 537:64]
2020-11-07 20:07:56 +08:00
node _T_4289 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 537:91]
2020-11-07 04:03:13 +08:00
node _T_4290 = and(_T_4288, _T_4289) @[el2_lsu_bus_buffer.scala 537:89]
2020-11-07 20:07:56 +08:00
node _T_4291 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 537:60]
node _T_4292 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 537:76]
node _T_4293 = eq(_T_4292, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 537:79]
node _T_4294 = and(_T_4291, _T_4293) @[el2_lsu_bus_buffer.scala 537:64]
node _T_4295 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 537:91]
node _T_4296 = and(_T_4294, _T_4295) @[el2_lsu_bus_buffer.scala 537:89]
node _T_4297 = add(_T_4296, _T_4290) @[el2_lsu_bus_buffer.scala 537:142]
node _T_4298 = add(_T_4297, _T_4284) @[el2_lsu_bus_buffer.scala 537:142]
node _T_4299 = add(_T_4298, _T_4278) @[el2_lsu_bus_buffer.scala 537:142]
buf_numvld_wrcmd_any <= _T_4299 @[el2_lsu_bus_buffer.scala 537:24]
node _T_4300 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 538:60]
node _T_4301 = eq(_T_4300, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 538:63]
node _T_4302 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 538:75]
node _T_4303 = and(_T_4301, _T_4302) @[el2_lsu_bus_buffer.scala 538:73]
node _T_4304 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 538:60]
node _T_4305 = eq(_T_4304, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 538:63]
node _T_4306 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 538:75]
node _T_4307 = and(_T_4305, _T_4306) @[el2_lsu_bus_buffer.scala 538:73]
node _T_4308 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 538:60]
node _T_4309 = eq(_T_4308, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 538:63]
node _T_4310 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 538:75]
node _T_4311 = and(_T_4309, _T_4310) @[el2_lsu_bus_buffer.scala 538:73]
node _T_4312 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 538:60]
node _T_4313 = eq(_T_4312, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 538:63]
node _T_4314 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 538:75]
node _T_4315 = and(_T_4313, _T_4314) @[el2_lsu_bus_buffer.scala 538:73]
node _T_4316 = add(_T_4315, _T_4311) @[el2_lsu_bus_buffer.scala 538:126]
node _T_4317 = add(_T_4316, _T_4307) @[el2_lsu_bus_buffer.scala 538:126]
node _T_4318 = add(_T_4317, _T_4303) @[el2_lsu_bus_buffer.scala 538:126]
buf_numvld_cmd_any <= _T_4318 @[el2_lsu_bus_buffer.scala 538:22]
node _T_4319 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 539:61]
node _T_4320 = eq(_T_4319, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 539:64]
node _T_4321 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 539:85]
node _T_4322 = eq(_T_4321, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 539:88]
node _T_4323 = or(_T_4320, _T_4322) @[el2_lsu_bus_buffer.scala 539:74]
node _T_4324 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 539:102]
node _T_4325 = and(_T_4323, _T_4324) @[el2_lsu_bus_buffer.scala 539:100]
node _T_4326 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 539:61]
node _T_4327 = eq(_T_4326, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 539:64]
node _T_4328 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 539:85]
node _T_4329 = eq(_T_4328, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 539:88]
node _T_4330 = or(_T_4327, _T_4329) @[el2_lsu_bus_buffer.scala 539:74]
node _T_4331 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 539:102]
node _T_4332 = and(_T_4330, _T_4331) @[el2_lsu_bus_buffer.scala 539:100]
node _T_4333 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 539:61]
node _T_4334 = eq(_T_4333, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 539:64]
node _T_4335 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 539:85]
node _T_4336 = eq(_T_4335, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 539:88]
node _T_4337 = or(_T_4334, _T_4336) @[el2_lsu_bus_buffer.scala 539:74]
node _T_4338 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 539:102]
node _T_4339 = and(_T_4337, _T_4338) @[el2_lsu_bus_buffer.scala 539:100]
node _T_4340 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 539:61]
node _T_4341 = eq(_T_4340, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 539:64]
node _T_4342 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 539:85]
node _T_4343 = eq(_T_4342, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 539:88]
node _T_4344 = or(_T_4341, _T_4343) @[el2_lsu_bus_buffer.scala 539:74]
node _T_4345 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 539:102]
node _T_4346 = and(_T_4344, _T_4345) @[el2_lsu_bus_buffer.scala 539:100]
node _T_4347 = add(_T_4346, _T_4339) @[el2_lsu_bus_buffer.scala 539:153]
node _T_4348 = add(_T_4347, _T_4332) @[el2_lsu_bus_buffer.scala 539:153]
node _T_4349 = add(_T_4348, _T_4325) @[el2_lsu_bus_buffer.scala 539:153]
buf_numvld_pend_any <= _T_4349 @[el2_lsu_bus_buffer.scala 539:23]
node _T_4350 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 540:61]
node _T_4351 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 540:61]
node _T_4352 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 540:61]
node _T_4353 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 540:61]
node _T_4354 = or(_T_4353, _T_4352) @[el2_lsu_bus_buffer.scala 540:93]
node _T_4355 = or(_T_4354, _T_4351) @[el2_lsu_bus_buffer.scala 540:93]
node _T_4356 = or(_T_4355, _T_4350) @[el2_lsu_bus_buffer.scala 540:93]
any_done_wait_state <= _T_4356 @[el2_lsu_bus_buffer.scala 540:23]
node _T_4357 = orr(buf_numvld_pend_any) @[el2_lsu_bus_buffer.scala 541:53]
io.lsu_bus_buffer_pend_any <= _T_4357 @[el2_lsu_bus_buffer.scala 541:30]
node _T_4358 = and(io.ldst_dual_d, io.dec_lsu_valid_raw_d) @[el2_lsu_bus_buffer.scala 542:52]
node _T_4359 = geq(buf_numvld_any, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 542:92]
node _T_4360 = eq(buf_numvld_any, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 542:119]
node _T_4361 = mux(_T_4358, _T_4359, _T_4360) @[el2_lsu_bus_buffer.scala 542:36]
io.lsu_bus_buffer_full_any <= _T_4361 @[el2_lsu_bus_buffer.scala 542:30]
node _T_4362 = orr(buf_state[0]) @[el2_lsu_bus_buffer.scala 543:52]
node _T_4363 = orr(buf_state[1]) @[el2_lsu_bus_buffer.scala 543:52]
node _T_4364 = orr(buf_state[2]) @[el2_lsu_bus_buffer.scala 543:52]
node _T_4365 = orr(buf_state[3]) @[el2_lsu_bus_buffer.scala 543:52]
node _T_4366 = or(_T_4362, _T_4363) @[el2_lsu_bus_buffer.scala 543:65]
node _T_4367 = or(_T_4366, _T_4364) @[el2_lsu_bus_buffer.scala 543:65]
node _T_4368 = or(_T_4367, _T_4365) @[el2_lsu_bus_buffer.scala 543:65]
node _T_4369 = eq(_T_4368, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 543:34]
node _T_4370 = eq(ibuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 543:72]
node _T_4371 = and(_T_4369, _T_4370) @[el2_lsu_bus_buffer.scala 543:70]
node _T_4372 = eq(obuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 543:86]
node _T_4373 = and(_T_4371, _T_4372) @[el2_lsu_bus_buffer.scala 543:84]
io.lsu_bus_buffer_empty_any <= _T_4373 @[el2_lsu_bus_buffer.scala 543:31]
node _T_4374 = and(io.lsu_busreq_m, io.lsu_pkt_m.valid) @[el2_lsu_bus_buffer.scala 545:51]
node _T_4375 = and(_T_4374, io.lsu_pkt_m.load) @[el2_lsu_bus_buffer.scala 545:72]
node _T_4376 = eq(io.flush_m_up, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 545:94]
node _T_4377 = and(_T_4375, _T_4376) @[el2_lsu_bus_buffer.scala 545:92]
node _T_4378 = eq(io.ld_full_hit_m, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 545:111]
node _T_4379 = and(_T_4377, _T_4378) @[el2_lsu_bus_buffer.scala 545:109]
io.lsu_nonblock_load_valid_m <= _T_4379 @[el2_lsu_bus_buffer.scala 545:32]
2020-11-06 22:37:40 +08:00
io.lsu_nonblock_load_tag_m <= WrPtr0_m @[el2_lsu_bus_buffer.scala 546:30]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_load_valid_r : UInt<1>
lsu_nonblock_load_valid_r <= UInt<1>("h00")
2020-11-07 20:07:56 +08:00
node _T_4380 = eq(io.lsu_commit_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 548:61]
node _T_4381 = and(lsu_nonblock_load_valid_r, _T_4380) @[el2_lsu_bus_buffer.scala 548:59]
io.lsu_nonblock_load_inv_r <= _T_4381 @[el2_lsu_bus_buffer.scala 548:30]
2020-11-06 22:37:40 +08:00
io.lsu_nonblock_load_inv_tag_r <= WrPtr0_r @[el2_lsu_bus_buffer.scala 549:34]
2020-11-07 20:07:56 +08:00
node _T_4382 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 550:80]
node _T_4383 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 550:127]
node _T_4384 = and(UInt<1>("h01"), _T_4383) @[el2_lsu_bus_buffer.scala 550:116]
node _T_4385 = eq(_T_4384, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 550:95]
node _T_4386 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 550:80]
node _T_4387 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 550:127]
node _T_4388 = and(UInt<1>("h01"), _T_4387) @[el2_lsu_bus_buffer.scala 550:116]
node _T_4389 = eq(_T_4388, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 550:95]
node _T_4390 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 550:80]
node _T_4391 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 550:127]
node _T_4392 = and(UInt<1>("h01"), _T_4391) @[el2_lsu_bus_buffer.scala 550:116]
node _T_4393 = eq(_T_4392, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 550:95]
node _T_4394 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 550:80]
node _T_4395 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 550:127]
node _T_4396 = and(UInt<1>("h01"), _T_4395) @[el2_lsu_bus_buffer.scala 550:116]
node _T_4397 = eq(_T_4396, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 550:95]
node _T_4398 = mux(_T_4382, _T_4385, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4399 = mux(_T_4386, _T_4389, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4400 = mux(_T_4390, _T_4393, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4401 = mux(_T_4394, _T_4397, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4402 = or(_T_4398, _T_4399) @[Mux.scala 27:72]
node _T_4403 = or(_T_4402, _T_4400) @[Mux.scala 27:72]
node _T_4404 = or(_T_4403, _T_4401) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_load_data_ready : UInt<1> @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
lsu_nonblock_load_data_ready <= _T_4404 @[Mux.scala 27:72]
node _T_4405 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 551:80]
node _T_4406 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 551:104]
node _T_4407 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 551:120]
node _T_4408 = eq(_T_4407, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 551:110]
node _T_4409 = and(_T_4406, _T_4408) @[el2_lsu_bus_buffer.scala 551:108]
node _T_4410 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 551:80]
node _T_4411 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 551:104]
node _T_4412 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 551:120]
node _T_4413 = eq(_T_4412, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 551:110]
node _T_4414 = and(_T_4411, _T_4413) @[el2_lsu_bus_buffer.scala 551:108]
node _T_4415 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 551:80]
node _T_4416 = bits(buf_error, 2, 2) @[el2_lsu_bus_buffer.scala 551:104]
node _T_4417 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 551:120]
node _T_4418 = eq(_T_4417, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 551:110]
node _T_4419 = and(_T_4416, _T_4418) @[el2_lsu_bus_buffer.scala 551:108]
node _T_4420 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 551:80]
node _T_4421 = bits(buf_error, 3, 3) @[el2_lsu_bus_buffer.scala 551:104]
node _T_4422 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 551:120]
node _T_4423 = eq(_T_4422, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 551:110]
node _T_4424 = and(_T_4421, _T_4423) @[el2_lsu_bus_buffer.scala 551:108]
node _T_4425 = mux(_T_4405, _T_4409, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4426 = mux(_T_4410, _T_4414, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4427 = mux(_T_4415, _T_4419, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4428 = mux(_T_4420, _T_4424, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4429 = or(_T_4425, _T_4426) @[Mux.scala 27:72]
node _T_4430 = or(_T_4429, _T_4427) @[Mux.scala 27:72]
node _T_4431 = or(_T_4430, _T_4428) @[Mux.scala 27:72]
wire _T_4432 : UInt<1> @[Mux.scala 27:72]
_T_4432 <= _T_4431 @[Mux.scala 27:72]
io.lsu_nonblock_load_data_error <= _T_4432 @[el2_lsu_bus_buffer.scala 551:35]
node _T_4433 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 552:79]
node _T_4434 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 552:102]
node _T_4435 = eq(_T_4434, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 552:92]
node _T_4436 = and(_T_4433, _T_4435) @[el2_lsu_bus_buffer.scala 552:90]
node _T_4437 = eq(buf_dual[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 552:109]
node _T_4438 = eq(buf_dualhi[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 552:124]
node _T_4439 = or(_T_4437, _T_4438) @[el2_lsu_bus_buffer.scala 552:122]
node _T_4440 = and(_T_4436, _T_4439) @[el2_lsu_bus_buffer.scala 552:106]
node _T_4441 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 552:79]
node _T_4442 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 552:102]
node _T_4443 = eq(_T_4442, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 552:92]
node _T_4444 = and(_T_4441, _T_4443) @[el2_lsu_bus_buffer.scala 552:90]
node _T_4445 = eq(buf_dual[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 552:109]
node _T_4446 = eq(buf_dualhi[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 552:124]
node _T_4447 = or(_T_4445, _T_4446) @[el2_lsu_bus_buffer.scala 552:122]
node _T_4448 = and(_T_4444, _T_4447) @[el2_lsu_bus_buffer.scala 552:106]
node _T_4449 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 552:79]
node _T_4450 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 552:102]
node _T_4451 = eq(_T_4450, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 552:92]
node _T_4452 = and(_T_4449, _T_4451) @[el2_lsu_bus_buffer.scala 552:90]
node _T_4453 = eq(buf_dual[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 552:109]
node _T_4454 = eq(buf_dualhi[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 552:124]
node _T_4455 = or(_T_4453, _T_4454) @[el2_lsu_bus_buffer.scala 552:122]
node _T_4456 = and(_T_4452, _T_4455) @[el2_lsu_bus_buffer.scala 552:106]
node _T_4457 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 552:79]
node _T_4458 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 552:102]
node _T_4459 = eq(_T_4458, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 552:92]
node _T_4460 = and(_T_4457, _T_4459) @[el2_lsu_bus_buffer.scala 552:90]
node _T_4461 = eq(buf_dual[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 552:109]
node _T_4462 = eq(buf_dualhi[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 552:124]
node _T_4463 = or(_T_4461, _T_4462) @[el2_lsu_bus_buffer.scala 552:122]
node _T_4464 = and(_T_4460, _T_4463) @[el2_lsu_bus_buffer.scala 552:106]
node _T_4465 = mux(_T_4440, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4466 = mux(_T_4448, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4467 = mux(_T_4456, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4468 = mux(_T_4464, UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4469 = or(_T_4465, _T_4466) @[Mux.scala 27:72]
node _T_4470 = or(_T_4469, _T_4467) @[Mux.scala 27:72]
node _T_4471 = or(_T_4470, _T_4468) @[Mux.scala 27:72]
wire _T_4472 : UInt<2> @[Mux.scala 27:72]
_T_4472 <= _T_4471 @[Mux.scala 27:72]
io.lsu_nonblock_load_data_tag <= _T_4472 @[el2_lsu_bus_buffer.scala 552:33]
node _T_4473 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 553:78]
node _T_4474 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 553:101]
node _T_4475 = eq(_T_4474, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 553:91]
node _T_4476 = and(_T_4473, _T_4475) @[el2_lsu_bus_buffer.scala 553:89]
node _T_4477 = eq(buf_dual[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 553:108]
node _T_4478 = eq(buf_dualhi[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 553:123]
node _T_4479 = or(_T_4477, _T_4478) @[el2_lsu_bus_buffer.scala 553:121]
node _T_4480 = and(_T_4476, _T_4479) @[el2_lsu_bus_buffer.scala 553:105]
node _T_4481 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 553:78]
node _T_4482 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 553:101]
node _T_4483 = eq(_T_4482, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 553:91]
node _T_4484 = and(_T_4481, _T_4483) @[el2_lsu_bus_buffer.scala 553:89]
node _T_4485 = eq(buf_dual[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 553:108]
node _T_4486 = eq(buf_dualhi[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 553:123]
node _T_4487 = or(_T_4485, _T_4486) @[el2_lsu_bus_buffer.scala 553:121]
node _T_4488 = and(_T_4484, _T_4487) @[el2_lsu_bus_buffer.scala 553:105]
node _T_4489 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 553:78]
node _T_4490 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 553:101]
node _T_4491 = eq(_T_4490, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 553:91]
node _T_4492 = and(_T_4489, _T_4491) @[el2_lsu_bus_buffer.scala 553:89]
node _T_4493 = eq(buf_dual[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 553:108]
node _T_4494 = eq(buf_dualhi[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 553:123]
node _T_4495 = or(_T_4493, _T_4494) @[el2_lsu_bus_buffer.scala 553:121]
node _T_4496 = and(_T_4492, _T_4495) @[el2_lsu_bus_buffer.scala 553:105]
node _T_4497 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 553:78]
node _T_4498 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 553:101]
node _T_4499 = eq(_T_4498, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 553:91]
node _T_4500 = and(_T_4497, _T_4499) @[el2_lsu_bus_buffer.scala 553:89]
node _T_4501 = eq(buf_dual[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 553:108]
node _T_4502 = eq(buf_dualhi[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 553:123]
node _T_4503 = or(_T_4501, _T_4502) @[el2_lsu_bus_buffer.scala 553:121]
node _T_4504 = and(_T_4500, _T_4503) @[el2_lsu_bus_buffer.scala 553:105]
node _T_4505 = mux(_T_4480, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4506 = mux(_T_4488, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4507 = mux(_T_4496, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4508 = mux(_T_4504, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4509 = or(_T_4505, _T_4506) @[Mux.scala 27:72]
node _T_4510 = or(_T_4509, _T_4507) @[Mux.scala 27:72]
node _T_4511 = or(_T_4510, _T_4508) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_load_data_lo : UInt<32> @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
lsu_nonblock_load_data_lo <= _T_4511 @[Mux.scala 27:72]
node _T_4512 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 554:78]
node _T_4513 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 554:101]
2020-11-07 04:03:13 +08:00
node _T_4514 = eq(_T_4513, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 554:91]
node _T_4515 = and(_T_4512, _T_4514) @[el2_lsu_bus_buffer.scala 554:89]
2020-11-07 20:07:56 +08:00
node _T_4516 = or(buf_dual[0], buf_dualhi[0]) @[el2_lsu_bus_buffer.scala 554:120]
2020-11-07 04:03:13 +08:00
node _T_4517 = and(_T_4515, _T_4516) @[el2_lsu_bus_buffer.scala 554:105]
2020-11-07 20:07:56 +08:00
node _T_4518 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 554:78]
node _T_4519 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 554:101]
2020-11-07 04:03:13 +08:00
node _T_4520 = eq(_T_4519, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 554:91]
node _T_4521 = and(_T_4518, _T_4520) @[el2_lsu_bus_buffer.scala 554:89]
2020-11-07 20:07:56 +08:00
node _T_4522 = or(buf_dual[1], buf_dualhi[1]) @[el2_lsu_bus_buffer.scala 554:120]
2020-11-07 04:03:13 +08:00
node _T_4523 = and(_T_4521, _T_4522) @[el2_lsu_bus_buffer.scala 554:105]
2020-11-07 20:07:56 +08:00
node _T_4524 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 554:78]
node _T_4525 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 554:101]
2020-11-07 04:03:13 +08:00
node _T_4526 = eq(_T_4525, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 554:91]
node _T_4527 = and(_T_4524, _T_4526) @[el2_lsu_bus_buffer.scala 554:89]
2020-11-07 20:07:56 +08:00
node _T_4528 = or(buf_dual[2], buf_dualhi[2]) @[el2_lsu_bus_buffer.scala 554:120]
2020-11-07 04:03:13 +08:00
node _T_4529 = and(_T_4527, _T_4528) @[el2_lsu_bus_buffer.scala 554:105]
2020-11-07 20:07:56 +08:00
node _T_4530 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 554:78]
node _T_4531 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 554:101]
node _T_4532 = eq(_T_4531, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 554:91]
node _T_4533 = and(_T_4530, _T_4532) @[el2_lsu_bus_buffer.scala 554:89]
node _T_4534 = or(buf_dual[3], buf_dualhi[3]) @[el2_lsu_bus_buffer.scala 554:120]
node _T_4535 = and(_T_4533, _T_4534) @[el2_lsu_bus_buffer.scala 554:105]
node _T_4536 = mux(_T_4517, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4537 = mux(_T_4523, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4538 = mux(_T_4529, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4539 = mux(_T_4535, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4540 = or(_T_4536, _T_4537) @[Mux.scala 27:72]
node _T_4541 = or(_T_4540, _T_4538) @[Mux.scala 27:72]
node _T_4542 = or(_T_4541, _T_4539) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_load_data_hi : UInt<32> @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
lsu_nonblock_load_data_hi <= _T_4542 @[Mux.scala 27:72]
node _T_4543 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_4544 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_4545 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_4546 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_4547 = mux(_T_4543, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4548 = mux(_T_4544, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4549 = mux(_T_4545, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4550 = mux(_T_4546, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4551 = or(_T_4547, _T_4548) @[Mux.scala 27:72]
node _T_4552 = or(_T_4551, _T_4549) @[Mux.scala 27:72]
node _T_4553 = or(_T_4552, _T_4550) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_addr_offset : UInt<32> @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
lsu_nonblock_addr_offset <= _T_4553 @[Mux.scala 27:72]
node _T_4554 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_4555 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_4556 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_4557 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_4558 = mux(_T_4554, buf_sz[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4559 = mux(_T_4555, buf_sz[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4560 = mux(_T_4556, buf_sz[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4561 = mux(_T_4557, buf_sz[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4562 = or(_T_4558, _T_4559) @[Mux.scala 27:72]
node _T_4563 = or(_T_4562, _T_4560) @[Mux.scala 27:72]
node _T_4564 = or(_T_4563, _T_4561) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_sz : UInt<2> @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
lsu_nonblock_sz <= _T_4564 @[Mux.scala 27:72]
node _T_4565 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_4566 = bits(buf_unsign, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_4567 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_4568 = bits(buf_unsign, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_4569 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_4570 = bits(buf_unsign, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_4571 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_4572 = bits(buf_unsign, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_4573 = mux(_T_4565, _T_4566, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4574 = mux(_T_4567, _T_4568, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4575 = mux(_T_4569, _T_4570, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4576 = mux(_T_4571, _T_4572, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4577 = or(_T_4573, _T_4574) @[Mux.scala 27:72]
node _T_4578 = or(_T_4577, _T_4575) @[Mux.scala 27:72]
node _T_4579 = or(_T_4578, _T_4576) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_unsign : UInt<1> @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
lsu_nonblock_unsign <= _T_4579 @[Mux.scala 27:72]
node _T_4580 = cat(buf_dual[3], buf_dual[2]) @[Cat.scala 29:58]
node _T_4581 = cat(_T_4580, buf_dual[1]) @[Cat.scala 29:58]
node _T_4582 = cat(_T_4581, buf_dual[0]) @[Cat.scala 29:58]
node _T_4583 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_4584 = bits(_T_4582, 0, 0) @[el2_lsu_bus_buffer.scala 110:129]
node _T_4585 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_4586 = bits(_T_4582, 1, 1) @[el2_lsu_bus_buffer.scala 110:129]
node _T_4587 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_4588 = bits(_T_4582, 2, 2) @[el2_lsu_bus_buffer.scala 110:129]
node _T_4589 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 110:118]
node _T_4590 = bits(_T_4582, 3, 3) @[el2_lsu_bus_buffer.scala 110:129]
node _T_4591 = mux(_T_4583, _T_4584, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4592 = mux(_T_4585, _T_4586, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4593 = mux(_T_4587, _T_4588, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4594 = mux(_T_4589, _T_4590, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4595 = or(_T_4591, _T_4592) @[Mux.scala 27:72]
node _T_4596 = or(_T_4595, _T_4593) @[Mux.scala 27:72]
node _T_4597 = or(_T_4596, _T_4594) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_dual : UInt<1> @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
lsu_nonblock_dual <= _T_4597 @[Mux.scala 27:72]
node _T_4598 = cat(lsu_nonblock_load_data_hi, lsu_nonblock_load_data_lo) @[Cat.scala 29:58]
node _T_4599 = mul(lsu_nonblock_addr_offset, UInt<4>("h08")) @[el2_lsu_bus_buffer.scala 559:121]
node lsu_nonblock_data_unalgn = dshr(_T_4598, _T_4599) @[el2_lsu_bus_buffer.scala 559:92]
node _T_4600 = eq(io.lsu_nonblock_load_data_error, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 560:69]
node _T_4601 = and(lsu_nonblock_load_data_ready, _T_4600) @[el2_lsu_bus_buffer.scala 560:67]
io.lsu_nonblock_load_data_valid <= _T_4601 @[el2_lsu_bus_buffer.scala 560:35]
node _T_4602 = eq(lsu_nonblock_sz, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 561:81]
node _T_4603 = and(lsu_nonblock_unsign, _T_4602) @[el2_lsu_bus_buffer.scala 561:63]
node _T_4604 = bits(lsu_nonblock_data_unalgn, 7, 0) @[el2_lsu_bus_buffer.scala 561:131]
node _T_4605 = cat(UInt<24>("h00"), _T_4604) @[Cat.scala 29:58]
node _T_4606 = eq(lsu_nonblock_sz, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 562:45]
node _T_4607 = and(lsu_nonblock_unsign, _T_4606) @[el2_lsu_bus_buffer.scala 562:26]
node _T_4608 = bits(lsu_nonblock_data_unalgn, 15, 0) @[el2_lsu_bus_buffer.scala 562:95]
node _T_4609 = cat(UInt<16>("h00"), _T_4608) @[Cat.scala 29:58]
node _T_4610 = eq(lsu_nonblock_unsign, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 563:6]
node _T_4611 = eq(lsu_nonblock_sz, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 563:45]
node _T_4612 = and(_T_4610, _T_4611) @[el2_lsu_bus_buffer.scala 563:27]
node _T_4613 = bits(lsu_nonblock_data_unalgn, 7, 7) @[el2_lsu_bus_buffer.scala 563:93]
node _T_4614 = bits(_T_4613, 0, 0) @[Bitwise.scala 72:15]
node _T_4615 = mux(_T_4614, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
node _T_4616 = bits(lsu_nonblock_data_unalgn, 7, 0) @[el2_lsu_bus_buffer.scala 563:123]
node _T_4617 = cat(_T_4615, _T_4616) @[Cat.scala 29:58]
node _T_4618 = eq(lsu_nonblock_unsign, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 564:6]
node _T_4619 = eq(lsu_nonblock_sz, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 564:45]
node _T_4620 = and(_T_4618, _T_4619) @[el2_lsu_bus_buffer.scala 564:27]
node _T_4621 = bits(lsu_nonblock_data_unalgn, 15, 15) @[el2_lsu_bus_buffer.scala 564:93]
node _T_4622 = bits(_T_4621, 0, 0) @[Bitwise.scala 72:15]
node _T_4623 = mux(_T_4622, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
node _T_4624 = bits(lsu_nonblock_data_unalgn, 15, 0) @[el2_lsu_bus_buffer.scala 564:124]
node _T_4625 = cat(_T_4623, _T_4624) @[Cat.scala 29:58]
node _T_4626 = eq(lsu_nonblock_sz, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 565:21]
node _T_4627 = mux(_T_4603, _T_4605, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4628 = mux(_T_4607, _T_4609, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4629 = mux(_T_4612, _T_4617, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4630 = mux(_T_4620, _T_4625, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4631 = mux(_T_4626, lsu_nonblock_data_unalgn, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4632 = or(_T_4627, _T_4628) @[Mux.scala 27:72]
node _T_4633 = or(_T_4632, _T_4629) @[Mux.scala 27:72]
node _T_4634 = or(_T_4633, _T_4630) @[Mux.scala 27:72]
node _T_4635 = or(_T_4634, _T_4631) @[Mux.scala 27:72]
wire _T_4636 : UInt<64> @[Mux.scala 27:72]
_T_4636 <= _T_4635 @[Mux.scala 27:72]
io.lsu_nonblock_load_data <= _T_4636 @[el2_lsu_bus_buffer.scala 561:29]
node _T_4637 = eq(buf_state[0], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 566:68]
node _T_4638 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 566:95]
2020-11-07 04:03:13 +08:00
node _T_4639 = and(_T_4638, io.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 566:99]
2020-11-07 20:07:56 +08:00
node _T_4640 = eq(buf_state[1], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 566:68]
node _T_4641 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 566:95]
2020-11-07 04:03:13 +08:00
node _T_4642 = and(_T_4641, io.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 566:99]
2020-11-07 20:07:56 +08:00
node _T_4643 = eq(buf_state[2], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 566:68]
node _T_4644 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 566:95]
node _T_4645 = and(_T_4644, io.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 566:99]
node _T_4646 = eq(buf_state[3], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 566:68]
node _T_4647 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 566:95]
node _T_4648 = and(_T_4647, io.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 566:99]
node _T_4649 = mux(_T_4637, _T_4639, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4650 = mux(_T_4640, _T_4642, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4651 = mux(_T_4643, _T_4645, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4652 = mux(_T_4646, _T_4648, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4653 = or(_T_4649, _T_4650) @[Mux.scala 27:72]
node _T_4654 = or(_T_4653, _T_4651) @[Mux.scala 27:72]
node _T_4655 = or(_T_4654, _T_4652) @[Mux.scala 27:72]
wire _T_4656 : UInt<1> @[Mux.scala 27:72]
_T_4656 <= _T_4655 @[Mux.scala 27:72]
bus_sideeffect_pend <= _T_4656 @[el2_lsu_bus_buffer.scala 566:23]
node _T_4657 = eq(buf_state[0], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 567:71]
node _T_4658 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 568:25]
node _T_4659 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 568:50]
node _T_4660 = bits(buf_addr[0], 31, 3) @[el2_lsu_bus_buffer.scala 568:70]
node _T_4661 = eq(_T_4659, _T_4660) @[el2_lsu_bus_buffer.scala 568:56]
node _T_4662 = and(_T_4658, _T_4661) @[el2_lsu_bus_buffer.scala 568:38]
node _T_4663 = eq(obuf_tag0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 568:92]
node _T_4664 = eq(obuf_tag1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 568:126]
node _T_4665 = and(obuf_merge, _T_4664) @[el2_lsu_bus_buffer.scala 568:114]
node _T_4666 = or(_T_4663, _T_4665) @[el2_lsu_bus_buffer.scala 568:100]
node _T_4667 = eq(_T_4666, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 568:80]
node _T_4668 = and(_T_4662, _T_4667) @[el2_lsu_bus_buffer.scala 568:78]
node _T_4669 = eq(buf_state[1], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 567:71]
node _T_4670 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 568:25]
node _T_4671 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 568:50]
node _T_4672 = bits(buf_addr[1], 31, 3) @[el2_lsu_bus_buffer.scala 568:70]
node _T_4673 = eq(_T_4671, _T_4672) @[el2_lsu_bus_buffer.scala 568:56]
node _T_4674 = and(_T_4670, _T_4673) @[el2_lsu_bus_buffer.scala 568:38]
node _T_4675 = eq(obuf_tag0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 568:92]
node _T_4676 = eq(obuf_tag1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 568:126]
node _T_4677 = and(obuf_merge, _T_4676) @[el2_lsu_bus_buffer.scala 568:114]
node _T_4678 = or(_T_4675, _T_4677) @[el2_lsu_bus_buffer.scala 568:100]
node _T_4679 = eq(_T_4678, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 568:80]
node _T_4680 = and(_T_4674, _T_4679) @[el2_lsu_bus_buffer.scala 568:78]
node _T_4681 = eq(buf_state[2], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 567:71]
node _T_4682 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 568:25]
node _T_4683 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 568:50]
node _T_4684 = bits(buf_addr[2], 31, 3) @[el2_lsu_bus_buffer.scala 568:70]
node _T_4685 = eq(_T_4683, _T_4684) @[el2_lsu_bus_buffer.scala 568:56]
node _T_4686 = and(_T_4682, _T_4685) @[el2_lsu_bus_buffer.scala 568:38]
node _T_4687 = eq(obuf_tag0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 568:92]
node _T_4688 = eq(obuf_tag1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 568:126]
node _T_4689 = and(obuf_merge, _T_4688) @[el2_lsu_bus_buffer.scala 568:114]
node _T_4690 = or(_T_4687, _T_4689) @[el2_lsu_bus_buffer.scala 568:100]
node _T_4691 = eq(_T_4690, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 568:80]
node _T_4692 = and(_T_4686, _T_4691) @[el2_lsu_bus_buffer.scala 568:78]
node _T_4693 = eq(buf_state[3], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 567:71]
node _T_4694 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 568:25]
node _T_4695 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 568:50]
node _T_4696 = bits(buf_addr[3], 31, 3) @[el2_lsu_bus_buffer.scala 568:70]
node _T_4697 = eq(_T_4695, _T_4696) @[el2_lsu_bus_buffer.scala 568:56]
node _T_4698 = and(_T_4694, _T_4697) @[el2_lsu_bus_buffer.scala 568:38]
node _T_4699 = eq(obuf_tag0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 568:92]
node _T_4700 = eq(obuf_tag1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 568:126]
node _T_4701 = and(obuf_merge, _T_4700) @[el2_lsu_bus_buffer.scala 568:114]
node _T_4702 = or(_T_4699, _T_4701) @[el2_lsu_bus_buffer.scala 568:100]
node _T_4703 = eq(_T_4702, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 568:80]
node _T_4704 = and(_T_4698, _T_4703) @[el2_lsu_bus_buffer.scala 568:78]
node _T_4705 = mux(_T_4657, _T_4668, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4706 = mux(_T_4669, _T_4680, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4707 = mux(_T_4681, _T_4692, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4708 = mux(_T_4693, _T_4704, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4709 = or(_T_4705, _T_4706) @[Mux.scala 27:72]
node _T_4710 = or(_T_4709, _T_4707) @[Mux.scala 27:72]
node _T_4711 = or(_T_4710, _T_4708) @[Mux.scala 27:72]
wire _T_4712 : UInt<1> @[Mux.scala 27:72]
_T_4712 <= _T_4711 @[Mux.scala 27:72]
bus_addr_match_pending <= _T_4712 @[el2_lsu_bus_buffer.scala 567:26]
node _T_4713 = or(obuf_cmd_done, obuf_data_done) @[el2_lsu_bus_buffer.scala 570:54]
node _T_4714 = mux(obuf_cmd_done, io.lsu_axi_wready, io.lsu_axi_awready) @[el2_lsu_bus_buffer.scala 570:75]
node _T_4715 = and(io.lsu_axi_awready, io.lsu_axi_awready) @[el2_lsu_bus_buffer.scala 570:150]
node _T_4716 = mux(_T_4713, _T_4714, _T_4715) @[el2_lsu_bus_buffer.scala 570:39]
node _T_4717 = mux(obuf_write, _T_4716, io.lsu_axi_arready) @[el2_lsu_bus_buffer.scala 570:23]
bus_cmd_ready <= _T_4717 @[el2_lsu_bus_buffer.scala 570:17]
node _T_4718 = and(io.lsu_axi_awvalid, io.lsu_axi_awready) @[el2_lsu_bus_buffer.scala 571:39]
bus_wcmd_sent <= _T_4718 @[el2_lsu_bus_buffer.scala 571:17]
node _T_4719 = and(io.lsu_axi_wvalid, io.lsu_axi_wready) @[el2_lsu_bus_buffer.scala 572:39]
bus_wdata_sent <= _T_4719 @[el2_lsu_bus_buffer.scala 572:18]
node _T_4720 = or(obuf_cmd_done, bus_wcmd_sent) @[el2_lsu_bus_buffer.scala 573:35]
node _T_4721 = or(obuf_data_done, bus_wdata_sent) @[el2_lsu_bus_buffer.scala 573:70]
node _T_4722 = and(_T_4720, _T_4721) @[el2_lsu_bus_buffer.scala 573:52]
node _T_4723 = and(io.lsu_axi_arvalid, io.lsu_axi_arready) @[el2_lsu_bus_buffer.scala 573:111]
node _T_4724 = or(_T_4722, _T_4723) @[el2_lsu_bus_buffer.scala 573:89]
bus_cmd_sent <= _T_4724 @[el2_lsu_bus_buffer.scala 573:16]
node _T_4725 = and(io.lsu_axi_rvalid, io.lsu_axi_rready) @[el2_lsu_bus_buffer.scala 574:37]
bus_rsp_read <= _T_4725 @[el2_lsu_bus_buffer.scala 574:16]
node _T_4726 = and(io.lsu_axi_bvalid, io.lsu_axi_bready) @[el2_lsu_bus_buffer.scala 575:38]
bus_rsp_write <= _T_4726 @[el2_lsu_bus_buffer.scala 575:17]
2020-11-06 22:37:40 +08:00
bus_rsp_read_tag <= io.lsu_axi_rid @[el2_lsu_bus_buffer.scala 576:20]
bus_rsp_write_tag <= io.lsu_axi_bid @[el2_lsu_bus_buffer.scala 577:21]
2020-11-07 20:07:56 +08:00
node _T_4727 = neq(io.lsu_axi_bresp, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 578:60]
node _T_4728 = and(bus_rsp_write, _T_4727) @[el2_lsu_bus_buffer.scala 578:40]
bus_rsp_write_error <= _T_4728 @[el2_lsu_bus_buffer.scala 578:23]
node _T_4729 = neq(io.lsu_axi_bresp, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 579:58]
node _T_4730 = and(bus_rsp_read, _T_4729) @[el2_lsu_bus_buffer.scala 579:38]
bus_rsp_read_error <= _T_4730 @[el2_lsu_bus_buffer.scala 579:22]
2020-11-06 22:37:40 +08:00
bus_rsp_rdata <= io.lsu_axi_rdata @[el2_lsu_bus_buffer.scala 580:17]
2020-11-07 20:07:56 +08:00
node _T_4731 = and(obuf_valid, obuf_write) @[el2_lsu_bus_buffer.scala 583:36]
node _T_4732 = eq(obuf_cmd_done, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 583:51]
node _T_4733 = and(_T_4731, _T_4732) @[el2_lsu_bus_buffer.scala 583:49]
node _T_4734 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 583:68]
node _T_4735 = and(_T_4733, _T_4734) @[el2_lsu_bus_buffer.scala 583:66]
io.lsu_axi_awvalid <= _T_4735 @[el2_lsu_bus_buffer.scala 583:22]
2020-11-06 22:37:40 +08:00
io.lsu_axi_awid <= obuf_tag0 @[el2_lsu_bus_buffer.scala 584:19]
2020-11-07 20:07:56 +08:00
node _T_4736 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 585:69]
node _T_4737 = cat(_T_4736, UInt<3>("h00")) @[Cat.scala 29:58]
node _T_4738 = mux(obuf_sideeffect, obuf_addr, _T_4737) @[el2_lsu_bus_buffer.scala 585:27]
io.lsu_axi_awaddr <= _T_4738 @[el2_lsu_bus_buffer.scala 585:21]
node _T_4739 = cat(UInt<1>("h00"), obuf_sz) @[Cat.scala 29:58]
node _T_4740 = mux(obuf_sideeffect, _T_4739, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 586:27]
io.lsu_axi_awsize <= _T_4740 @[el2_lsu_bus_buffer.scala 586:21]
2020-11-06 22:37:40 +08:00
io.lsu_axi_awprot <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 587:21]
2020-11-07 20:07:56 +08:00
node _T_4741 = mux(obuf_sideeffect, UInt<1>("h00"), UInt<4>("h0f")) @[el2_lsu_bus_buffer.scala 588:28]
io.lsu_axi_awcache <= _T_4741 @[el2_lsu_bus_buffer.scala 588:22]
node _T_4742 = bits(obuf_addr, 31, 28) @[el2_lsu_bus_buffer.scala 589:35]
io.lsu_axi_awregion <= _T_4742 @[el2_lsu_bus_buffer.scala 589:23]
2020-11-06 22:37:40 +08:00
io.lsu_axi_awlen <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 590:20]
io.lsu_axi_awburst <= UInt<2>("h01") @[el2_lsu_bus_buffer.scala 591:22]
io.lsu_axi_awqos <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 592:20]
io.lsu_axi_awlock <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 593:21]
2020-11-07 20:07:56 +08:00
node _T_4743 = and(obuf_valid, obuf_write) @[el2_lsu_bus_buffer.scala 595:35]
node _T_4744 = eq(obuf_data_done, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 595:50]
node _T_4745 = and(_T_4743, _T_4744) @[el2_lsu_bus_buffer.scala 595:48]
node _T_4746 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 595:68]
node _T_4747 = and(_T_4745, _T_4746) @[el2_lsu_bus_buffer.scala 595:66]
io.lsu_axi_wvalid <= _T_4747 @[el2_lsu_bus_buffer.scala 595:21]
node _T_4748 = bits(obuf_write, 0, 0) @[Bitwise.scala 72:15]
node _T_4749 = mux(_T_4748, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
node _T_4750 = and(obuf_byteen, _T_4749) @[el2_lsu_bus_buffer.scala 596:35]
io.lsu_axi_wstrb <= _T_4750 @[el2_lsu_bus_buffer.scala 596:20]
2020-11-06 22:37:40 +08:00
io.lsu_axi_wdata <= obuf_data @[el2_lsu_bus_buffer.scala 597:20]
io.lsu_axi_wlast <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 598:20]
2020-11-07 20:07:56 +08:00
node _T_4751 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 600:38]
node _T_4752 = and(obuf_valid, _T_4751) @[el2_lsu_bus_buffer.scala 600:36]
node _T_4753 = eq(obuf_nosend, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 600:52]
node _T_4754 = and(_T_4752, _T_4753) @[el2_lsu_bus_buffer.scala 600:50]
node _T_4755 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 600:67]
node _T_4756 = and(_T_4754, _T_4755) @[el2_lsu_bus_buffer.scala 600:65]
io.lsu_axi_arvalid <= _T_4756 @[el2_lsu_bus_buffer.scala 600:22]
2020-11-06 22:37:40 +08:00
io.lsu_axi_arid <= obuf_tag0 @[el2_lsu_bus_buffer.scala 601:19]
2020-11-07 20:07:56 +08:00
node _T_4757 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 602:69]
node _T_4758 = cat(_T_4757, UInt<3>("h00")) @[Cat.scala 29:58]
node _T_4759 = mux(obuf_sideeffect, obuf_addr, _T_4758) @[el2_lsu_bus_buffer.scala 602:27]
io.lsu_axi_araddr <= _T_4759 @[el2_lsu_bus_buffer.scala 602:21]
node _T_4760 = cat(UInt<1>("h00"), obuf_sz) @[Cat.scala 29:58]
node _T_4761 = mux(obuf_sideeffect, _T_4760, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 603:27]
io.lsu_axi_arsize <= _T_4761 @[el2_lsu_bus_buffer.scala 603:21]
2020-11-06 22:37:40 +08:00
io.lsu_axi_arprot <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 604:21]
2020-11-07 20:07:56 +08:00
node _T_4762 = mux(obuf_sideeffect, UInt<4>("h00"), UInt<4>("h0f")) @[el2_lsu_bus_buffer.scala 605:28]
io.lsu_axi_arcache <= _T_4762 @[el2_lsu_bus_buffer.scala 605:22]
node _T_4763 = bits(obuf_addr, 31, 28) @[el2_lsu_bus_buffer.scala 606:35]
io.lsu_axi_arregion <= _T_4763 @[el2_lsu_bus_buffer.scala 606:23]
2020-11-06 22:37:40 +08:00
io.lsu_axi_arlen <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 607:20]
io.lsu_axi_arburst <= UInt<2>("h01") @[el2_lsu_bus_buffer.scala 608:22]
io.lsu_axi_arqos <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 609:20]
io.lsu_axi_arlock <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 610:21]
io.lsu_axi_bready <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 611:21]
io.lsu_axi_rready <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 612:21]
2020-11-07 20:07:56 +08:00
node _T_4764 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 613:81]
node _T_4765 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 613:125]
node _T_4766 = and(io.lsu_bus_clk_en_q, _T_4765) @[el2_lsu_bus_buffer.scala 613:114]
node _T_4767 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 613:140]
node _T_4768 = and(_T_4766, _T_4767) @[el2_lsu_bus_buffer.scala 613:129]
node _T_4769 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 613:81]
node _T_4770 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 613:125]
node _T_4771 = and(io.lsu_bus_clk_en_q, _T_4770) @[el2_lsu_bus_buffer.scala 613:114]
node _T_4772 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 613:140]
node _T_4773 = and(_T_4771, _T_4772) @[el2_lsu_bus_buffer.scala 613:129]
node _T_4774 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 613:81]
node _T_4775 = bits(buf_error, 2, 2) @[el2_lsu_bus_buffer.scala 613:125]
node _T_4776 = and(io.lsu_bus_clk_en_q, _T_4775) @[el2_lsu_bus_buffer.scala 613:114]
node _T_4777 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 613:140]
node _T_4778 = and(_T_4776, _T_4777) @[el2_lsu_bus_buffer.scala 613:129]
node _T_4779 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 613:81]
node _T_4780 = bits(buf_error, 3, 3) @[el2_lsu_bus_buffer.scala 613:125]
node _T_4781 = and(io.lsu_bus_clk_en_q, _T_4780) @[el2_lsu_bus_buffer.scala 613:114]
node _T_4782 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 613:140]
node _T_4783 = and(_T_4781, _T_4782) @[el2_lsu_bus_buffer.scala 613:129]
node _T_4784 = mux(_T_4764, _T_4768, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4785 = mux(_T_4769, _T_4773, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4786 = mux(_T_4774, _T_4778, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4787 = mux(_T_4779, _T_4783, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4788 = or(_T_4784, _T_4785) @[Mux.scala 27:72]
node _T_4789 = or(_T_4788, _T_4786) @[Mux.scala 27:72]
node _T_4790 = or(_T_4789, _T_4787) @[Mux.scala 27:72]
wire _T_4791 : UInt<1> @[Mux.scala 27:72]
_T_4791 <= _T_4790 @[Mux.scala 27:72]
io.lsu_imprecise_error_store_any <= _T_4791 @[el2_lsu_bus_buffer.scala 613:36]
node _T_4792 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 614:87]
node _T_4793 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 614:109]
node _T_4794 = and(_T_4792, _T_4793) @[el2_lsu_bus_buffer.scala 614:98]
node _T_4795 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 614:124]
node _T_4796 = and(_T_4794, _T_4795) @[el2_lsu_bus_buffer.scala 614:113]
node _T_4797 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 614:87]
node _T_4798 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 614:109]
node _T_4799 = and(_T_4797, _T_4798) @[el2_lsu_bus_buffer.scala 614:98]
node _T_4800 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 614:124]
node _T_4801 = and(_T_4799, _T_4800) @[el2_lsu_bus_buffer.scala 614:113]
node _T_4802 = mux(_T_4796, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4803 = mux(_T_4801, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4804 = or(_T_4802, _T_4803) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_imprecise_error_store_tag : UInt<1> @[Mux.scala 27:72]
2020-11-07 20:07:56 +08:00
lsu_imprecise_error_store_tag <= _T_4804 @[Mux.scala 27:72]
node _T_4805 = eq(io.lsu_imprecise_error_store_any, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 616:72]
node _T_4806 = and(io.lsu_nonblock_load_data_error, _T_4805) @[el2_lsu_bus_buffer.scala 616:70]
io.lsu_imprecise_error_load_any <= _T_4806 @[el2_lsu_bus_buffer.scala 616:35]
node _T_4807 = eq(lsu_imprecise_error_store_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_4808 = eq(lsu_imprecise_error_store_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_4809 = mux(_T_4807, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4810 = mux(_T_4808, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4811 = or(_T_4809, _T_4810) @[Mux.scala 27:72]
wire _T_4812 : UInt<32> @[Mux.scala 27:72]
_T_4812 <= _T_4811 @[Mux.scala 27:72]
node _T_4813 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_4814 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_4815 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_4816 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 111:123]
node _T_4817 = mux(_T_4813, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4818 = mux(_T_4814, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4819 = mux(_T_4815, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4820 = mux(_T_4816, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4821 = or(_T_4817, _T_4818) @[Mux.scala 27:72]
node _T_4822 = or(_T_4821, _T_4819) @[Mux.scala 27:72]
node _T_4823 = or(_T_4822, _T_4820) @[Mux.scala 27:72]
wire _T_4824 : UInt<32> @[Mux.scala 27:72]
_T_4824 <= _T_4823 @[Mux.scala 27:72]
node _T_4825 = mux(io.lsu_imprecise_error_store_any, _T_4812, _T_4824) @[el2_lsu_bus_buffer.scala 617:41]
io.lsu_imprecise_error_addr_any <= _T_4825 @[el2_lsu_bus_buffer.scala 617:35]
2020-11-06 22:37:40 +08:00
lsu_bus_cntr_overflow <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 618:25]
io.lsu_bus_idle_any <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 620:23]
2020-11-07 20:07:56 +08:00
node _T_4826 = and(io.lsu_axi_awvalid, io.lsu_axi_awready) @[el2_lsu_bus_buffer.scala 623:46]
node _T_4827 = and(io.lsu_axi_wvalid, io.lsu_axi_wready) @[el2_lsu_bus_buffer.scala 623:89]
node _T_4828 = or(_T_4826, _T_4827) @[el2_lsu_bus_buffer.scala 623:68]
node _T_4829 = and(io.lsu_axi_arvalid, io.lsu_axi_arready) @[el2_lsu_bus_buffer.scala 623:132]
node _T_4830 = or(_T_4828, _T_4829) @[el2_lsu_bus_buffer.scala 623:110]
io.lsu_pmu_bus_trxn <= _T_4830 @[el2_lsu_bus_buffer.scala 623:23]
node _T_4831 = and(io.lsu_busreq_r, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 624:48]
node _T_4832 = and(_T_4831, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 624:65]
io.lsu_pmu_bus_misaligned <= _T_4832 @[el2_lsu_bus_buffer.scala 624:29]
node _T_4833 = or(io.lsu_imprecise_error_load_any, io.lsu_imprecise_error_store_any) @[el2_lsu_bus_buffer.scala 625:59]
io.lsu_pmu_bus_error <= _T_4833 @[el2_lsu_bus_buffer.scala 625:24]
node _T_4834 = eq(io.lsu_axi_awready, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 627:48]
node _T_4835 = and(io.lsu_axi_awvalid, _T_4834) @[el2_lsu_bus_buffer.scala 627:46]
node _T_4836 = eq(io.lsu_axi_wready, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 627:92]
node _T_4837 = and(io.lsu_axi_wvalid, _T_4836) @[el2_lsu_bus_buffer.scala 627:90]
node _T_4838 = or(_T_4835, _T_4837) @[el2_lsu_bus_buffer.scala 627:69]
node _T_4839 = eq(io.lsu_axi_arready, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 627:136]
node _T_4840 = and(io.lsu_axi_arvalid, _T_4839) @[el2_lsu_bus_buffer.scala 627:134]
node _T_4841 = or(_T_4838, _T_4840) @[el2_lsu_bus_buffer.scala 627:112]
io.lsu_pmu_bus_busy <= _T_4841 @[el2_lsu_bus_buffer.scala 627:23]
reg _T_4842 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 629:49]
_T_4842 <= WrPtr0_m @[el2_lsu_bus_buffer.scala 629:49]
WrPtr0_r <= _T_4842 @[el2_lsu_bus_buffer.scala 629:12]
reg _T_4843 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 630:49]
_T_4843 <= WrPtr1_m @[el2_lsu_bus_buffer.scala 630:49]
WrPtr1_r <= _T_4843 @[el2_lsu_bus_buffer.scala 630:12]
node _T_4844 = eq(io.flush_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 631:75]
node _T_4845 = and(io.lsu_busreq_m, _T_4844) @[el2_lsu_bus_buffer.scala 631:73]
node _T_4846 = eq(io.ld_full_hit_m, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 631:89]
node _T_4847 = and(_T_4845, _T_4846) @[el2_lsu_bus_buffer.scala 631:87]
reg _T_4848 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 631:56]
_T_4848 <= _T_4847 @[el2_lsu_bus_buffer.scala 631:56]
io.lsu_busreq_r <= _T_4848 @[el2_lsu_bus_buffer.scala 631:19]
reg _T_4849 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 632:66]
_T_4849 <= io.lsu_nonblock_load_valid_m @[el2_lsu_bus_buffer.scala 632:66]
lsu_nonblock_load_valid_r <= _T_4849 @[el2_lsu_bus_buffer.scala 632:29]
2020-11-06 21:58:23 +08:00