quasar/el2_lsu_bus_buffer.fir

6532 lines
477 KiB
Plaintext
Raw Normal View History

2020-11-06 21:58:23 +08:00
;buildInfoPackage: chisel3, version: 3.3.1, scalaVersion: 2.12.11, sbtVersion: 1.3.10
circuit el2_lsu_bus_buffer :
extmodule TEC_RV_ICG :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_1 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_1 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_1 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_2 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_2 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_2 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_3 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_3 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_3 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_4 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_4 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_4 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_5 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_5 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_5 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_6 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_6 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_6 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_7 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_7 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_7 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_8 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_8 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_8 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_9 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_9 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_9 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_10 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_10 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_10 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
extmodule TEC_RV_ICG_11 :
output Q : Clock
input CK : Clock
input EN : UInt<1>
input SE : UInt<1>
defname = TEC_RV_ICG
module rvclkhdr_11 :
input clock : Clock
input reset : Reset
output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>}
2020-11-07 20:07:56 +08:00
inst clkhdr of TEC_RV_ICG_11 @[el2_lib.scala 465:26]
2020-11-06 21:58:23 +08:00
clkhdr.SE is invalid
clkhdr.EN is invalid
clkhdr.CK is invalid
clkhdr.Q is invalid
2020-11-07 20:07:56 +08:00
io.l1clk <= clkhdr.Q @[el2_lib.scala 466:14]
clkhdr.CK <= io.clk @[el2_lib.scala 467:18]
clkhdr.EN <= io.en @[el2_lib.scala 468:18]
clkhdr.SE <= io.scan_mode @[el2_lib.scala 469:18]
2020-11-06 21:58:23 +08:00
module el2_lsu_bus_buffer :
input clock : Clock
input reset : AsyncReset
2020-11-08 14:50:38 +08:00
output io : {flip scan_mode : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, flip dec_tlu_force_halt : UInt<1>, flip lsu_c2_r_clk : Clock, flip lsu_bus_ibuf_c1_clk : Clock, flip lsu_bus_obuf_c1_clk : Clock, flip lsu_bus_buf_c1_clk : Clock, flip lsu_free_c2_clk : Clock, flip lsu_busm_clk : Clock, flip dec_lsu_valid_raw_d : UInt<1>, flip lsu_pkt_m : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>, valid : UInt<1>}, flip lsu_pkt_r : {fast_int : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>, valid : UInt<1>}, flip lsu_addr_m : UInt<32>, flip end_addr_m : UInt<32>, flip lsu_addr_r : UInt<32>, flip end_addr_r : UInt<32>, flip store_data_r : UInt<32>, flip no_word_merge_r : UInt<1>, flip no_dword_merge_r : UInt<1>, flip lsu_busreq_m : UInt<1>, flip ld_full_hit_m : UInt<1>, flip flush_m_up : UInt<1>, flip flush_r : UInt<1>, flip lsu_commit_r : UInt<1>, flip is_sideeffects_r : UInt<1>, flip ldst_dual_d : UInt<1>, flip ldst_dual_m : UInt<1>, flip ldst_dual_r : UInt<1>, flip ldst_byteen_ext_m : UInt<8>, flip lsu_axi_awready : UInt<1>, flip lsu_axi_wready : UInt<1>, flip lsu_axi_bvalid : UInt<1>, flip lsu_axi_bresp : UInt<2>, flip lsu_axi_bid : UInt<3>, flip lsu_axi_arready : UInt<1>, flip lsu_axi_rvalid : UInt<1>, flip lsu_axi_rid : UInt<3>, flip lsu_axi_rdata : UInt<64>, flip lsu_axi_rresp : UInt<2>, flip lsu_bus_clk_en : UInt<1>, flip lsu_bus_clk_en_q : UInt<1>, lsu_busreq_r : UInt<1>, lsu_bus_buffer_pend_any : UInt<1>, lsu_bus_buffer_full_any : UInt<1>, lsu_bus_buffer_empty_any : UInt<1>, lsu_bus_idle_any : UInt<1>, ld_byte_hit_buf_lo : UInt<4>, ld_byte_hit_buf_hi : UInt<4>, ld_fwddata_buf_lo : UInt<32>, ld_fwddata_buf_hi : UInt<32>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>, lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>, lsu_nonblock_load_data : UInt<32>, lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, lsu_axi_awvalid : UInt<1>, lsu_axi_awid : UInt<3>, lsu_axi_awaddr : UInt<32>, lsu_axi_awregion : UInt<4>, lsu_axi_awlen : UInt<8>, lsu_axi_awsize : UInt<3>, lsu_axi_awburst : UInt<2>, lsu_axi_awlock : UInt<1>, lsu_axi_awcache : UInt<4>, lsu_axi_awprot : UInt<3>, lsu_axi_awqos : UInt<4>, lsu_axi_wvalid : UInt<1>, lsu_axi_wdata : UInt<64>, lsu_axi_wstrb : UInt<8>, lsu_axi_wlast : UInt<1>, lsu_axi_bready : UInt<1>, lsu_axi_arvalid : UInt<1>, lsu_axi_arid : UInt<3>, lsu_axi_araddr : UInt<32>, lsu_axi_arregion : UInt<4>, lsu_axi_arlen : UInt<8>, lsu_axi_arsize : UInt<3>, lsu_axi_arburst : UInt<2>, lsu_axi_arlock : UInt<1>, lsu_axi_arcache : UInt<4>, lsu_axi_arprot : UInt<3>, lsu_axi_arqos : UInt<4>, lsu_axi_rready : UInt<1>, test : UInt, data_hi : UInt, data_lo : UInt, data_en : UInt, Cmdptr0 : UInt, Cmdptr1 : UInt, WrPtr1_r : UInt, WrPtr1_m : UInt, wdata_in : UInt}
2020-11-06 21:58:23 +08:00
2020-11-08 14:50:38 +08:00
wire buf_addr : UInt<32>[4] @[el2_lsu_bus_buffer.scala 128:22]
wire buf_state : UInt<3>[4] @[el2_lsu_bus_buffer.scala 129:23]
2020-11-06 21:58:23 +08:00
wire buf_write : UInt<4>
buf_write <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
wire CmdPtr0 : UInt<2>
CmdPtr0 <= UInt<1>("h00")
node ldst_byteen_hi_m = bits(io.ldst_byteen_ext_m, 7, 4) @[el2_lsu_bus_buffer.scala 134:46]
node ldst_byteen_lo_m = bits(io.ldst_byteen_ext_m, 3, 0) @[el2_lsu_bus_buffer.scala 135:46]
node _T = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 137:66]
node _T_1 = bits(buf_addr[0], 31, 2) @[el2_lsu_bus_buffer.scala 137:89]
node _T_2 = eq(_T, _T_1) @[el2_lsu_bus_buffer.scala 137:74]
node _T_3 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 137:109]
node _T_4 = and(_T_2, _T_3) @[el2_lsu_bus_buffer.scala 137:98]
node _T_5 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 137:129]
node _T_6 = and(_T_4, _T_5) @[el2_lsu_bus_buffer.scala 137:113]
node ld_addr_hitvec_lo_0 = and(_T_6, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 137:141]
node _T_7 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 137:66]
node _T_8 = bits(buf_addr[1], 31, 2) @[el2_lsu_bus_buffer.scala 137:89]
node _T_9 = eq(_T_7, _T_8) @[el2_lsu_bus_buffer.scala 137:74]
node _T_10 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 137:109]
node _T_11 = and(_T_9, _T_10) @[el2_lsu_bus_buffer.scala 137:98]
node _T_12 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 137:129]
node _T_13 = and(_T_11, _T_12) @[el2_lsu_bus_buffer.scala 137:113]
node ld_addr_hitvec_lo_1 = and(_T_13, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 137:141]
node _T_14 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 137:66]
node _T_15 = bits(buf_addr[2], 31, 2) @[el2_lsu_bus_buffer.scala 137:89]
node _T_16 = eq(_T_14, _T_15) @[el2_lsu_bus_buffer.scala 137:74]
node _T_17 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 137:109]
node _T_18 = and(_T_16, _T_17) @[el2_lsu_bus_buffer.scala 137:98]
node _T_19 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 137:129]
node _T_20 = and(_T_18, _T_19) @[el2_lsu_bus_buffer.scala 137:113]
node ld_addr_hitvec_lo_2 = and(_T_20, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 137:141]
node _T_21 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 137:66]
node _T_22 = bits(buf_addr[3], 31, 2) @[el2_lsu_bus_buffer.scala 137:89]
node _T_23 = eq(_T_21, _T_22) @[el2_lsu_bus_buffer.scala 137:74]
node _T_24 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 137:109]
node _T_25 = and(_T_23, _T_24) @[el2_lsu_bus_buffer.scala 137:98]
node _T_26 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 137:129]
node _T_27 = and(_T_25, _T_26) @[el2_lsu_bus_buffer.scala 137:113]
node ld_addr_hitvec_lo_3 = and(_T_27, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 137:141]
node _T_28 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 138:66]
node _T_29 = bits(buf_addr[0], 31, 2) @[el2_lsu_bus_buffer.scala 138:89]
node _T_30 = eq(_T_28, _T_29) @[el2_lsu_bus_buffer.scala 138:74]
node _T_31 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 138:109]
node _T_32 = and(_T_30, _T_31) @[el2_lsu_bus_buffer.scala 138:98]
node _T_33 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 138:129]
node _T_34 = and(_T_32, _T_33) @[el2_lsu_bus_buffer.scala 138:113]
node ld_addr_hitvec_hi_0 = and(_T_34, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 138:141]
node _T_35 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 138:66]
node _T_36 = bits(buf_addr[1], 31, 2) @[el2_lsu_bus_buffer.scala 138:89]
node _T_37 = eq(_T_35, _T_36) @[el2_lsu_bus_buffer.scala 138:74]
node _T_38 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 138:109]
node _T_39 = and(_T_37, _T_38) @[el2_lsu_bus_buffer.scala 138:98]
node _T_40 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 138:129]
node _T_41 = and(_T_39, _T_40) @[el2_lsu_bus_buffer.scala 138:113]
node ld_addr_hitvec_hi_1 = and(_T_41, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 138:141]
node _T_42 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 138:66]
node _T_43 = bits(buf_addr[2], 31, 2) @[el2_lsu_bus_buffer.scala 138:89]
node _T_44 = eq(_T_42, _T_43) @[el2_lsu_bus_buffer.scala 138:74]
node _T_45 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 138:109]
node _T_46 = and(_T_44, _T_45) @[el2_lsu_bus_buffer.scala 138:98]
node _T_47 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 138:129]
node _T_48 = and(_T_46, _T_47) @[el2_lsu_bus_buffer.scala 138:113]
node ld_addr_hitvec_hi_2 = and(_T_48, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 138:141]
node _T_49 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 138:66]
node _T_50 = bits(buf_addr[3], 31, 2) @[el2_lsu_bus_buffer.scala 138:89]
node _T_51 = eq(_T_49, _T_50) @[el2_lsu_bus_buffer.scala 138:74]
node _T_52 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 138:109]
node _T_53 = and(_T_51, _T_52) @[el2_lsu_bus_buffer.scala 138:98]
node _T_54 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 138:129]
node _T_55 = and(_T_53, _T_54) @[el2_lsu_bus_buffer.scala 138:113]
node ld_addr_hitvec_hi_3 = and(_T_55, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 138:141]
wire ld_byte_hitvecfn_lo : UInt<4>[4] @[el2_lsu_bus_buffer.scala 139:33]
2020-11-06 21:58:23 +08:00
wire ld_byte_ibuf_hit_lo : UInt<4>
ld_byte_ibuf_hit_lo <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
wire ld_byte_hitvecfn_hi : UInt<4>[4] @[el2_lsu_bus_buffer.scala 141:33]
2020-11-06 21:58:23 +08:00
wire ld_byte_ibuf_hit_hi : UInt<4>
ld_byte_ibuf_hit_hi <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
wire buf_byteen : UInt<4>[4] @[el2_lsu_bus_buffer.scala 143:24]
buf_byteen[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 144:14]
buf_byteen[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 144:14]
buf_byteen[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 144:14]
buf_byteen[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 144:14]
wire buf_nxtstate : UInt<3>[4] @[el2_lsu_bus_buffer.scala 145:26]
buf_nxtstate[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 146:16]
buf_nxtstate[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 146:16]
buf_nxtstate[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 146:16]
buf_nxtstate[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 146:16]
wire buf_wr_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 147:23]
buf_wr_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 148:13]
buf_wr_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 148:13]
buf_wr_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 148:13]
buf_wr_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 148:13]
wire buf_data_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 149:25]
buf_data_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 150:15]
buf_data_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 150:15]
buf_data_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 150:15]
buf_data_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 150:15]
wire buf_state_bus_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 151:30]
buf_state_bus_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 152:20]
buf_state_bus_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 152:20]
buf_state_bus_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 152:20]
buf_state_bus_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 152:20]
wire buf_ldfwd_in : UInt<1>[4] @[el2_lsu_bus_buffer.scala 153:26]
buf_ldfwd_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 154:16]
buf_ldfwd_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 154:16]
buf_ldfwd_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 154:16]
buf_ldfwd_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 154:16]
wire buf_ldfwd_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 155:26]
buf_ldfwd_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 156:16]
buf_ldfwd_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 156:16]
buf_ldfwd_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 156:16]
buf_ldfwd_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 156:16]
wire buf_data_in : UInt<32>[4] @[el2_lsu_bus_buffer.scala 157:25]
buf_data_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 158:15]
buf_data_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 158:15]
buf_data_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 158:15]
buf_data_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 158:15]
wire buf_ldfwdtag_in : UInt<2>[4] @[el2_lsu_bus_buffer.scala 159:29]
buf_ldfwdtag_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 160:19]
buf_ldfwdtag_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 160:19]
buf_ldfwdtag_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 160:19]
buf_ldfwdtag_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 160:19]
wire buf_error_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 161:26]
buf_error_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 162:16]
buf_error_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 162:16]
buf_error_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 162:16]
buf_error_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 162:16]
2020-11-06 21:58:23 +08:00
wire bus_rsp_read_error : UInt<1>
bus_rsp_read_error <= UInt<1>("h00")
wire bus_rsp_rdata : UInt<64>
bus_rsp_rdata <= UInt<1>("h00")
wire bus_rsp_write_error : UInt<1>
bus_rsp_write_error <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
wire buf_dualtag : UInt<2>[4] @[el2_lsu_bus_buffer.scala 166:25]
buf_dualtag[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 167:15]
buf_dualtag[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 167:15]
buf_dualtag[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 167:15]
buf_dualtag[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 167:15]
2020-11-06 21:58:23 +08:00
wire buf_ldfwd : UInt<4>
buf_ldfwd <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
wire buf_resp_state_bus_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 169:35]
buf_resp_state_bus_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 170:25]
buf_resp_state_bus_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 170:25]
buf_resp_state_bus_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 170:25]
buf_resp_state_bus_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 170:25]
2020-11-06 21:58:23 +08:00
wire any_done_wait_state : UInt<1>
any_done_wait_state <= UInt<1>("h00")
wire bus_rsp_write : UInt<1>
bus_rsp_write <= UInt<1>("h00")
wire bus_rsp_write_tag : UInt<3>
bus_rsp_write_tag <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
wire buf_ldfwdtag : UInt<2>[4] @[el2_lsu_bus_buffer.scala 174:26]
buf_ldfwdtag[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 175:16]
buf_ldfwdtag[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 175:16]
buf_ldfwdtag[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 175:16]
buf_ldfwdtag[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 175:16]
wire buf_rst : UInt<1>[4] @[el2_lsu_bus_buffer.scala 176:21]
buf_rst[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 177:11]
buf_rst[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 177:11]
buf_rst[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 177:11]
buf_rst[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 177:11]
2020-11-06 21:58:23 +08:00
wire ibuf_drainvec_vld : UInt<4>
ibuf_drainvec_vld <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
wire buf_byteen_in : UInt<4>[4] @[el2_lsu_bus_buffer.scala 179:27]
buf_byteen_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 180:17]
buf_byteen_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 180:17]
buf_byteen_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 180:17]
buf_byteen_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 180:17]
wire buf_addr_in : UInt<32>[4] @[el2_lsu_bus_buffer.scala 181:25]
buf_addr_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 182:15]
buf_addr_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 182:15]
buf_addr_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 182:15]
buf_addr_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 182:15]
2020-11-06 21:58:23 +08:00
wire buf_dual_in : UInt<4>
buf_dual_in <= UInt<1>("h00")
wire buf_samedw_in : UInt<4>
buf_samedw_in <= UInt<1>("h00")
wire buf_nomerge_in : UInt<4>
buf_nomerge_in <= UInt<1>("h00")
wire buf_dualhi_in : UInt<4>
buf_dualhi_in <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
wire buf_dualtag_in : UInt<2>[4] @[el2_lsu_bus_buffer.scala 187:28]
buf_dualtag_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 188:18]
buf_dualtag_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 188:18]
buf_dualtag_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 188:18]
buf_dualtag_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 188:18]
2020-11-06 21:58:23 +08:00
wire buf_sideeffect_in : UInt<4>
buf_sideeffect_in <= UInt<1>("h00")
wire buf_unsign_in : UInt<4>
buf_unsign_in <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
wire buf_sz_in : UInt<2>[4] @[el2_lsu_bus_buffer.scala 191:23]
buf_sz_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 192:13]
buf_sz_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 192:13]
buf_sz_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 192:13]
buf_sz_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 192:13]
2020-11-06 21:58:23 +08:00
wire buf_write_in : UInt<4>
buf_write_in <= UInt<1>("h00")
wire buf_unsign : UInt<4>
buf_unsign <= UInt<1>("h00")
wire buf_error : UInt<4>
buf_error <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
node _T_56 = orr(ld_byte_hitvecfn_lo[0]) @[el2_lsu_bus_buffer.scala 197:73]
node _T_57 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 197:98]
node _T_58 = or(_T_56, _T_57) @[el2_lsu_bus_buffer.scala 197:77]
node _T_59 = orr(ld_byte_hitvecfn_lo[1]) @[el2_lsu_bus_buffer.scala 197:73]
node _T_60 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 197:98]
node _T_61 = or(_T_59, _T_60) @[el2_lsu_bus_buffer.scala 197:77]
node _T_62 = orr(ld_byte_hitvecfn_lo[2]) @[el2_lsu_bus_buffer.scala 197:73]
node _T_63 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 197:98]
node _T_64 = or(_T_62, _T_63) @[el2_lsu_bus_buffer.scala 197:77]
node _T_65 = orr(ld_byte_hitvecfn_lo[3]) @[el2_lsu_bus_buffer.scala 197:73]
node _T_66 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 197:98]
node _T_67 = or(_T_65, _T_66) @[el2_lsu_bus_buffer.scala 197:77]
2020-11-06 21:58:23 +08:00
node _T_68 = cat(_T_67, _T_64) @[Cat.scala 29:58]
node _T_69 = cat(_T_68, _T_61) @[Cat.scala 29:58]
node _T_70 = cat(_T_69, _T_58) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
io.ld_byte_hit_buf_lo <= _T_70 @[el2_lsu_bus_buffer.scala 197:25]
node _T_71 = orr(ld_byte_hitvecfn_hi[0]) @[el2_lsu_bus_buffer.scala 198:73]
node _T_72 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 198:98]
node _T_73 = or(_T_71, _T_72) @[el2_lsu_bus_buffer.scala 198:77]
node _T_74 = orr(ld_byte_hitvecfn_hi[1]) @[el2_lsu_bus_buffer.scala 198:73]
node _T_75 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 198:98]
node _T_76 = or(_T_74, _T_75) @[el2_lsu_bus_buffer.scala 198:77]
node _T_77 = orr(ld_byte_hitvecfn_hi[2]) @[el2_lsu_bus_buffer.scala 198:73]
node _T_78 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 198:98]
node _T_79 = or(_T_77, _T_78) @[el2_lsu_bus_buffer.scala 198:77]
node _T_80 = orr(ld_byte_hitvecfn_hi[3]) @[el2_lsu_bus_buffer.scala 198:73]
node _T_81 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 198:98]
node _T_82 = or(_T_80, _T_81) @[el2_lsu_bus_buffer.scala 198:77]
2020-11-06 21:58:23 +08:00
node _T_83 = cat(_T_82, _T_79) @[Cat.scala 29:58]
node _T_84 = cat(_T_83, _T_76) @[Cat.scala 29:58]
node _T_85 = cat(_T_84, _T_73) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
io.ld_byte_hit_buf_hi <= _T_85 @[el2_lsu_bus_buffer.scala 198:25]
node _T_86 = bits(buf_byteen[0], 0, 0) @[el2_lsu_bus_buffer.scala 200:110]
node _T_87 = and(ld_addr_hitvec_lo_0, _T_86) @[el2_lsu_bus_buffer.scala 200:95]
node _T_88 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 200:132]
node _T_89 = and(_T_87, _T_88) @[el2_lsu_bus_buffer.scala 200:114]
node _T_90 = bits(buf_byteen[1], 0, 0) @[el2_lsu_bus_buffer.scala 200:110]
node _T_91 = and(ld_addr_hitvec_lo_1, _T_90) @[el2_lsu_bus_buffer.scala 200:95]
node _T_92 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 200:132]
node _T_93 = and(_T_91, _T_92) @[el2_lsu_bus_buffer.scala 200:114]
node _T_94 = bits(buf_byteen[2], 0, 0) @[el2_lsu_bus_buffer.scala 200:110]
node _T_95 = and(ld_addr_hitvec_lo_2, _T_94) @[el2_lsu_bus_buffer.scala 200:95]
node _T_96 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 200:132]
node _T_97 = and(_T_95, _T_96) @[el2_lsu_bus_buffer.scala 200:114]
node _T_98 = bits(buf_byteen[3], 0, 0) @[el2_lsu_bus_buffer.scala 200:110]
node _T_99 = and(ld_addr_hitvec_lo_3, _T_98) @[el2_lsu_bus_buffer.scala 200:95]
node _T_100 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 200:132]
node _T_101 = and(_T_99, _T_100) @[el2_lsu_bus_buffer.scala 200:114]
2020-11-06 21:58:23 +08:00
node _T_102 = cat(_T_101, _T_97) @[Cat.scala 29:58]
node _T_103 = cat(_T_102, _T_93) @[Cat.scala 29:58]
node ld_byte_hitvec_lo_0 = cat(_T_103, _T_89) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_104 = bits(buf_byteen[0], 1, 1) @[el2_lsu_bus_buffer.scala 200:110]
node _T_105 = and(ld_addr_hitvec_lo_0, _T_104) @[el2_lsu_bus_buffer.scala 200:95]
node _T_106 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 200:132]
node _T_107 = and(_T_105, _T_106) @[el2_lsu_bus_buffer.scala 200:114]
node _T_108 = bits(buf_byteen[1], 1, 1) @[el2_lsu_bus_buffer.scala 200:110]
node _T_109 = and(ld_addr_hitvec_lo_1, _T_108) @[el2_lsu_bus_buffer.scala 200:95]
node _T_110 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 200:132]
node _T_111 = and(_T_109, _T_110) @[el2_lsu_bus_buffer.scala 200:114]
node _T_112 = bits(buf_byteen[2], 1, 1) @[el2_lsu_bus_buffer.scala 200:110]
node _T_113 = and(ld_addr_hitvec_lo_2, _T_112) @[el2_lsu_bus_buffer.scala 200:95]
node _T_114 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 200:132]
node _T_115 = and(_T_113, _T_114) @[el2_lsu_bus_buffer.scala 200:114]
node _T_116 = bits(buf_byteen[3], 1, 1) @[el2_lsu_bus_buffer.scala 200:110]
node _T_117 = and(ld_addr_hitvec_lo_3, _T_116) @[el2_lsu_bus_buffer.scala 200:95]
node _T_118 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 200:132]
node _T_119 = and(_T_117, _T_118) @[el2_lsu_bus_buffer.scala 200:114]
2020-11-06 21:58:23 +08:00
node _T_120 = cat(_T_119, _T_115) @[Cat.scala 29:58]
node _T_121 = cat(_T_120, _T_111) @[Cat.scala 29:58]
node ld_byte_hitvec_lo_1 = cat(_T_121, _T_107) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_122 = bits(buf_byteen[0], 2, 2) @[el2_lsu_bus_buffer.scala 200:110]
node _T_123 = and(ld_addr_hitvec_lo_0, _T_122) @[el2_lsu_bus_buffer.scala 200:95]
node _T_124 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 200:132]
node _T_125 = and(_T_123, _T_124) @[el2_lsu_bus_buffer.scala 200:114]
node _T_126 = bits(buf_byteen[1], 2, 2) @[el2_lsu_bus_buffer.scala 200:110]
node _T_127 = and(ld_addr_hitvec_lo_1, _T_126) @[el2_lsu_bus_buffer.scala 200:95]
node _T_128 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 200:132]
node _T_129 = and(_T_127, _T_128) @[el2_lsu_bus_buffer.scala 200:114]
node _T_130 = bits(buf_byteen[2], 2, 2) @[el2_lsu_bus_buffer.scala 200:110]
node _T_131 = and(ld_addr_hitvec_lo_2, _T_130) @[el2_lsu_bus_buffer.scala 200:95]
node _T_132 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 200:132]
node _T_133 = and(_T_131, _T_132) @[el2_lsu_bus_buffer.scala 200:114]
node _T_134 = bits(buf_byteen[3], 2, 2) @[el2_lsu_bus_buffer.scala 200:110]
node _T_135 = and(ld_addr_hitvec_lo_3, _T_134) @[el2_lsu_bus_buffer.scala 200:95]
node _T_136 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 200:132]
node _T_137 = and(_T_135, _T_136) @[el2_lsu_bus_buffer.scala 200:114]
2020-11-06 21:58:23 +08:00
node _T_138 = cat(_T_137, _T_133) @[Cat.scala 29:58]
node _T_139 = cat(_T_138, _T_129) @[Cat.scala 29:58]
node ld_byte_hitvec_lo_2 = cat(_T_139, _T_125) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_140 = bits(buf_byteen[0], 3, 3) @[el2_lsu_bus_buffer.scala 200:110]
node _T_141 = and(ld_addr_hitvec_lo_0, _T_140) @[el2_lsu_bus_buffer.scala 200:95]
node _T_142 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 200:132]
node _T_143 = and(_T_141, _T_142) @[el2_lsu_bus_buffer.scala 200:114]
node _T_144 = bits(buf_byteen[1], 3, 3) @[el2_lsu_bus_buffer.scala 200:110]
node _T_145 = and(ld_addr_hitvec_lo_1, _T_144) @[el2_lsu_bus_buffer.scala 200:95]
node _T_146 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 200:132]
node _T_147 = and(_T_145, _T_146) @[el2_lsu_bus_buffer.scala 200:114]
node _T_148 = bits(buf_byteen[2], 3, 3) @[el2_lsu_bus_buffer.scala 200:110]
node _T_149 = and(ld_addr_hitvec_lo_2, _T_148) @[el2_lsu_bus_buffer.scala 200:95]
node _T_150 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 200:132]
node _T_151 = and(_T_149, _T_150) @[el2_lsu_bus_buffer.scala 200:114]
node _T_152 = bits(buf_byteen[3], 3, 3) @[el2_lsu_bus_buffer.scala 200:110]
node _T_153 = and(ld_addr_hitvec_lo_3, _T_152) @[el2_lsu_bus_buffer.scala 200:95]
node _T_154 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 200:132]
node _T_155 = and(_T_153, _T_154) @[el2_lsu_bus_buffer.scala 200:114]
2020-11-06 21:58:23 +08:00
node _T_156 = cat(_T_155, _T_151) @[Cat.scala 29:58]
node _T_157 = cat(_T_156, _T_147) @[Cat.scala 29:58]
node ld_byte_hitvec_lo_3 = cat(_T_157, _T_143) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_158 = bits(buf_byteen[0], 0, 0) @[el2_lsu_bus_buffer.scala 201:110]
node _T_159 = and(ld_addr_hitvec_hi_0, _T_158) @[el2_lsu_bus_buffer.scala 201:95]
node _T_160 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 201:132]
node _T_161 = and(_T_159, _T_160) @[el2_lsu_bus_buffer.scala 201:114]
node _T_162 = bits(buf_byteen[1], 0, 0) @[el2_lsu_bus_buffer.scala 201:110]
node _T_163 = and(ld_addr_hitvec_hi_1, _T_162) @[el2_lsu_bus_buffer.scala 201:95]
node _T_164 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 201:132]
node _T_165 = and(_T_163, _T_164) @[el2_lsu_bus_buffer.scala 201:114]
node _T_166 = bits(buf_byteen[2], 0, 0) @[el2_lsu_bus_buffer.scala 201:110]
node _T_167 = and(ld_addr_hitvec_hi_2, _T_166) @[el2_lsu_bus_buffer.scala 201:95]
node _T_168 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 201:132]
node _T_169 = and(_T_167, _T_168) @[el2_lsu_bus_buffer.scala 201:114]
node _T_170 = bits(buf_byteen[3], 0, 0) @[el2_lsu_bus_buffer.scala 201:110]
node _T_171 = and(ld_addr_hitvec_hi_3, _T_170) @[el2_lsu_bus_buffer.scala 201:95]
node _T_172 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 201:132]
node _T_173 = and(_T_171, _T_172) @[el2_lsu_bus_buffer.scala 201:114]
2020-11-06 21:58:23 +08:00
node _T_174 = cat(_T_173, _T_169) @[Cat.scala 29:58]
node _T_175 = cat(_T_174, _T_165) @[Cat.scala 29:58]
node ld_byte_hitvec_hi_0 = cat(_T_175, _T_161) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_176 = bits(buf_byteen[0], 1, 1) @[el2_lsu_bus_buffer.scala 201:110]
node _T_177 = and(ld_addr_hitvec_hi_0, _T_176) @[el2_lsu_bus_buffer.scala 201:95]
node _T_178 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 201:132]
node _T_179 = and(_T_177, _T_178) @[el2_lsu_bus_buffer.scala 201:114]
node _T_180 = bits(buf_byteen[1], 1, 1) @[el2_lsu_bus_buffer.scala 201:110]
node _T_181 = and(ld_addr_hitvec_hi_1, _T_180) @[el2_lsu_bus_buffer.scala 201:95]
node _T_182 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 201:132]
node _T_183 = and(_T_181, _T_182) @[el2_lsu_bus_buffer.scala 201:114]
node _T_184 = bits(buf_byteen[2], 1, 1) @[el2_lsu_bus_buffer.scala 201:110]
node _T_185 = and(ld_addr_hitvec_hi_2, _T_184) @[el2_lsu_bus_buffer.scala 201:95]
node _T_186 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 201:132]
node _T_187 = and(_T_185, _T_186) @[el2_lsu_bus_buffer.scala 201:114]
node _T_188 = bits(buf_byteen[3], 1, 1) @[el2_lsu_bus_buffer.scala 201:110]
node _T_189 = and(ld_addr_hitvec_hi_3, _T_188) @[el2_lsu_bus_buffer.scala 201:95]
node _T_190 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 201:132]
node _T_191 = and(_T_189, _T_190) @[el2_lsu_bus_buffer.scala 201:114]
2020-11-06 21:58:23 +08:00
node _T_192 = cat(_T_191, _T_187) @[Cat.scala 29:58]
node _T_193 = cat(_T_192, _T_183) @[Cat.scala 29:58]
node ld_byte_hitvec_hi_1 = cat(_T_193, _T_179) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_194 = bits(buf_byteen[0], 2, 2) @[el2_lsu_bus_buffer.scala 201:110]
node _T_195 = and(ld_addr_hitvec_hi_0, _T_194) @[el2_lsu_bus_buffer.scala 201:95]
node _T_196 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 201:132]
node _T_197 = and(_T_195, _T_196) @[el2_lsu_bus_buffer.scala 201:114]
node _T_198 = bits(buf_byteen[1], 2, 2) @[el2_lsu_bus_buffer.scala 201:110]
node _T_199 = and(ld_addr_hitvec_hi_1, _T_198) @[el2_lsu_bus_buffer.scala 201:95]
node _T_200 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 201:132]
node _T_201 = and(_T_199, _T_200) @[el2_lsu_bus_buffer.scala 201:114]
node _T_202 = bits(buf_byteen[2], 2, 2) @[el2_lsu_bus_buffer.scala 201:110]
node _T_203 = and(ld_addr_hitvec_hi_2, _T_202) @[el2_lsu_bus_buffer.scala 201:95]
node _T_204 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 201:132]
node _T_205 = and(_T_203, _T_204) @[el2_lsu_bus_buffer.scala 201:114]
node _T_206 = bits(buf_byteen[3], 2, 2) @[el2_lsu_bus_buffer.scala 201:110]
node _T_207 = and(ld_addr_hitvec_hi_3, _T_206) @[el2_lsu_bus_buffer.scala 201:95]
node _T_208 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 201:132]
node _T_209 = and(_T_207, _T_208) @[el2_lsu_bus_buffer.scala 201:114]
2020-11-06 21:58:23 +08:00
node _T_210 = cat(_T_209, _T_205) @[Cat.scala 29:58]
node _T_211 = cat(_T_210, _T_201) @[Cat.scala 29:58]
node ld_byte_hitvec_hi_2 = cat(_T_211, _T_197) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_212 = bits(buf_byteen[0], 3, 3) @[el2_lsu_bus_buffer.scala 201:110]
node _T_213 = and(ld_addr_hitvec_hi_0, _T_212) @[el2_lsu_bus_buffer.scala 201:95]
node _T_214 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 201:132]
node _T_215 = and(_T_213, _T_214) @[el2_lsu_bus_buffer.scala 201:114]
node _T_216 = bits(buf_byteen[1], 3, 3) @[el2_lsu_bus_buffer.scala 201:110]
node _T_217 = and(ld_addr_hitvec_hi_1, _T_216) @[el2_lsu_bus_buffer.scala 201:95]
node _T_218 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 201:132]
node _T_219 = and(_T_217, _T_218) @[el2_lsu_bus_buffer.scala 201:114]
node _T_220 = bits(buf_byteen[2], 3, 3) @[el2_lsu_bus_buffer.scala 201:110]
node _T_221 = and(ld_addr_hitvec_hi_2, _T_220) @[el2_lsu_bus_buffer.scala 201:95]
node _T_222 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 201:132]
node _T_223 = and(_T_221, _T_222) @[el2_lsu_bus_buffer.scala 201:114]
node _T_224 = bits(buf_byteen[3], 3, 3) @[el2_lsu_bus_buffer.scala 201:110]
node _T_225 = and(ld_addr_hitvec_hi_3, _T_224) @[el2_lsu_bus_buffer.scala 201:95]
node _T_226 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 201:132]
node _T_227 = and(_T_225, _T_226) @[el2_lsu_bus_buffer.scala 201:114]
2020-11-06 21:58:23 +08:00
node _T_228 = cat(_T_227, _T_223) @[Cat.scala 29:58]
node _T_229 = cat(_T_228, _T_219) @[Cat.scala 29:58]
node ld_byte_hitvec_hi_3 = cat(_T_229, _T_215) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
wire buf_age_younger : UInt<4>[4] @[el2_lsu_bus_buffer.scala 203:29]
buf_age_younger[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 204:19]
buf_age_younger[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 204:19]
buf_age_younger[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 204:19]
buf_age_younger[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 204:19]
node _T_230 = bits(ld_byte_hitvec_lo_0, 0, 0) @[el2_lsu_bus_buffer.scala 205:93]
node _T_231 = and(ld_byte_hitvec_lo_0, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 205:122]
node _T_232 = orr(_T_231) @[el2_lsu_bus_buffer.scala 205:144]
node _T_233 = eq(_T_232, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:99]
node _T_234 = and(_T_230, _T_233) @[el2_lsu_bus_buffer.scala 205:97]
node _T_235 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 205:170]
node _T_236 = eq(_T_235, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:150]
node _T_237 = and(_T_234, _T_236) @[el2_lsu_bus_buffer.scala 205:148]
node _T_238 = bits(ld_byte_hitvec_lo_0, 1, 1) @[el2_lsu_bus_buffer.scala 205:93]
node _T_239 = and(ld_byte_hitvec_lo_0, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 205:122]
node _T_240 = orr(_T_239) @[el2_lsu_bus_buffer.scala 205:144]
node _T_241 = eq(_T_240, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:99]
node _T_242 = and(_T_238, _T_241) @[el2_lsu_bus_buffer.scala 205:97]
node _T_243 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 205:170]
node _T_244 = eq(_T_243, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:150]
node _T_245 = and(_T_242, _T_244) @[el2_lsu_bus_buffer.scala 205:148]
node _T_246 = bits(ld_byte_hitvec_lo_0, 2, 2) @[el2_lsu_bus_buffer.scala 205:93]
node _T_247 = and(ld_byte_hitvec_lo_0, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 205:122]
node _T_248 = orr(_T_247) @[el2_lsu_bus_buffer.scala 205:144]
node _T_249 = eq(_T_248, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:99]
node _T_250 = and(_T_246, _T_249) @[el2_lsu_bus_buffer.scala 205:97]
node _T_251 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 205:170]
node _T_252 = eq(_T_251, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:150]
node _T_253 = and(_T_250, _T_252) @[el2_lsu_bus_buffer.scala 205:148]
node _T_254 = bits(ld_byte_hitvec_lo_0, 3, 3) @[el2_lsu_bus_buffer.scala 205:93]
node _T_255 = and(ld_byte_hitvec_lo_0, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 205:122]
node _T_256 = orr(_T_255) @[el2_lsu_bus_buffer.scala 205:144]
node _T_257 = eq(_T_256, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:99]
node _T_258 = and(_T_254, _T_257) @[el2_lsu_bus_buffer.scala 205:97]
node _T_259 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[el2_lsu_bus_buffer.scala 205:170]
node _T_260 = eq(_T_259, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:150]
node _T_261 = and(_T_258, _T_260) @[el2_lsu_bus_buffer.scala 205:148]
2020-11-06 21:58:23 +08:00
node _T_262 = cat(_T_261, _T_253) @[Cat.scala 29:58]
node _T_263 = cat(_T_262, _T_245) @[Cat.scala 29:58]
node _T_264 = cat(_T_263, _T_237) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_265 = bits(ld_byte_hitvec_lo_1, 0, 0) @[el2_lsu_bus_buffer.scala 205:93]
node _T_266 = and(ld_byte_hitvec_lo_1, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 205:122]
node _T_267 = orr(_T_266) @[el2_lsu_bus_buffer.scala 205:144]
node _T_268 = eq(_T_267, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:99]
node _T_269 = and(_T_265, _T_268) @[el2_lsu_bus_buffer.scala 205:97]
node _T_270 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 205:170]
node _T_271 = eq(_T_270, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:150]
node _T_272 = and(_T_269, _T_271) @[el2_lsu_bus_buffer.scala 205:148]
node _T_273 = bits(ld_byte_hitvec_lo_1, 1, 1) @[el2_lsu_bus_buffer.scala 205:93]
node _T_274 = and(ld_byte_hitvec_lo_1, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 205:122]
node _T_275 = orr(_T_274) @[el2_lsu_bus_buffer.scala 205:144]
node _T_276 = eq(_T_275, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:99]
node _T_277 = and(_T_273, _T_276) @[el2_lsu_bus_buffer.scala 205:97]
node _T_278 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 205:170]
node _T_279 = eq(_T_278, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:150]
node _T_280 = and(_T_277, _T_279) @[el2_lsu_bus_buffer.scala 205:148]
node _T_281 = bits(ld_byte_hitvec_lo_1, 2, 2) @[el2_lsu_bus_buffer.scala 205:93]
node _T_282 = and(ld_byte_hitvec_lo_1, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 205:122]
node _T_283 = orr(_T_282) @[el2_lsu_bus_buffer.scala 205:144]
node _T_284 = eq(_T_283, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:99]
node _T_285 = and(_T_281, _T_284) @[el2_lsu_bus_buffer.scala 205:97]
node _T_286 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 205:170]
node _T_287 = eq(_T_286, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:150]
node _T_288 = and(_T_285, _T_287) @[el2_lsu_bus_buffer.scala 205:148]
node _T_289 = bits(ld_byte_hitvec_lo_1, 3, 3) @[el2_lsu_bus_buffer.scala 205:93]
node _T_290 = and(ld_byte_hitvec_lo_1, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 205:122]
node _T_291 = orr(_T_290) @[el2_lsu_bus_buffer.scala 205:144]
node _T_292 = eq(_T_291, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:99]
node _T_293 = and(_T_289, _T_292) @[el2_lsu_bus_buffer.scala 205:97]
node _T_294 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[el2_lsu_bus_buffer.scala 205:170]
node _T_295 = eq(_T_294, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:150]
node _T_296 = and(_T_293, _T_295) @[el2_lsu_bus_buffer.scala 205:148]
2020-11-06 21:58:23 +08:00
node _T_297 = cat(_T_296, _T_288) @[Cat.scala 29:58]
node _T_298 = cat(_T_297, _T_280) @[Cat.scala 29:58]
node _T_299 = cat(_T_298, _T_272) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_300 = bits(ld_byte_hitvec_lo_2, 0, 0) @[el2_lsu_bus_buffer.scala 205:93]
node _T_301 = and(ld_byte_hitvec_lo_2, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 205:122]
node _T_302 = orr(_T_301) @[el2_lsu_bus_buffer.scala 205:144]
node _T_303 = eq(_T_302, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:99]
node _T_304 = and(_T_300, _T_303) @[el2_lsu_bus_buffer.scala 205:97]
node _T_305 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 205:170]
node _T_306 = eq(_T_305, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:150]
node _T_307 = and(_T_304, _T_306) @[el2_lsu_bus_buffer.scala 205:148]
node _T_308 = bits(ld_byte_hitvec_lo_2, 1, 1) @[el2_lsu_bus_buffer.scala 205:93]
node _T_309 = and(ld_byte_hitvec_lo_2, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 205:122]
node _T_310 = orr(_T_309) @[el2_lsu_bus_buffer.scala 205:144]
node _T_311 = eq(_T_310, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:99]
node _T_312 = and(_T_308, _T_311) @[el2_lsu_bus_buffer.scala 205:97]
node _T_313 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 205:170]
node _T_314 = eq(_T_313, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:150]
node _T_315 = and(_T_312, _T_314) @[el2_lsu_bus_buffer.scala 205:148]
node _T_316 = bits(ld_byte_hitvec_lo_2, 2, 2) @[el2_lsu_bus_buffer.scala 205:93]
node _T_317 = and(ld_byte_hitvec_lo_2, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 205:122]
node _T_318 = orr(_T_317) @[el2_lsu_bus_buffer.scala 205:144]
node _T_319 = eq(_T_318, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:99]
node _T_320 = and(_T_316, _T_319) @[el2_lsu_bus_buffer.scala 205:97]
node _T_321 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 205:170]
node _T_322 = eq(_T_321, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:150]
node _T_323 = and(_T_320, _T_322) @[el2_lsu_bus_buffer.scala 205:148]
node _T_324 = bits(ld_byte_hitvec_lo_2, 3, 3) @[el2_lsu_bus_buffer.scala 205:93]
node _T_325 = and(ld_byte_hitvec_lo_2, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 205:122]
node _T_326 = orr(_T_325) @[el2_lsu_bus_buffer.scala 205:144]
node _T_327 = eq(_T_326, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:99]
node _T_328 = and(_T_324, _T_327) @[el2_lsu_bus_buffer.scala 205:97]
node _T_329 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[el2_lsu_bus_buffer.scala 205:170]
node _T_330 = eq(_T_329, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:150]
node _T_331 = and(_T_328, _T_330) @[el2_lsu_bus_buffer.scala 205:148]
2020-11-06 21:58:23 +08:00
node _T_332 = cat(_T_331, _T_323) @[Cat.scala 29:58]
node _T_333 = cat(_T_332, _T_315) @[Cat.scala 29:58]
node _T_334 = cat(_T_333, _T_307) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_335 = bits(ld_byte_hitvec_lo_3, 0, 0) @[el2_lsu_bus_buffer.scala 205:93]
node _T_336 = and(ld_byte_hitvec_lo_3, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 205:122]
node _T_337 = orr(_T_336) @[el2_lsu_bus_buffer.scala 205:144]
node _T_338 = eq(_T_337, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:99]
node _T_339 = and(_T_335, _T_338) @[el2_lsu_bus_buffer.scala 205:97]
node _T_340 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 205:170]
node _T_341 = eq(_T_340, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:150]
node _T_342 = and(_T_339, _T_341) @[el2_lsu_bus_buffer.scala 205:148]
node _T_343 = bits(ld_byte_hitvec_lo_3, 1, 1) @[el2_lsu_bus_buffer.scala 205:93]
node _T_344 = and(ld_byte_hitvec_lo_3, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 205:122]
node _T_345 = orr(_T_344) @[el2_lsu_bus_buffer.scala 205:144]
node _T_346 = eq(_T_345, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:99]
node _T_347 = and(_T_343, _T_346) @[el2_lsu_bus_buffer.scala 205:97]
node _T_348 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 205:170]
node _T_349 = eq(_T_348, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:150]
node _T_350 = and(_T_347, _T_349) @[el2_lsu_bus_buffer.scala 205:148]
node _T_351 = bits(ld_byte_hitvec_lo_3, 2, 2) @[el2_lsu_bus_buffer.scala 205:93]
node _T_352 = and(ld_byte_hitvec_lo_3, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 205:122]
node _T_353 = orr(_T_352) @[el2_lsu_bus_buffer.scala 205:144]
node _T_354 = eq(_T_353, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:99]
node _T_355 = and(_T_351, _T_354) @[el2_lsu_bus_buffer.scala 205:97]
node _T_356 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 205:170]
node _T_357 = eq(_T_356, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:150]
node _T_358 = and(_T_355, _T_357) @[el2_lsu_bus_buffer.scala 205:148]
node _T_359 = bits(ld_byte_hitvec_lo_3, 3, 3) @[el2_lsu_bus_buffer.scala 205:93]
node _T_360 = and(ld_byte_hitvec_lo_3, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 205:122]
node _T_361 = orr(_T_360) @[el2_lsu_bus_buffer.scala 205:144]
node _T_362 = eq(_T_361, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:99]
node _T_363 = and(_T_359, _T_362) @[el2_lsu_bus_buffer.scala 205:97]
node _T_364 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[el2_lsu_bus_buffer.scala 205:170]
node _T_365 = eq(_T_364, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 205:150]
node _T_366 = and(_T_363, _T_365) @[el2_lsu_bus_buffer.scala 205:148]
2020-11-06 21:58:23 +08:00
node _T_367 = cat(_T_366, _T_358) @[Cat.scala 29:58]
node _T_368 = cat(_T_367, _T_350) @[Cat.scala 29:58]
node _T_369 = cat(_T_368, _T_342) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
ld_byte_hitvecfn_lo[0] <= _T_264 @[el2_lsu_bus_buffer.scala 205:23]
ld_byte_hitvecfn_lo[1] <= _T_299 @[el2_lsu_bus_buffer.scala 205:23]
ld_byte_hitvecfn_lo[2] <= _T_334 @[el2_lsu_bus_buffer.scala 205:23]
ld_byte_hitvecfn_lo[3] <= _T_369 @[el2_lsu_bus_buffer.scala 205:23]
node _T_370 = bits(ld_byte_hitvec_hi_0, 0, 0) @[el2_lsu_bus_buffer.scala 206:93]
node _T_371 = and(ld_byte_hitvec_hi_0, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 206:122]
node _T_372 = orr(_T_371) @[el2_lsu_bus_buffer.scala 206:144]
node _T_373 = eq(_T_372, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:99]
node _T_374 = and(_T_370, _T_373) @[el2_lsu_bus_buffer.scala 206:97]
node _T_375 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 206:170]
node _T_376 = eq(_T_375, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:150]
node _T_377 = and(_T_374, _T_376) @[el2_lsu_bus_buffer.scala 206:148]
node _T_378 = bits(ld_byte_hitvec_hi_0, 1, 1) @[el2_lsu_bus_buffer.scala 206:93]
node _T_379 = and(ld_byte_hitvec_hi_0, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 206:122]
node _T_380 = orr(_T_379) @[el2_lsu_bus_buffer.scala 206:144]
node _T_381 = eq(_T_380, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:99]
node _T_382 = and(_T_378, _T_381) @[el2_lsu_bus_buffer.scala 206:97]
node _T_383 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 206:170]
node _T_384 = eq(_T_383, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:150]
node _T_385 = and(_T_382, _T_384) @[el2_lsu_bus_buffer.scala 206:148]
node _T_386 = bits(ld_byte_hitvec_hi_0, 2, 2) @[el2_lsu_bus_buffer.scala 206:93]
node _T_387 = and(ld_byte_hitvec_hi_0, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 206:122]
node _T_388 = orr(_T_387) @[el2_lsu_bus_buffer.scala 206:144]
node _T_389 = eq(_T_388, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:99]
node _T_390 = and(_T_386, _T_389) @[el2_lsu_bus_buffer.scala 206:97]
node _T_391 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 206:170]
node _T_392 = eq(_T_391, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:150]
node _T_393 = and(_T_390, _T_392) @[el2_lsu_bus_buffer.scala 206:148]
node _T_394 = bits(ld_byte_hitvec_hi_0, 3, 3) @[el2_lsu_bus_buffer.scala 206:93]
node _T_395 = and(ld_byte_hitvec_hi_0, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 206:122]
node _T_396 = orr(_T_395) @[el2_lsu_bus_buffer.scala 206:144]
node _T_397 = eq(_T_396, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:99]
node _T_398 = and(_T_394, _T_397) @[el2_lsu_bus_buffer.scala 206:97]
node _T_399 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[el2_lsu_bus_buffer.scala 206:170]
node _T_400 = eq(_T_399, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:150]
node _T_401 = and(_T_398, _T_400) @[el2_lsu_bus_buffer.scala 206:148]
2020-11-06 21:58:23 +08:00
node _T_402 = cat(_T_401, _T_393) @[Cat.scala 29:58]
node _T_403 = cat(_T_402, _T_385) @[Cat.scala 29:58]
node _T_404 = cat(_T_403, _T_377) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_405 = bits(ld_byte_hitvec_hi_1, 0, 0) @[el2_lsu_bus_buffer.scala 206:93]
node _T_406 = and(ld_byte_hitvec_hi_1, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 206:122]
node _T_407 = orr(_T_406) @[el2_lsu_bus_buffer.scala 206:144]
node _T_408 = eq(_T_407, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:99]
node _T_409 = and(_T_405, _T_408) @[el2_lsu_bus_buffer.scala 206:97]
node _T_410 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 206:170]
node _T_411 = eq(_T_410, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:150]
node _T_412 = and(_T_409, _T_411) @[el2_lsu_bus_buffer.scala 206:148]
node _T_413 = bits(ld_byte_hitvec_hi_1, 1, 1) @[el2_lsu_bus_buffer.scala 206:93]
node _T_414 = and(ld_byte_hitvec_hi_1, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 206:122]
node _T_415 = orr(_T_414) @[el2_lsu_bus_buffer.scala 206:144]
node _T_416 = eq(_T_415, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:99]
node _T_417 = and(_T_413, _T_416) @[el2_lsu_bus_buffer.scala 206:97]
node _T_418 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 206:170]
node _T_419 = eq(_T_418, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:150]
node _T_420 = and(_T_417, _T_419) @[el2_lsu_bus_buffer.scala 206:148]
node _T_421 = bits(ld_byte_hitvec_hi_1, 2, 2) @[el2_lsu_bus_buffer.scala 206:93]
node _T_422 = and(ld_byte_hitvec_hi_1, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 206:122]
node _T_423 = orr(_T_422) @[el2_lsu_bus_buffer.scala 206:144]
node _T_424 = eq(_T_423, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:99]
node _T_425 = and(_T_421, _T_424) @[el2_lsu_bus_buffer.scala 206:97]
node _T_426 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 206:170]
node _T_427 = eq(_T_426, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:150]
node _T_428 = and(_T_425, _T_427) @[el2_lsu_bus_buffer.scala 206:148]
node _T_429 = bits(ld_byte_hitvec_hi_1, 3, 3) @[el2_lsu_bus_buffer.scala 206:93]
node _T_430 = and(ld_byte_hitvec_hi_1, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 206:122]
node _T_431 = orr(_T_430) @[el2_lsu_bus_buffer.scala 206:144]
node _T_432 = eq(_T_431, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:99]
node _T_433 = and(_T_429, _T_432) @[el2_lsu_bus_buffer.scala 206:97]
node _T_434 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[el2_lsu_bus_buffer.scala 206:170]
node _T_435 = eq(_T_434, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:150]
node _T_436 = and(_T_433, _T_435) @[el2_lsu_bus_buffer.scala 206:148]
2020-11-06 21:58:23 +08:00
node _T_437 = cat(_T_436, _T_428) @[Cat.scala 29:58]
node _T_438 = cat(_T_437, _T_420) @[Cat.scala 29:58]
node _T_439 = cat(_T_438, _T_412) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_440 = bits(ld_byte_hitvec_hi_2, 0, 0) @[el2_lsu_bus_buffer.scala 206:93]
node _T_441 = and(ld_byte_hitvec_hi_2, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 206:122]
node _T_442 = orr(_T_441) @[el2_lsu_bus_buffer.scala 206:144]
node _T_443 = eq(_T_442, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:99]
node _T_444 = and(_T_440, _T_443) @[el2_lsu_bus_buffer.scala 206:97]
node _T_445 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 206:170]
node _T_446 = eq(_T_445, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:150]
node _T_447 = and(_T_444, _T_446) @[el2_lsu_bus_buffer.scala 206:148]
node _T_448 = bits(ld_byte_hitvec_hi_2, 1, 1) @[el2_lsu_bus_buffer.scala 206:93]
node _T_449 = and(ld_byte_hitvec_hi_2, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 206:122]
node _T_450 = orr(_T_449) @[el2_lsu_bus_buffer.scala 206:144]
node _T_451 = eq(_T_450, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:99]
node _T_452 = and(_T_448, _T_451) @[el2_lsu_bus_buffer.scala 206:97]
node _T_453 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 206:170]
node _T_454 = eq(_T_453, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:150]
node _T_455 = and(_T_452, _T_454) @[el2_lsu_bus_buffer.scala 206:148]
node _T_456 = bits(ld_byte_hitvec_hi_2, 2, 2) @[el2_lsu_bus_buffer.scala 206:93]
node _T_457 = and(ld_byte_hitvec_hi_2, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 206:122]
node _T_458 = orr(_T_457) @[el2_lsu_bus_buffer.scala 206:144]
node _T_459 = eq(_T_458, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:99]
node _T_460 = and(_T_456, _T_459) @[el2_lsu_bus_buffer.scala 206:97]
node _T_461 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 206:170]
node _T_462 = eq(_T_461, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:150]
node _T_463 = and(_T_460, _T_462) @[el2_lsu_bus_buffer.scala 206:148]
node _T_464 = bits(ld_byte_hitvec_hi_2, 3, 3) @[el2_lsu_bus_buffer.scala 206:93]
node _T_465 = and(ld_byte_hitvec_hi_2, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 206:122]
node _T_466 = orr(_T_465) @[el2_lsu_bus_buffer.scala 206:144]
node _T_467 = eq(_T_466, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:99]
node _T_468 = and(_T_464, _T_467) @[el2_lsu_bus_buffer.scala 206:97]
node _T_469 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[el2_lsu_bus_buffer.scala 206:170]
node _T_470 = eq(_T_469, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:150]
node _T_471 = and(_T_468, _T_470) @[el2_lsu_bus_buffer.scala 206:148]
2020-11-06 21:58:23 +08:00
node _T_472 = cat(_T_471, _T_463) @[Cat.scala 29:58]
node _T_473 = cat(_T_472, _T_455) @[Cat.scala 29:58]
node _T_474 = cat(_T_473, _T_447) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_475 = bits(ld_byte_hitvec_hi_3, 0, 0) @[el2_lsu_bus_buffer.scala 206:93]
node _T_476 = and(ld_byte_hitvec_hi_3, buf_age_younger[0]) @[el2_lsu_bus_buffer.scala 206:122]
node _T_477 = orr(_T_476) @[el2_lsu_bus_buffer.scala 206:144]
node _T_478 = eq(_T_477, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:99]
node _T_479 = and(_T_475, _T_478) @[el2_lsu_bus_buffer.scala 206:97]
node _T_480 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 206:170]
node _T_481 = eq(_T_480, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:150]
node _T_482 = and(_T_479, _T_481) @[el2_lsu_bus_buffer.scala 206:148]
node _T_483 = bits(ld_byte_hitvec_hi_3, 1, 1) @[el2_lsu_bus_buffer.scala 206:93]
node _T_484 = and(ld_byte_hitvec_hi_3, buf_age_younger[1]) @[el2_lsu_bus_buffer.scala 206:122]
node _T_485 = orr(_T_484) @[el2_lsu_bus_buffer.scala 206:144]
node _T_486 = eq(_T_485, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:99]
node _T_487 = and(_T_483, _T_486) @[el2_lsu_bus_buffer.scala 206:97]
node _T_488 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 206:170]
node _T_489 = eq(_T_488, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:150]
node _T_490 = and(_T_487, _T_489) @[el2_lsu_bus_buffer.scala 206:148]
node _T_491 = bits(ld_byte_hitvec_hi_3, 2, 2) @[el2_lsu_bus_buffer.scala 206:93]
node _T_492 = and(ld_byte_hitvec_hi_3, buf_age_younger[2]) @[el2_lsu_bus_buffer.scala 206:122]
node _T_493 = orr(_T_492) @[el2_lsu_bus_buffer.scala 206:144]
node _T_494 = eq(_T_493, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:99]
node _T_495 = and(_T_491, _T_494) @[el2_lsu_bus_buffer.scala 206:97]
node _T_496 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 206:170]
node _T_497 = eq(_T_496, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:150]
node _T_498 = and(_T_495, _T_497) @[el2_lsu_bus_buffer.scala 206:148]
node _T_499 = bits(ld_byte_hitvec_hi_3, 3, 3) @[el2_lsu_bus_buffer.scala 206:93]
node _T_500 = and(ld_byte_hitvec_hi_3, buf_age_younger[3]) @[el2_lsu_bus_buffer.scala 206:122]
node _T_501 = orr(_T_500) @[el2_lsu_bus_buffer.scala 206:144]
node _T_502 = eq(_T_501, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:99]
node _T_503 = and(_T_499, _T_502) @[el2_lsu_bus_buffer.scala 206:97]
node _T_504 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[el2_lsu_bus_buffer.scala 206:170]
node _T_505 = eq(_T_504, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 206:150]
node _T_506 = and(_T_503, _T_505) @[el2_lsu_bus_buffer.scala 206:148]
2020-11-06 21:58:23 +08:00
node _T_507 = cat(_T_506, _T_498) @[Cat.scala 29:58]
node _T_508 = cat(_T_507, _T_490) @[Cat.scala 29:58]
node _T_509 = cat(_T_508, _T_482) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
ld_byte_hitvecfn_hi[0] <= _T_404 @[el2_lsu_bus_buffer.scala 206:23]
ld_byte_hitvecfn_hi[1] <= _T_439 @[el2_lsu_bus_buffer.scala 206:23]
ld_byte_hitvecfn_hi[2] <= _T_474 @[el2_lsu_bus_buffer.scala 206:23]
ld_byte_hitvecfn_hi[3] <= _T_509 @[el2_lsu_bus_buffer.scala 206:23]
2020-11-06 21:58:23 +08:00
wire ibuf_addr : UInt<32>
ibuf_addr <= UInt<1>("h00")
wire ibuf_write : UInt<1>
ibuf_write <= UInt<1>("h00")
wire ibuf_valid : UInt<1>
ibuf_valid <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
node _T_510 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 211:43]
node _T_511 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 211:64]
node _T_512 = eq(_T_510, _T_511) @[el2_lsu_bus_buffer.scala 211:51]
node _T_513 = and(_T_512, ibuf_write) @[el2_lsu_bus_buffer.scala 211:73]
node _T_514 = and(_T_513, ibuf_valid) @[el2_lsu_bus_buffer.scala 211:86]
node ld_addr_ibuf_hit_lo = and(_T_514, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 211:99]
node _T_515 = bits(io.end_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 212:43]
node _T_516 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 212:64]
node _T_517 = eq(_T_515, _T_516) @[el2_lsu_bus_buffer.scala 212:51]
node _T_518 = and(_T_517, ibuf_write) @[el2_lsu_bus_buffer.scala 212:73]
node _T_519 = and(_T_518, ibuf_valid) @[el2_lsu_bus_buffer.scala 212:86]
node ld_addr_ibuf_hit_hi = and(_T_519, io.lsu_busreq_m) @[el2_lsu_bus_buffer.scala 212:99]
2020-11-06 21:58:23 +08:00
wire ibuf_byteen : UInt<4>
ibuf_byteen <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
node _T_520 = bits(ibuf_byteen, 0, 0) @[el2_lsu_bus_buffer.scala 216:61]
node _T_521 = and(ld_addr_ibuf_hit_lo, _T_520) @[el2_lsu_bus_buffer.scala 216:48]
node _T_522 = bits(ldst_byteen_lo_m, 0, 0) @[el2_lsu_bus_buffer.scala 216:83]
node _T_523 = and(_T_521, _T_522) @[el2_lsu_bus_buffer.scala 216:65]
ld_byte_ibuf_hit_lo <= _T_523 @[el2_lsu_bus_buffer.scala 216:25]
node _T_524 = bits(ibuf_byteen, 0, 0) @[el2_lsu_bus_buffer.scala 217:61]
node _T_525 = and(ld_addr_ibuf_hit_hi, _T_524) @[el2_lsu_bus_buffer.scala 217:48]
node _T_526 = bits(ldst_byteen_hi_m, 0, 0) @[el2_lsu_bus_buffer.scala 217:83]
node _T_527 = and(_T_525, _T_526) @[el2_lsu_bus_buffer.scala 217:65]
ld_byte_ibuf_hit_hi <= _T_527 @[el2_lsu_bus_buffer.scala 217:25]
node _T_528 = bits(ibuf_byteen, 1, 1) @[el2_lsu_bus_buffer.scala 216:61]
node _T_529 = and(ld_addr_ibuf_hit_lo, _T_528) @[el2_lsu_bus_buffer.scala 216:48]
node _T_530 = bits(ldst_byteen_lo_m, 1, 1) @[el2_lsu_bus_buffer.scala 216:83]
node _T_531 = and(_T_529, _T_530) @[el2_lsu_bus_buffer.scala 216:65]
ld_byte_ibuf_hit_lo <= _T_531 @[el2_lsu_bus_buffer.scala 216:25]
node _T_532 = bits(ibuf_byteen, 1, 1) @[el2_lsu_bus_buffer.scala 217:61]
node _T_533 = and(ld_addr_ibuf_hit_hi, _T_532) @[el2_lsu_bus_buffer.scala 217:48]
node _T_534 = bits(ldst_byteen_hi_m, 1, 1) @[el2_lsu_bus_buffer.scala 217:83]
node _T_535 = and(_T_533, _T_534) @[el2_lsu_bus_buffer.scala 217:65]
ld_byte_ibuf_hit_hi <= _T_535 @[el2_lsu_bus_buffer.scala 217:25]
node _T_536 = bits(ibuf_byteen, 2, 2) @[el2_lsu_bus_buffer.scala 216:61]
node _T_537 = and(ld_addr_ibuf_hit_lo, _T_536) @[el2_lsu_bus_buffer.scala 216:48]
node _T_538 = bits(ldst_byteen_lo_m, 2, 2) @[el2_lsu_bus_buffer.scala 216:83]
node _T_539 = and(_T_537, _T_538) @[el2_lsu_bus_buffer.scala 216:65]
ld_byte_ibuf_hit_lo <= _T_539 @[el2_lsu_bus_buffer.scala 216:25]
node _T_540 = bits(ibuf_byteen, 2, 2) @[el2_lsu_bus_buffer.scala 217:61]
node _T_541 = and(ld_addr_ibuf_hit_hi, _T_540) @[el2_lsu_bus_buffer.scala 217:48]
node _T_542 = bits(ldst_byteen_hi_m, 2, 2) @[el2_lsu_bus_buffer.scala 217:83]
node _T_543 = and(_T_541, _T_542) @[el2_lsu_bus_buffer.scala 217:65]
ld_byte_ibuf_hit_hi <= _T_543 @[el2_lsu_bus_buffer.scala 217:25]
node _T_544 = bits(ibuf_byteen, 3, 3) @[el2_lsu_bus_buffer.scala 216:61]
node _T_545 = and(ld_addr_ibuf_hit_lo, _T_544) @[el2_lsu_bus_buffer.scala 216:48]
node _T_546 = bits(ldst_byteen_lo_m, 3, 3) @[el2_lsu_bus_buffer.scala 216:83]
node _T_547 = and(_T_545, _T_546) @[el2_lsu_bus_buffer.scala 216:65]
ld_byte_ibuf_hit_lo <= _T_547 @[el2_lsu_bus_buffer.scala 216:25]
node _T_548 = bits(ibuf_byteen, 3, 3) @[el2_lsu_bus_buffer.scala 217:61]
node _T_549 = and(ld_addr_ibuf_hit_hi, _T_548) @[el2_lsu_bus_buffer.scala 217:48]
node _T_550 = bits(ldst_byteen_hi_m, 3, 3) @[el2_lsu_bus_buffer.scala 217:83]
node _T_551 = and(_T_549, _T_550) @[el2_lsu_bus_buffer.scala 217:65]
ld_byte_ibuf_hit_hi <= _T_551 @[el2_lsu_bus_buffer.scala 217:25]
wire buf_data : UInt<32>[4] @[el2_lsu_bus_buffer.scala 219:22]
buf_data[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 220:12]
buf_data[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 220:12]
buf_data[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 220:12]
buf_data[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 220:12]
2020-11-06 21:58:23 +08:00
wire fwd_data : UInt<32>
fwd_data <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
node _T_552 = bits(ld_byte_hitvecfn_lo[3], 0, 0) @[el2_lsu_bus_buffer.scala 223:86]
2020-11-06 21:58:23 +08:00
node _T_553 = bits(_T_552, 0, 0) @[Bitwise.scala 72:15]
node _T_554 = mux(_T_553, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_555 = bits(buf_data[0], 31, 23) @[el2_lsu_bus_buffer.scala 223:104]
node _T_556 = and(_T_554, _T_555) @[el2_lsu_bus_buffer.scala 223:91]
node _T_557 = bits(ld_byte_hitvecfn_lo[3], 1, 1) @[el2_lsu_bus_buffer.scala 223:86]
2020-11-06 21:58:23 +08:00
node _T_558 = bits(_T_557, 0, 0) @[Bitwise.scala 72:15]
node _T_559 = mux(_T_558, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_560 = bits(buf_data[1], 31, 23) @[el2_lsu_bus_buffer.scala 223:104]
node _T_561 = and(_T_559, _T_560) @[el2_lsu_bus_buffer.scala 223:91]
node _T_562 = bits(ld_byte_hitvecfn_lo[3], 2, 2) @[el2_lsu_bus_buffer.scala 223:86]
2020-11-06 21:58:23 +08:00
node _T_563 = bits(_T_562, 0, 0) @[Bitwise.scala 72:15]
node _T_564 = mux(_T_563, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_565 = bits(buf_data[2], 31, 23) @[el2_lsu_bus_buffer.scala 223:104]
node _T_566 = and(_T_564, _T_565) @[el2_lsu_bus_buffer.scala 223:91]
node _T_567 = bits(ld_byte_hitvecfn_lo[3], 3, 3) @[el2_lsu_bus_buffer.scala 223:86]
2020-11-06 21:58:23 +08:00
node _T_568 = bits(_T_567, 0, 0) @[Bitwise.scala 72:15]
node _T_569 = mux(_T_568, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_570 = bits(buf_data[3], 31, 23) @[el2_lsu_bus_buffer.scala 223:104]
node _T_571 = and(_T_569, _T_570) @[el2_lsu_bus_buffer.scala 223:91]
node _T_572 = or(_T_556, _T_561) @[el2_lsu_bus_buffer.scala 223:123]
node _T_573 = or(_T_572, _T_566) @[el2_lsu_bus_buffer.scala 223:123]
node _T_574 = or(_T_573, _T_571) @[el2_lsu_bus_buffer.scala 223:123]
node _T_575 = bits(ld_byte_hitvecfn_lo[2], 0, 0) @[el2_lsu_bus_buffer.scala 224:60]
2020-11-06 21:58:23 +08:00
node _T_576 = bits(_T_575, 0, 0) @[Bitwise.scala 72:15]
node _T_577 = mux(_T_576, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_578 = bits(buf_data[0], 23, 16) @[el2_lsu_bus_buffer.scala 224:78]
node _T_579 = and(_T_577, _T_578) @[el2_lsu_bus_buffer.scala 224:65]
node _T_580 = bits(ld_byte_hitvecfn_lo[2], 1, 1) @[el2_lsu_bus_buffer.scala 224:60]
2020-11-06 21:58:23 +08:00
node _T_581 = bits(_T_580, 0, 0) @[Bitwise.scala 72:15]
node _T_582 = mux(_T_581, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_583 = bits(buf_data[1], 23, 16) @[el2_lsu_bus_buffer.scala 224:78]
node _T_584 = and(_T_582, _T_583) @[el2_lsu_bus_buffer.scala 224:65]
node _T_585 = bits(ld_byte_hitvecfn_lo[2], 2, 2) @[el2_lsu_bus_buffer.scala 224:60]
2020-11-06 21:58:23 +08:00
node _T_586 = bits(_T_585, 0, 0) @[Bitwise.scala 72:15]
node _T_587 = mux(_T_586, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_588 = bits(buf_data[2], 23, 16) @[el2_lsu_bus_buffer.scala 224:78]
node _T_589 = and(_T_587, _T_588) @[el2_lsu_bus_buffer.scala 224:65]
node _T_590 = bits(ld_byte_hitvecfn_lo[2], 3, 3) @[el2_lsu_bus_buffer.scala 224:60]
2020-11-06 21:58:23 +08:00
node _T_591 = bits(_T_590, 0, 0) @[Bitwise.scala 72:15]
node _T_592 = mux(_T_591, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_593 = bits(buf_data[3], 23, 16) @[el2_lsu_bus_buffer.scala 224:78]
node _T_594 = and(_T_592, _T_593) @[el2_lsu_bus_buffer.scala 224:65]
node _T_595 = or(_T_579, _T_584) @[el2_lsu_bus_buffer.scala 224:97]
node _T_596 = or(_T_595, _T_589) @[el2_lsu_bus_buffer.scala 224:97]
node _T_597 = or(_T_596, _T_594) @[el2_lsu_bus_buffer.scala 224:97]
node _T_598 = bits(ld_byte_hitvecfn_lo[1], 0, 0) @[el2_lsu_bus_buffer.scala 225:60]
2020-11-06 21:58:23 +08:00
node _T_599 = bits(_T_598, 0, 0) @[Bitwise.scala 72:15]
node _T_600 = mux(_T_599, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_601 = bits(buf_data[0], 15, 8) @[el2_lsu_bus_buffer.scala 225:78]
node _T_602 = and(_T_600, _T_601) @[el2_lsu_bus_buffer.scala 225:65]
node _T_603 = bits(ld_byte_hitvecfn_lo[1], 1, 1) @[el2_lsu_bus_buffer.scala 225:60]
2020-11-06 21:58:23 +08:00
node _T_604 = bits(_T_603, 0, 0) @[Bitwise.scala 72:15]
node _T_605 = mux(_T_604, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_606 = bits(buf_data[1], 15, 8) @[el2_lsu_bus_buffer.scala 225:78]
node _T_607 = and(_T_605, _T_606) @[el2_lsu_bus_buffer.scala 225:65]
node _T_608 = bits(ld_byte_hitvecfn_lo[1], 2, 2) @[el2_lsu_bus_buffer.scala 225:60]
2020-11-06 21:58:23 +08:00
node _T_609 = bits(_T_608, 0, 0) @[Bitwise.scala 72:15]
node _T_610 = mux(_T_609, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_611 = bits(buf_data[2], 15, 8) @[el2_lsu_bus_buffer.scala 225:78]
node _T_612 = and(_T_610, _T_611) @[el2_lsu_bus_buffer.scala 225:65]
node _T_613 = bits(ld_byte_hitvecfn_lo[1], 3, 3) @[el2_lsu_bus_buffer.scala 225:60]
2020-11-06 21:58:23 +08:00
node _T_614 = bits(_T_613, 0, 0) @[Bitwise.scala 72:15]
node _T_615 = mux(_T_614, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_616 = bits(buf_data[3], 15, 8) @[el2_lsu_bus_buffer.scala 225:78]
node _T_617 = and(_T_615, _T_616) @[el2_lsu_bus_buffer.scala 225:65]
node _T_618 = or(_T_602, _T_607) @[el2_lsu_bus_buffer.scala 225:96]
node _T_619 = or(_T_618, _T_612) @[el2_lsu_bus_buffer.scala 225:96]
node _T_620 = or(_T_619, _T_617) @[el2_lsu_bus_buffer.scala 225:96]
node _T_621 = bits(ld_byte_hitvecfn_lo[0], 0, 0) @[el2_lsu_bus_buffer.scala 226:60]
2020-11-06 21:58:23 +08:00
node _T_622 = bits(_T_621, 0, 0) @[Bitwise.scala 72:15]
node _T_623 = mux(_T_622, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_624 = bits(buf_data[0], 7, 0) @[el2_lsu_bus_buffer.scala 226:78]
node _T_625 = and(_T_623, _T_624) @[el2_lsu_bus_buffer.scala 226:65]
node _T_626 = bits(ld_byte_hitvecfn_lo[0], 1, 1) @[el2_lsu_bus_buffer.scala 226:60]
2020-11-06 21:58:23 +08:00
node _T_627 = bits(_T_626, 0, 0) @[Bitwise.scala 72:15]
node _T_628 = mux(_T_627, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_629 = bits(buf_data[1], 7, 0) @[el2_lsu_bus_buffer.scala 226:78]
node _T_630 = and(_T_628, _T_629) @[el2_lsu_bus_buffer.scala 226:65]
node _T_631 = bits(ld_byte_hitvecfn_lo[0], 2, 2) @[el2_lsu_bus_buffer.scala 226:60]
2020-11-06 21:58:23 +08:00
node _T_632 = bits(_T_631, 0, 0) @[Bitwise.scala 72:15]
node _T_633 = mux(_T_632, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_634 = bits(buf_data[2], 7, 0) @[el2_lsu_bus_buffer.scala 226:78]
node _T_635 = and(_T_633, _T_634) @[el2_lsu_bus_buffer.scala 226:65]
node _T_636 = bits(ld_byte_hitvecfn_lo[0], 3, 3) @[el2_lsu_bus_buffer.scala 226:60]
2020-11-06 21:58:23 +08:00
node _T_637 = bits(_T_636, 0, 0) @[Bitwise.scala 72:15]
node _T_638 = mux(_T_637, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_639 = bits(buf_data[3], 7, 0) @[el2_lsu_bus_buffer.scala 226:78]
node _T_640 = and(_T_638, _T_639) @[el2_lsu_bus_buffer.scala 226:65]
node _T_641 = or(_T_625, _T_630) @[el2_lsu_bus_buffer.scala 226:95]
node _T_642 = or(_T_641, _T_635) @[el2_lsu_bus_buffer.scala 226:95]
node _T_643 = or(_T_642, _T_640) @[el2_lsu_bus_buffer.scala 226:95]
2020-11-06 21:58:23 +08:00
node _T_644 = cat(_T_620, _T_643) @[Cat.scala 29:58]
node _T_645 = cat(_T_574, _T_597) @[Cat.scala 29:58]
node _T_646 = cat(_T_645, _T_644) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
io.ld_fwddata_buf_lo <= _T_646 @[el2_lsu_bus_buffer.scala 223:24]
node _T_647 = bits(ld_byte_hitvecfn_hi[3], 0, 0) @[el2_lsu_bus_buffer.scala 228:86]
2020-11-06 21:58:23 +08:00
node _T_648 = bits(_T_647, 0, 0) @[Bitwise.scala 72:15]
node _T_649 = mux(_T_648, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_650 = bits(buf_data[0], 31, 23) @[el2_lsu_bus_buffer.scala 228:104]
node _T_651 = and(_T_649, _T_650) @[el2_lsu_bus_buffer.scala 228:91]
node _T_652 = bits(ld_byte_hitvecfn_hi[3], 1, 1) @[el2_lsu_bus_buffer.scala 228:86]
2020-11-06 21:58:23 +08:00
node _T_653 = bits(_T_652, 0, 0) @[Bitwise.scala 72:15]
node _T_654 = mux(_T_653, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_655 = bits(buf_data[1], 31, 23) @[el2_lsu_bus_buffer.scala 228:104]
node _T_656 = and(_T_654, _T_655) @[el2_lsu_bus_buffer.scala 228:91]
node _T_657 = bits(ld_byte_hitvecfn_hi[3], 2, 2) @[el2_lsu_bus_buffer.scala 228:86]
2020-11-06 21:58:23 +08:00
node _T_658 = bits(_T_657, 0, 0) @[Bitwise.scala 72:15]
node _T_659 = mux(_T_658, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_660 = bits(buf_data[2], 31, 23) @[el2_lsu_bus_buffer.scala 228:104]
node _T_661 = and(_T_659, _T_660) @[el2_lsu_bus_buffer.scala 228:91]
node _T_662 = bits(ld_byte_hitvecfn_hi[3], 3, 3) @[el2_lsu_bus_buffer.scala 228:86]
2020-11-06 21:58:23 +08:00
node _T_663 = bits(_T_662, 0, 0) @[Bitwise.scala 72:15]
node _T_664 = mux(_T_663, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_665 = bits(buf_data[3], 31, 23) @[el2_lsu_bus_buffer.scala 228:104]
node _T_666 = and(_T_664, _T_665) @[el2_lsu_bus_buffer.scala 228:91]
node _T_667 = or(_T_651, _T_656) @[el2_lsu_bus_buffer.scala 228:123]
node _T_668 = or(_T_667, _T_661) @[el2_lsu_bus_buffer.scala 228:123]
node _T_669 = or(_T_668, _T_666) @[el2_lsu_bus_buffer.scala 228:123]
node _T_670 = bits(ld_byte_hitvecfn_hi[2], 0, 0) @[el2_lsu_bus_buffer.scala 229:60]
2020-11-06 21:58:23 +08:00
node _T_671 = bits(_T_670, 0, 0) @[Bitwise.scala 72:15]
node _T_672 = mux(_T_671, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_673 = bits(buf_data[0], 23, 16) @[el2_lsu_bus_buffer.scala 229:78]
node _T_674 = and(_T_672, _T_673) @[el2_lsu_bus_buffer.scala 229:65]
node _T_675 = bits(ld_byte_hitvecfn_hi[2], 1, 1) @[el2_lsu_bus_buffer.scala 229:60]
2020-11-06 21:58:23 +08:00
node _T_676 = bits(_T_675, 0, 0) @[Bitwise.scala 72:15]
node _T_677 = mux(_T_676, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_678 = bits(buf_data[1], 23, 16) @[el2_lsu_bus_buffer.scala 229:78]
node _T_679 = and(_T_677, _T_678) @[el2_lsu_bus_buffer.scala 229:65]
node _T_680 = bits(ld_byte_hitvecfn_hi[2], 2, 2) @[el2_lsu_bus_buffer.scala 229:60]
2020-11-06 21:58:23 +08:00
node _T_681 = bits(_T_680, 0, 0) @[Bitwise.scala 72:15]
node _T_682 = mux(_T_681, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_683 = bits(buf_data[2], 23, 16) @[el2_lsu_bus_buffer.scala 229:78]
node _T_684 = and(_T_682, _T_683) @[el2_lsu_bus_buffer.scala 229:65]
node _T_685 = bits(ld_byte_hitvecfn_hi[2], 3, 3) @[el2_lsu_bus_buffer.scala 229:60]
2020-11-06 21:58:23 +08:00
node _T_686 = bits(_T_685, 0, 0) @[Bitwise.scala 72:15]
node _T_687 = mux(_T_686, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_688 = bits(buf_data[3], 23, 16) @[el2_lsu_bus_buffer.scala 229:78]
node _T_689 = and(_T_687, _T_688) @[el2_lsu_bus_buffer.scala 229:65]
node _T_690 = or(_T_674, _T_679) @[el2_lsu_bus_buffer.scala 229:97]
node _T_691 = or(_T_690, _T_684) @[el2_lsu_bus_buffer.scala 229:97]
node _T_692 = or(_T_691, _T_689) @[el2_lsu_bus_buffer.scala 229:97]
node _T_693 = bits(ld_byte_hitvecfn_hi[1], 0, 0) @[el2_lsu_bus_buffer.scala 230:60]
2020-11-06 21:58:23 +08:00
node _T_694 = bits(_T_693, 0, 0) @[Bitwise.scala 72:15]
node _T_695 = mux(_T_694, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_696 = bits(buf_data[0], 15, 8) @[el2_lsu_bus_buffer.scala 230:78]
node _T_697 = and(_T_695, _T_696) @[el2_lsu_bus_buffer.scala 230:65]
node _T_698 = bits(ld_byte_hitvecfn_hi[1], 1, 1) @[el2_lsu_bus_buffer.scala 230:60]
2020-11-06 21:58:23 +08:00
node _T_699 = bits(_T_698, 0, 0) @[Bitwise.scala 72:15]
node _T_700 = mux(_T_699, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_701 = bits(buf_data[1], 15, 8) @[el2_lsu_bus_buffer.scala 230:78]
node _T_702 = and(_T_700, _T_701) @[el2_lsu_bus_buffer.scala 230:65]
node _T_703 = bits(ld_byte_hitvecfn_hi[1], 2, 2) @[el2_lsu_bus_buffer.scala 230:60]
2020-11-06 21:58:23 +08:00
node _T_704 = bits(_T_703, 0, 0) @[Bitwise.scala 72:15]
node _T_705 = mux(_T_704, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_706 = bits(buf_data[2], 15, 8) @[el2_lsu_bus_buffer.scala 230:78]
node _T_707 = and(_T_705, _T_706) @[el2_lsu_bus_buffer.scala 230:65]
node _T_708 = bits(ld_byte_hitvecfn_hi[1], 3, 3) @[el2_lsu_bus_buffer.scala 230:60]
2020-11-06 21:58:23 +08:00
node _T_709 = bits(_T_708, 0, 0) @[Bitwise.scala 72:15]
node _T_710 = mux(_T_709, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_711 = bits(buf_data[3], 15, 8) @[el2_lsu_bus_buffer.scala 230:78]
node _T_712 = and(_T_710, _T_711) @[el2_lsu_bus_buffer.scala 230:65]
node _T_713 = or(_T_697, _T_702) @[el2_lsu_bus_buffer.scala 230:96]
node _T_714 = or(_T_713, _T_707) @[el2_lsu_bus_buffer.scala 230:96]
node _T_715 = or(_T_714, _T_712) @[el2_lsu_bus_buffer.scala 230:96]
node _T_716 = bits(ld_byte_hitvecfn_hi[0], 0, 0) @[el2_lsu_bus_buffer.scala 231:60]
2020-11-06 21:58:23 +08:00
node _T_717 = bits(_T_716, 0, 0) @[Bitwise.scala 72:15]
node _T_718 = mux(_T_717, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_719 = bits(buf_data[0], 7, 0) @[el2_lsu_bus_buffer.scala 231:78]
node _T_720 = and(_T_718, _T_719) @[el2_lsu_bus_buffer.scala 231:65]
node _T_721 = bits(ld_byte_hitvecfn_hi[0], 1, 1) @[el2_lsu_bus_buffer.scala 231:60]
2020-11-06 21:58:23 +08:00
node _T_722 = bits(_T_721, 0, 0) @[Bitwise.scala 72:15]
node _T_723 = mux(_T_722, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_724 = bits(buf_data[1], 7, 0) @[el2_lsu_bus_buffer.scala 231:78]
node _T_725 = and(_T_723, _T_724) @[el2_lsu_bus_buffer.scala 231:65]
node _T_726 = bits(ld_byte_hitvecfn_hi[0], 2, 2) @[el2_lsu_bus_buffer.scala 231:60]
2020-11-06 21:58:23 +08:00
node _T_727 = bits(_T_726, 0, 0) @[Bitwise.scala 72:15]
node _T_728 = mux(_T_727, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_729 = bits(buf_data[2], 7, 0) @[el2_lsu_bus_buffer.scala 231:78]
node _T_730 = and(_T_728, _T_729) @[el2_lsu_bus_buffer.scala 231:65]
node _T_731 = bits(ld_byte_hitvecfn_hi[0], 3, 3) @[el2_lsu_bus_buffer.scala 231:60]
2020-11-06 21:58:23 +08:00
node _T_732 = bits(_T_731, 0, 0) @[Bitwise.scala 72:15]
node _T_733 = mux(_T_732, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_734 = bits(buf_data[3], 7, 0) @[el2_lsu_bus_buffer.scala 231:78]
node _T_735 = and(_T_733, _T_734) @[el2_lsu_bus_buffer.scala 231:65]
node _T_736 = or(_T_720, _T_725) @[el2_lsu_bus_buffer.scala 231:95]
node _T_737 = or(_T_736, _T_730) @[el2_lsu_bus_buffer.scala 231:95]
node _T_738 = or(_T_737, _T_735) @[el2_lsu_bus_buffer.scala 231:95]
2020-11-06 21:58:23 +08:00
node _T_739 = cat(_T_715, _T_738) @[Cat.scala 29:58]
node _T_740 = cat(_T_669, _T_692) @[Cat.scala 29:58]
node _T_741 = cat(_T_740, _T_739) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
io.ld_fwddata_buf_hi <= _T_741 @[el2_lsu_bus_buffer.scala 228:24]
node bus_coalescing_disable = or(io.dec_tlu_wb_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 233:65]
2020-11-06 21:58:23 +08:00
node _T_742 = mux(io.lsu_pkt_r.by, UInt<4>("h01"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_743 = mux(io.lsu_pkt_r.half, UInt<4>("h03"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_744 = mux(io.lsu_pkt_r.word, UInt<4>("h0f"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_745 = or(_T_742, _T_743) @[Mux.scala 27:72]
node _T_746 = or(_T_745, _T_744) @[Mux.scala 27:72]
wire ldst_byteen_r : UInt<4> @[Mux.scala 27:72]
ldst_byteen_r <= _T_746 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
node _T_747 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 238:50]
node _T_748 = eq(_T_747, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 238:55]
node _T_749 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 239:50]
node _T_750 = eq(_T_749, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 239:55]
node _T_751 = bits(ldst_byteen_r, 3, 3) @[el2_lsu_bus_buffer.scala 239:91]
2020-11-08 15:43:40 +08:00
node _T_752 = cat(UInt<3>("h00"), _T_751) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_753 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 240:50]
node _T_754 = eq(_T_753, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 240:55]
node _T_755 = bits(ldst_byteen_r, 3, 2) @[el2_lsu_bus_buffer.scala 240:91]
2020-11-08 15:43:40 +08:00
node _T_756 = cat(UInt<2>("h00"), _T_755) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_757 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 241:50]
node _T_758 = eq(_T_757, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 241:55]
node _T_759 = bits(ldst_byteen_r, 3, 1) @[el2_lsu_bus_buffer.scala 241:91]
2020-11-08 15:43:40 +08:00
node _T_760 = cat(UInt<1>("h00"), _T_759) @[Cat.scala 29:58]
node _T_761 = mux(_T_748, UInt<4>("h00"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_762 = mux(_T_750, _T_752, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_763 = mux(_T_754, _T_756, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_764 = mux(_T_758, _T_760, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_765 = or(_T_761, _T_762) @[Mux.scala 27:72]
node _T_766 = or(_T_765, _T_763) @[Mux.scala 27:72]
node _T_767 = or(_T_766, _T_764) @[Mux.scala 27:72]
wire ldst_byteen_hi_r : UInt<4> @[Mux.scala 27:72]
ldst_byteen_hi_r <= _T_767 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
node _T_768 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 242:50]
node _T_769 = eq(_T_768, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 242:55]
node _T_770 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 243:50]
node _T_771 = eq(_T_770, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 243:55]
node _T_772 = bits(ldst_byteen_r, 2, 0) @[el2_lsu_bus_buffer.scala 243:81]
2020-11-08 15:43:40 +08:00
node _T_773 = cat(_T_772, UInt<1>("h00")) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_774 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 244:50]
node _T_775 = eq(_T_774, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 244:55]
node _T_776 = bits(ldst_byteen_r, 1, 0) @[el2_lsu_bus_buffer.scala 244:81]
2020-11-08 15:43:40 +08:00
node _T_777 = cat(_T_776, UInt<2>("h00")) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_778 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 245:50]
node _T_779 = eq(_T_778, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 245:55]
node _T_780 = bits(ldst_byteen_r, 0, 0) @[el2_lsu_bus_buffer.scala 245:81]
2020-11-08 15:43:40 +08:00
node _T_781 = cat(_T_780, UInt<3>("h00")) @[Cat.scala 29:58]
node _T_782 = mux(_T_769, ldst_byteen_r, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_783 = mux(_T_771, _T_773, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_784 = mux(_T_775, _T_777, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_785 = mux(_T_779, _T_781, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_786 = or(_T_782, _T_783) @[Mux.scala 27:72]
node _T_787 = or(_T_786, _T_784) @[Mux.scala 27:72]
node _T_788 = or(_T_787, _T_785) @[Mux.scala 27:72]
wire ldst_byteen_lo_r : UInt<4> @[Mux.scala 27:72]
ldst_byteen_lo_r <= _T_788 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
node _T_789 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 247:49]
node _T_790 = eq(_T_789, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 247:54]
node _T_791 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 248:49]
node _T_792 = eq(_T_791, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 248:54]
node _T_793 = bits(io.store_data_r, 31, 8) @[el2_lsu_bus_buffer.scala 248:93]
2020-11-08 15:43:40 +08:00
node _T_794 = cat(UInt<8>("h00"), _T_793) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_795 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 249:49]
node _T_796 = eq(_T_795, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 249:54]
node _T_797 = bits(io.store_data_r, 31, 16) @[el2_lsu_bus_buffer.scala 249:93]
2020-11-08 15:43:40 +08:00
node _T_798 = cat(UInt<16>("h00"), _T_797) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_799 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 250:49]
node _T_800 = eq(_T_799, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 250:54]
node _T_801 = bits(io.store_data_r, 31, 24) @[el2_lsu_bus_buffer.scala 250:93]
2020-11-08 15:43:40 +08:00
node _T_802 = cat(UInt<24>("h00"), _T_801) @[Cat.scala 29:58]
node _T_803 = mux(_T_790, UInt<32>("h00"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_804 = mux(_T_792, _T_794, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_805 = mux(_T_796, _T_798, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_806 = mux(_T_800, _T_802, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_807 = or(_T_803, _T_804) @[Mux.scala 27:72]
node _T_808 = or(_T_807, _T_805) @[Mux.scala 27:72]
node _T_809 = or(_T_808, _T_806) @[Mux.scala 27:72]
wire store_data_hi_r : UInt<32> @[Mux.scala 27:72]
store_data_hi_r <= _T_809 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
node _T_810 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 252:49]
node _T_811 = eq(_T_810, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 252:54]
node _T_812 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 253:49]
node _T_813 = eq(_T_812, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 253:54]
node _T_814 = bits(io.store_data_r, 23, 0) @[el2_lsu_bus_buffer.scala 253:82]
2020-11-08 15:43:40 +08:00
node _T_815 = cat(_T_814, UInt<8>("h00")) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_816 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 254:49]
node _T_817 = eq(_T_816, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 254:54]
node _T_818 = bits(io.store_data_r, 15, 0) @[el2_lsu_bus_buffer.scala 254:82]
2020-11-08 15:43:40 +08:00
node _T_819 = cat(_T_818, UInt<16>("h00")) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_820 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 255:49]
node _T_821 = eq(_T_820, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 255:54]
node _T_822 = bits(io.store_data_r, 7, 0) @[el2_lsu_bus_buffer.scala 255:82]
2020-11-08 15:43:40 +08:00
node _T_823 = cat(_T_822, UInt<24>("h00")) @[Cat.scala 29:58]
node _T_824 = mux(_T_811, io.store_data_r, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_825 = mux(_T_813, _T_815, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_826 = mux(_T_817, _T_819, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_827 = mux(_T_821, _T_823, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_828 = or(_T_824, _T_825) @[Mux.scala 27:72]
node _T_829 = or(_T_828, _T_826) @[Mux.scala 27:72]
node _T_830 = or(_T_829, _T_827) @[Mux.scala 27:72]
wire store_data_lo_r : UInt<32> @[Mux.scala 27:72]
store_data_lo_r <= _T_830 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
io.test <= ldst_byteen_r @[el2_lsu_bus_buffer.scala 257:11]
node _T_831 = bits(io.lsu_addr_r, 3, 3) @[el2_lsu_bus_buffer.scala 259:36]
node _T_832 = bits(io.end_addr_r, 3, 3) @[el2_lsu_bus_buffer.scala 259:57]
node ldst_samedw_r = eq(_T_831, _T_832) @[el2_lsu_bus_buffer.scala 259:40]
node _T_833 = bits(io.lsu_addr_r, 1, 0) @[el2_lsu_bus_buffer.scala 260:67]
node _T_834 = eq(_T_833, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 260:74]
node _T_835 = bits(io.lsu_addr_r, 0, 0) @[el2_lsu_bus_buffer.scala 261:40]
node _T_836 = eq(_T_835, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 261:26]
2020-11-08 15:43:40 +08:00
node _T_837 = mux(io.lsu_pkt_r.word, _T_834, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_838 = mux(io.lsu_pkt_r.half, _T_836, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_839 = mux(io.lsu_pkt_r.by, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_840 = or(_T_837, _T_838) @[Mux.scala 27:72]
node _T_841 = or(_T_840, _T_839) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire is_aligned_r : UInt<1> @[Mux.scala 27:72]
2020-11-08 15:43:40 +08:00
is_aligned_r <= _T_841 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
node _T_842 = or(io.lsu_pkt_r.load, io.no_word_merge_r) @[el2_lsu_bus_buffer.scala 263:55]
node _T_843 = and(io.lsu_busreq_r, _T_842) @[el2_lsu_bus_buffer.scala 263:34]
node _T_844 = eq(ibuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 263:79]
node ibuf_byp = and(_T_843, _T_844) @[el2_lsu_bus_buffer.scala 263:77]
node _T_845 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 264:36]
node _T_846 = eq(ibuf_byp, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 264:56]
node ibuf_wr_en = and(_T_845, _T_846) @[el2_lsu_bus_buffer.scala 264:54]
2020-11-06 21:58:23 +08:00
wire ibuf_drain_vld : UInt<1>
ibuf_drain_vld <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
node _T_847 = eq(ibuf_wr_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 266:36]
node _T_848 = and(ibuf_drain_vld, _T_847) @[el2_lsu_bus_buffer.scala 266:34]
node ibuf_rst = or(_T_848, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 266:49]
node _T_849 = eq(io.lsu_busreq_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 267:44]
node _T_850 = and(io.lsu_busreq_m, _T_849) @[el2_lsu_bus_buffer.scala 267:42]
node _T_851 = and(_T_850, ibuf_valid) @[el2_lsu_bus_buffer.scala 267:61]
node _T_852 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 267:107]
node _T_853 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 267:132]
node _T_854 = neq(_T_852, _T_853) @[el2_lsu_bus_buffer.scala 267:115]
node _T_855 = or(io.lsu_pkt_m.load, _T_854) @[el2_lsu_bus_buffer.scala 267:95]
node ibuf_force_drain = and(_T_851, _T_855) @[el2_lsu_bus_buffer.scala 267:74]
2020-11-06 21:58:23 +08:00
wire ibuf_sideeffect : UInt<1>
ibuf_sideeffect <= UInt<1>("h00")
wire ibuf_timer : UInt<3>
ibuf_timer <= UInt<1>("h00")
wire ibuf_merge_en : UInt<1>
ibuf_merge_en <= UInt<1>("h00")
wire ibuf_merge_in : UInt<1>
ibuf_merge_in <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
node _T_856 = eq(ibuf_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 272:62]
node _T_857 = or(ibuf_wr_en, _T_856) @[el2_lsu_bus_buffer.scala 272:48]
node _T_858 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 272:98]
node _T_859 = eq(_T_858, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 272:82]
node _T_860 = and(_T_857, _T_859) @[el2_lsu_bus_buffer.scala 272:80]
node _T_861 = or(_T_860, ibuf_byp) @[el2_lsu_bus_buffer.scala 273:5]
node _T_862 = or(_T_861, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 273:16]
node _T_863 = or(_T_862, ibuf_sideeffect) @[el2_lsu_bus_buffer.scala 273:35]
node _T_864 = eq(ibuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 273:55]
node _T_865 = or(_T_863, _T_864) @[el2_lsu_bus_buffer.scala 273:53]
node _T_866 = or(_T_865, bus_coalescing_disable) @[el2_lsu_bus_buffer.scala 273:67]
node _T_867 = and(ibuf_valid, _T_866) @[el2_lsu_bus_buffer.scala 272:32]
ibuf_drain_vld <= _T_867 @[el2_lsu_bus_buffer.scala 272:18]
2020-11-06 21:58:23 +08:00
wire ibuf_tag : UInt<2>
ibuf_tag <= UInt<1>("h00")
wire WrPtr1_r : UInt<2>
WrPtr1_r <= UInt<1>("h00")
wire WrPtr0_r : UInt<2>
WrPtr0_r <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
io.WrPtr1_r <= WrPtr1_r @[el2_lsu_bus_buffer.scala 277:15]
node _T_868 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 278:39]
node _T_869 = mux(io.ldst_dual_r, WrPtr1_r, WrPtr0_r) @[el2_lsu_bus_buffer.scala 278:69]
node ibuf_tag_in = mux(_T_868, ibuf_tag, _T_869) @[el2_lsu_bus_buffer.scala 278:24]
2020-11-06 21:58:23 +08:00
node ibuf_sz_in = cat(io.lsu_pkt_r.word, io.lsu_pkt_r.half) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node ibuf_addr_in = mux(io.ldst_dual_r, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 281:25]
node _T_870 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 282:42]
node _T_871 = bits(ibuf_byteen, 3, 0) @[el2_lsu_bus_buffer.scala 282:70]
node _T_872 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 282:95]
node _T_873 = or(_T_871, _T_872) @[el2_lsu_bus_buffer.scala 282:77]
node _T_874 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 283:41]
node _T_875 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 283:65]
node _T_876 = mux(io.ldst_dual_r, _T_874, _T_875) @[el2_lsu_bus_buffer.scala 283:8]
node ibuf_byteen_in = mux(_T_870, _T_873, _T_876) @[el2_lsu_bus_buffer.scala 282:27]
2020-11-06 21:58:23 +08:00
wire ibuf_data : UInt<32>
ibuf_data <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
node _T_877 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 286:61]
node _T_878 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_buffer.scala 287:25]
node _T_879 = bits(store_data_lo_r, 7, 0) @[el2_lsu_bus_buffer.scala 287:45]
node _T_880 = bits(ibuf_data, 7, 0) @[el2_lsu_bus_buffer.scala 287:76]
node _T_881 = mux(_T_878, _T_879, _T_880) @[el2_lsu_bus_buffer.scala 287:8]
node _T_882 = bits(store_data_hi_r, 7, 0) @[el2_lsu_bus_buffer.scala 288:40]
node _T_883 = bits(store_data_lo_r, 7, 0) @[el2_lsu_bus_buffer.scala 288:77]
node _T_884 = mux(io.ldst_dual_r, _T_882, _T_883) @[el2_lsu_bus_buffer.scala 288:8]
node _T_885 = mux(_T_877, _T_881, _T_884) @[el2_lsu_bus_buffer.scala 286:46]
node _T_886 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 286:61]
node _T_887 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_buffer.scala 287:25]
node _T_888 = bits(store_data_lo_r, 15, 8) @[el2_lsu_bus_buffer.scala 287:45]
node _T_889 = bits(ibuf_data, 15, 8) @[el2_lsu_bus_buffer.scala 287:76]
node _T_890 = mux(_T_887, _T_888, _T_889) @[el2_lsu_bus_buffer.scala 287:8]
node _T_891 = bits(store_data_hi_r, 15, 8) @[el2_lsu_bus_buffer.scala 288:40]
node _T_892 = bits(store_data_lo_r, 15, 8) @[el2_lsu_bus_buffer.scala 288:77]
node _T_893 = mux(io.ldst_dual_r, _T_891, _T_892) @[el2_lsu_bus_buffer.scala 288:8]
node _T_894 = mux(_T_886, _T_890, _T_893) @[el2_lsu_bus_buffer.scala 286:46]
node _T_895 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 286:61]
node _T_896 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_buffer.scala 287:25]
node _T_897 = bits(store_data_lo_r, 23, 16) @[el2_lsu_bus_buffer.scala 287:45]
node _T_898 = bits(ibuf_data, 23, 16) @[el2_lsu_bus_buffer.scala 287:76]
node _T_899 = mux(_T_896, _T_897, _T_898) @[el2_lsu_bus_buffer.scala 287:8]
node _T_900 = bits(store_data_hi_r, 23, 16) @[el2_lsu_bus_buffer.scala 288:40]
node _T_901 = bits(store_data_lo_r, 23, 16) @[el2_lsu_bus_buffer.scala 288:77]
node _T_902 = mux(io.ldst_dual_r, _T_900, _T_901) @[el2_lsu_bus_buffer.scala 288:8]
node _T_903 = mux(_T_895, _T_899, _T_902) @[el2_lsu_bus_buffer.scala 286:46]
node _T_904 = and(ibuf_merge_en, ibuf_merge_in) @[el2_lsu_bus_buffer.scala 286:61]
node _T_905 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_buffer.scala 287:25]
node _T_906 = bits(store_data_lo_r, 31, 24) @[el2_lsu_bus_buffer.scala 287:45]
node _T_907 = bits(ibuf_data, 31, 24) @[el2_lsu_bus_buffer.scala 287:76]
node _T_908 = mux(_T_905, _T_906, _T_907) @[el2_lsu_bus_buffer.scala 287:8]
node _T_909 = bits(store_data_hi_r, 31, 24) @[el2_lsu_bus_buffer.scala 288:40]
node _T_910 = bits(store_data_lo_r, 31, 24) @[el2_lsu_bus_buffer.scala 288:77]
node _T_911 = mux(io.ldst_dual_r, _T_909, _T_910) @[el2_lsu_bus_buffer.scala 288:8]
node _T_912 = mux(_T_904, _T_908, _T_911) @[el2_lsu_bus_buffer.scala 286:46]
2020-11-08 16:40:12 +08:00
node _T_913 = cat(_T_912, _T_903) @[Cat.scala 29:58]
node _T_914 = cat(_T_913, _T_894) @[Cat.scala 29:58]
node ibuf_data_in = cat(_T_914, _T_885) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_915 = lt(ibuf_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 289:59]
node _T_916 = bits(_T_915, 0, 0) @[el2_lsu_bus_buffer.scala 289:79]
node _T_917 = add(ibuf_timer, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 289:93]
node _T_918 = tail(_T_917, 1) @[el2_lsu_bus_buffer.scala 289:93]
node _T_919 = mux(_T_916, _T_918, ibuf_timer) @[el2_lsu_bus_buffer.scala 289:47]
node ibuf_timer_in = mux(ibuf_wr_en, UInt<1>("h00"), _T_919) @[el2_lsu_bus_buffer.scala 289:26]
node _T_920 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 291:36]
node _T_921 = and(_T_920, io.lsu_pkt_r.store) @[el2_lsu_bus_buffer.scala 291:54]
node _T_922 = and(_T_921, ibuf_valid) @[el2_lsu_bus_buffer.scala 291:75]
node _T_923 = and(_T_922, ibuf_write) @[el2_lsu_bus_buffer.scala 291:88]
node _T_924 = bits(io.lsu_addr_r, 31, 2) @[el2_lsu_bus_buffer.scala 291:117]
node _T_925 = bits(ibuf_addr, 31, 2) @[el2_lsu_bus_buffer.scala 291:137]
node _T_926 = eq(_T_924, _T_925) @[el2_lsu_bus_buffer.scala 291:124]
node _T_927 = and(_T_923, _T_926) @[el2_lsu_bus_buffer.scala 291:101]
node _T_928 = eq(io.is_sideeffects_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 291:147]
node _T_929 = and(_T_927, _T_928) @[el2_lsu_bus_buffer.scala 291:145]
node _T_930 = eq(bus_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 291:170]
node _T_931 = and(_T_929, _T_930) @[el2_lsu_bus_buffer.scala 291:168]
ibuf_merge_en <= _T_931 @[el2_lsu_bus_buffer.scala 291:17]
node _T_932 = eq(io.ldst_dual_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 292:20]
ibuf_merge_in <= _T_932 @[el2_lsu_bus_buffer.scala 292:17]
node _T_933 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 293:65]
node _T_934 = and(ibuf_merge_en, _T_933) @[el2_lsu_bus_buffer.scala 293:63]
node _T_935 = bits(ibuf_byteen, 0, 0) @[el2_lsu_bus_buffer.scala 293:92]
node _T_936 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_buffer.scala 293:114]
node _T_937 = or(_T_935, _T_936) @[el2_lsu_bus_buffer.scala 293:96]
node _T_938 = bits(ibuf_byteen, 0, 0) @[el2_lsu_bus_buffer.scala 293:130]
node _T_939 = mux(_T_934, _T_937, _T_938) @[el2_lsu_bus_buffer.scala 293:48]
node _T_940 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 293:65]
node _T_941 = and(ibuf_merge_en, _T_940) @[el2_lsu_bus_buffer.scala 293:63]
node _T_942 = bits(ibuf_byteen, 1, 1) @[el2_lsu_bus_buffer.scala 293:92]
node _T_943 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_buffer.scala 293:114]
node _T_944 = or(_T_942, _T_943) @[el2_lsu_bus_buffer.scala 293:96]
node _T_945 = bits(ibuf_byteen, 1, 1) @[el2_lsu_bus_buffer.scala 293:130]
node _T_946 = mux(_T_941, _T_944, _T_945) @[el2_lsu_bus_buffer.scala 293:48]
node _T_947 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 293:65]
node _T_948 = and(ibuf_merge_en, _T_947) @[el2_lsu_bus_buffer.scala 293:63]
node _T_949 = bits(ibuf_byteen, 2, 2) @[el2_lsu_bus_buffer.scala 293:92]
node _T_950 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_buffer.scala 293:114]
node _T_951 = or(_T_949, _T_950) @[el2_lsu_bus_buffer.scala 293:96]
node _T_952 = bits(ibuf_byteen, 2, 2) @[el2_lsu_bus_buffer.scala 293:130]
node _T_953 = mux(_T_948, _T_951, _T_952) @[el2_lsu_bus_buffer.scala 293:48]
node _T_954 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 293:65]
node _T_955 = and(ibuf_merge_en, _T_954) @[el2_lsu_bus_buffer.scala 293:63]
node _T_956 = bits(ibuf_byteen, 3, 3) @[el2_lsu_bus_buffer.scala 293:92]
node _T_957 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_buffer.scala 293:114]
node _T_958 = or(_T_956, _T_957) @[el2_lsu_bus_buffer.scala 293:96]
node _T_959 = bits(ibuf_byteen, 3, 3) @[el2_lsu_bus_buffer.scala 293:130]
node _T_960 = mux(_T_955, _T_958, _T_959) @[el2_lsu_bus_buffer.scala 293:48]
2020-11-08 16:40:12 +08:00
node _T_961 = cat(_T_960, _T_953) @[Cat.scala 29:58]
node _T_962 = cat(_T_961, _T_946) @[Cat.scala 29:58]
node ibuf_byteen_out = cat(_T_962, _T_939) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_963 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 294:62]
node _T_964 = and(ibuf_merge_en, _T_963) @[el2_lsu_bus_buffer.scala 294:60]
node _T_965 = bits(ldst_byteen_lo_r, 0, 0) @[el2_lsu_bus_buffer.scala 294:98]
node _T_966 = bits(store_data_lo_r, 7, 0) @[el2_lsu_bus_buffer.scala 294:118]
node _T_967 = bits(ibuf_data, 7, 0) @[el2_lsu_bus_buffer.scala 294:143]
node _T_968 = mux(_T_965, _T_966, _T_967) @[el2_lsu_bus_buffer.scala 294:81]
node _T_969 = bits(ibuf_data, 7, 0) @[el2_lsu_bus_buffer.scala 294:169]
node _T_970 = mux(_T_964, _T_968, _T_969) @[el2_lsu_bus_buffer.scala 294:45]
node _T_971 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 294:62]
node _T_972 = and(ibuf_merge_en, _T_971) @[el2_lsu_bus_buffer.scala 294:60]
node _T_973 = bits(ldst_byteen_lo_r, 1, 1) @[el2_lsu_bus_buffer.scala 294:98]
node _T_974 = bits(store_data_lo_r, 15, 8) @[el2_lsu_bus_buffer.scala 294:118]
node _T_975 = bits(ibuf_data, 15, 8) @[el2_lsu_bus_buffer.scala 294:143]
node _T_976 = mux(_T_973, _T_974, _T_975) @[el2_lsu_bus_buffer.scala 294:81]
node _T_977 = bits(ibuf_data, 15, 8) @[el2_lsu_bus_buffer.scala 294:169]
node _T_978 = mux(_T_972, _T_976, _T_977) @[el2_lsu_bus_buffer.scala 294:45]
node _T_979 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 294:62]
node _T_980 = and(ibuf_merge_en, _T_979) @[el2_lsu_bus_buffer.scala 294:60]
node _T_981 = bits(ldst_byteen_lo_r, 2, 2) @[el2_lsu_bus_buffer.scala 294:98]
node _T_982 = bits(store_data_lo_r, 23, 16) @[el2_lsu_bus_buffer.scala 294:118]
node _T_983 = bits(ibuf_data, 23, 16) @[el2_lsu_bus_buffer.scala 294:143]
node _T_984 = mux(_T_981, _T_982, _T_983) @[el2_lsu_bus_buffer.scala 294:81]
node _T_985 = bits(ibuf_data, 23, 16) @[el2_lsu_bus_buffer.scala 294:169]
node _T_986 = mux(_T_980, _T_984, _T_985) @[el2_lsu_bus_buffer.scala 294:45]
node _T_987 = eq(ibuf_merge_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 294:62]
node _T_988 = and(ibuf_merge_en, _T_987) @[el2_lsu_bus_buffer.scala 294:60]
node _T_989 = bits(ldst_byteen_lo_r, 3, 3) @[el2_lsu_bus_buffer.scala 294:98]
node _T_990 = bits(store_data_lo_r, 31, 24) @[el2_lsu_bus_buffer.scala 294:118]
node _T_991 = bits(ibuf_data, 31, 24) @[el2_lsu_bus_buffer.scala 294:143]
node _T_992 = mux(_T_989, _T_990, _T_991) @[el2_lsu_bus_buffer.scala 294:81]
node _T_993 = bits(ibuf_data, 31, 24) @[el2_lsu_bus_buffer.scala 294:169]
node _T_994 = mux(_T_988, _T_992, _T_993) @[el2_lsu_bus_buffer.scala 294:45]
2020-11-08 16:40:12 +08:00
node _T_995 = cat(_T_994, _T_986) @[Cat.scala 29:58]
node _T_996 = cat(_T_995, _T_978) @[Cat.scala 29:58]
node ibuf_data_out = cat(_T_996, _T_970) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_997 = mux(ibuf_wr_en, UInt<1>("h01"), ibuf_valid) @[el2_lsu_bus_buffer.scala 296:28]
node _T_998 = eq(ibuf_rst, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 296:63]
node _T_999 = and(_T_997, _T_998) @[el2_lsu_bus_buffer.scala 296:61]
reg _T_1000 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 296:24]
_T_1000 <= _T_999 @[el2_lsu_bus_buffer.scala 296:24]
ibuf_valid <= _T_1000 @[el2_lsu_bus_buffer.scala 296:14]
node _T_1001 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 297:120]
node _T_1002 = bits(_T_1001, 0, 0) @[el2_lsu_bus_buffer.scala 297:120]
node _T_1003 = and(ibuf_wr_en, _T_1002) @[el2_lsu_bus_buffer.scala 297:89]
2020-11-08 16:40:12 +08:00
reg _T_1004 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_1003 : @[Reg.scala 28:19]
_T_1004 <= ibuf_tag_in @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
ibuf_tag <= _T_1004 @[el2_lsu_bus_buffer.scala 297:12]
node _T_1005 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 298:131]
node _T_1006 = bits(_T_1005, 0, 0) @[el2_lsu_bus_buffer.scala 298:131]
node _T_1007 = and(ibuf_wr_en, _T_1006) @[el2_lsu_bus_buffer.scala 298:100]
2020-11-06 21:58:23 +08:00
reg ibuf_dualtag : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-08 16:40:12 +08:00
when _T_1007 : @[Reg.scala 28:19]
2020-11-06 21:58:23 +08:00
ibuf_dualtag <= WrPtr0_r @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_1008 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 299:127]
node _T_1009 = bits(_T_1008, 0, 0) @[el2_lsu_bus_buffer.scala 299:127]
node _T_1010 = and(ibuf_wr_en, _T_1009) @[el2_lsu_bus_buffer.scala 299:96]
2020-11-06 21:58:23 +08:00
reg ibuf_dual : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-08 16:40:12 +08:00
when _T_1010 : @[Reg.scala 28:19]
2020-11-06 21:58:23 +08:00
ibuf_dual <= io.ldst_dual_r @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_1011 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 300:128]
node _T_1012 = bits(_T_1011, 0, 0) @[el2_lsu_bus_buffer.scala 300:128]
node _T_1013 = and(ibuf_wr_en, _T_1012) @[el2_lsu_bus_buffer.scala 300:97]
2020-11-06 21:58:23 +08:00
reg ibuf_samedw : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-08 16:40:12 +08:00
when _T_1013 : @[Reg.scala 28:19]
2020-11-06 21:58:23 +08:00
ibuf_samedw <= ldst_samedw_r @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_1014 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 301:135]
node _T_1015 = bits(_T_1014, 0, 0) @[el2_lsu_bus_buffer.scala 301:135]
node _T_1016 = and(ibuf_wr_en, _T_1015) @[el2_lsu_bus_buffer.scala 301:104]
2020-11-06 21:58:23 +08:00
reg ibuf_nomerge : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-08 16:40:12 +08:00
when _T_1016 : @[Reg.scala 28:19]
2020-11-06 21:58:23 +08:00
ibuf_nomerge <= io.no_dword_merge_r @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_1017 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 302:135]
node _T_1018 = bits(_T_1017, 0, 0) @[el2_lsu_bus_buffer.scala 302:135]
node _T_1019 = and(ibuf_wr_en, _T_1018) @[el2_lsu_bus_buffer.scala 302:104]
2020-11-08 16:40:12 +08:00
reg _T_1020 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_1019 : @[Reg.scala 28:19]
_T_1020 <= io.is_sideeffects_r @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
ibuf_sideeffect <= _T_1020 @[el2_lsu_bus_buffer.scala 302:19]
node _T_1021 = asUInt(io.lsu_bus_ibuf_c1_clk) @[el2_lsu_bus_buffer.scala 303:134]
node _T_1022 = bits(_T_1021, 0, 0) @[el2_lsu_bus_buffer.scala 303:134]
node _T_1023 = and(ibuf_wr_en, _T_1022) @[el2_lsu_bus_buffer.scala 303:103]
2020-11-06 21:58:23 +08:00
reg ibuf_unsign : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-08 16:40:12 +08:00
when _T_1023 : @[Reg.scala 28:19]
2020-11-06 21:58:23 +08:00
ibuf_unsign <= io.lsu_pkt_r.unsign @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-08 16:40:12 +08:00
reg _T_1024 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when ibuf_wr_en : @[Reg.scala 28:19]
2020-11-08 16:40:12 +08:00
_T_1024 <= io.lsu_pkt_r.store @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
ibuf_write <= _T_1024 @[el2_lsu_bus_buffer.scala 304:14]
2020-11-06 21:58:23 +08:00
reg ibuf_sz : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when ibuf_wr_en : @[Reg.scala 28:19]
ibuf_sz <= ibuf_sz_in @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
inst rvclkhdr of rvclkhdr @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr.clock <= clock
rvclkhdr.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr.io.en <= ibuf_wr_en @[el2_lib.scala 488:17]
rvclkhdr.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-08 16:40:12 +08:00
reg _T_1025 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_1025 <= ibuf_addr_in @[el2_lib.scala 491:16]
2020-11-08 17:42:22 +08:00
ibuf_addr <= _T_1025 @[el2_lsu_bus_buffer.scala 306:13]
2020-11-08 16:40:12 +08:00
reg _T_1026 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when ibuf_wr_en : @[Reg.scala 28:19]
2020-11-08 16:40:12 +08:00
_T_1026 <= ibuf_byteen_in @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
ibuf_byteen <= _T_1026 @[el2_lsu_bus_buffer.scala 307:15]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_1 of rvclkhdr_1 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_1.clock <= clock
rvclkhdr_1.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_1.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_1.io.en <= ibuf_wr_en @[el2_lib.scala 488:17]
rvclkhdr_1.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-08 16:40:12 +08:00
reg _T_1027 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_1027 <= ibuf_data_in @[el2_lib.scala 491:16]
2020-11-08 17:42:22 +08:00
ibuf_data <= _T_1027 @[el2_lsu_bus_buffer.scala 308:13]
reg _T_1028 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 309:59]
_T_1028 <= ibuf_timer_in @[el2_lsu_bus_buffer.scala 309:59]
ibuf_timer <= _T_1028 @[el2_lsu_bus_buffer.scala 309:14]
2020-11-06 21:58:23 +08:00
wire buf_numvld_wrcmd_any : UInt<4>
buf_numvld_wrcmd_any <= UInt<1>("h00")
wire buf_numvld_cmd_any : UInt<4>
buf_numvld_cmd_any <= UInt<1>("h00")
wire obuf_wr_timer : UInt<3>
obuf_wr_timer <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
wire buf_nomerge : UInt<1>[4] @[el2_lsu_bus_buffer.scala 313:25]
buf_nomerge[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 314:15]
buf_nomerge[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 314:15]
buf_nomerge[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 314:15]
buf_nomerge[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 314:15]
2020-11-06 21:58:23 +08:00
wire buf_sideeffect : UInt<4>
buf_sideeffect <= UInt<1>("h00")
wire obuf_force_wr_en : UInt<1>
obuf_force_wr_en <= UInt<1>("h00")
wire obuf_wr_en : UInt<1>
obuf_wr_en <= UInt<1>("h00")
2020-11-08 16:40:12 +08:00
node _T_1029 = eq(buf_numvld_wrcmd_any, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 319:43]
node _T_1030 = eq(buf_numvld_cmd_any, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 319:72]
node _T_1031 = and(_T_1029, _T_1030) @[el2_lsu_bus_buffer.scala 319:51]
node _T_1032 = neq(obuf_wr_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 319:97]
node _T_1033 = and(_T_1031, _T_1032) @[el2_lsu_bus_buffer.scala 319:80]
node _T_1034 = eq(bus_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 320:5]
node _T_1035 = and(_T_1033, _T_1034) @[el2_lsu_bus_buffer.scala 319:114]
2020-11-08 17:42:22 +08:00
node _T_1036 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 320:114]
node _T_1037 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 320:114]
node _T_1038 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 320:114]
node _T_1039 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 320:114]
2020-11-08 16:40:12 +08:00
node _T_1040 = mux(_T_1036, buf_nomerge[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1041 = mux(_T_1037, buf_nomerge[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1042 = mux(_T_1038, buf_nomerge[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1043 = mux(_T_1039, buf_nomerge[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1044 = or(_T_1040, _T_1041) @[Mux.scala 27:72]
node _T_1045 = or(_T_1044, _T_1042) @[Mux.scala 27:72]
node _T_1046 = or(_T_1045, _T_1043) @[Mux.scala 27:72]
wire _T_1047 : UInt<1> @[Mux.scala 27:72]
_T_1047 <= _T_1046 @[Mux.scala 27:72]
node _T_1048 = eq(_T_1047, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 320:31]
node _T_1049 = and(_T_1035, _T_1048) @[el2_lsu_bus_buffer.scala 320:29]
2020-11-08 17:42:22 +08:00
node _T_1050 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 321:88]
2020-11-08 16:40:12 +08:00
node _T_1051 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 321:111]
2020-11-08 17:42:22 +08:00
node _T_1052 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 321:88]
2020-11-08 16:40:12 +08:00
node _T_1053 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 321:111]
2020-11-08 17:42:22 +08:00
node _T_1054 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 321:88]
2020-11-08 16:40:12 +08:00
node _T_1055 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 321:111]
2020-11-08 17:42:22 +08:00
node _T_1056 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 321:88]
2020-11-08 16:40:12 +08:00
node _T_1057 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 321:111]
node _T_1058 = mux(_T_1050, _T_1051, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1059 = mux(_T_1052, _T_1053, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1060 = mux(_T_1054, _T_1055, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1061 = mux(_T_1056, _T_1057, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1062 = or(_T_1058, _T_1059) @[Mux.scala 27:72]
node _T_1063 = or(_T_1062, _T_1060) @[Mux.scala 27:72]
node _T_1064 = or(_T_1063, _T_1061) @[Mux.scala 27:72]
wire _T_1065 : UInt<1> @[Mux.scala 27:72]
_T_1065 <= _T_1064 @[Mux.scala 27:72]
node _T_1066 = eq(_T_1065, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 321:5]
node _T_1067 = and(_T_1049, _T_1066) @[el2_lsu_bus_buffer.scala 320:140]
node _T_1068 = eq(obuf_force_wr_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 321:119]
node obuf_wr_wait = and(_T_1067, _T_1068) @[el2_lsu_bus_buffer.scala 321:117]
node _T_1069 = orr(buf_numvld_cmd_any) @[el2_lsu_bus_buffer.scala 322:75]
node _T_1070 = lt(obuf_wr_timer, UInt<3>("h07")) @[el2_lsu_bus_buffer.scala 322:95]
node _T_1071 = and(_T_1069, _T_1070) @[el2_lsu_bus_buffer.scala 322:79]
node _T_1072 = add(obuf_wr_timer, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 322:121]
node _T_1073 = tail(_T_1072, 1) @[el2_lsu_bus_buffer.scala 322:121]
node _T_1074 = mux(_T_1071, _T_1073, obuf_wr_timer) @[el2_lsu_bus_buffer.scala 322:55]
node obuf_wr_timer_in = mux(obuf_wr_en, UInt<3>("h00"), _T_1074) @[el2_lsu_bus_buffer.scala 322:29]
node _T_1075 = eq(io.lsu_busreq_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 323:41]
node _T_1076 = and(io.lsu_busreq_m, _T_1075) @[el2_lsu_bus_buffer.scala 323:39]
node _T_1077 = eq(ibuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 323:60]
node _T_1078 = and(_T_1076, _T_1077) @[el2_lsu_bus_buffer.scala 323:58]
node _T_1079 = eq(buf_numvld_cmd_any, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 323:93]
node _T_1080 = and(_T_1078, _T_1079) @[el2_lsu_bus_buffer.scala 323:72]
node _T_1081 = bits(io.lsu_addr_m, 31, 2) @[el2_lsu_bus_buffer.scala 323:117]
2020-11-08 17:42:22 +08:00
node _T_1082 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 323:208]
2020-11-08 16:40:12 +08:00
node _T_1083 = bits(buf_addr[0], 31, 2) @[el2_lsu_bus_buffer.scala 323:228]
2020-11-08 17:42:22 +08:00
node _T_1084 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 323:208]
2020-11-08 16:40:12 +08:00
node _T_1085 = bits(buf_addr[1], 31, 2) @[el2_lsu_bus_buffer.scala 323:228]
2020-11-08 17:42:22 +08:00
node _T_1086 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 323:208]
2020-11-08 16:40:12 +08:00
node _T_1087 = bits(buf_addr[2], 31, 2) @[el2_lsu_bus_buffer.scala 323:228]
2020-11-08 17:42:22 +08:00
node _T_1088 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 323:208]
2020-11-08 16:40:12 +08:00
node _T_1089 = bits(buf_addr[3], 31, 2) @[el2_lsu_bus_buffer.scala 323:228]
node _T_1090 = mux(_T_1082, _T_1083, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1091 = mux(_T_1084, _T_1085, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1092 = mux(_T_1086, _T_1087, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1093 = mux(_T_1088, _T_1089, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1094 = or(_T_1090, _T_1091) @[Mux.scala 27:72]
node _T_1095 = or(_T_1094, _T_1092) @[Mux.scala 27:72]
node _T_1096 = or(_T_1095, _T_1093) @[Mux.scala 27:72]
wire _T_1097 : UInt<30> @[Mux.scala 27:72]
_T_1097 <= _T_1096 @[Mux.scala 27:72]
node _T_1098 = neq(_T_1081, _T_1097) @[el2_lsu_bus_buffer.scala 323:123]
node _T_1099 = and(_T_1080, _T_1098) @[el2_lsu_bus_buffer.scala 323:101]
obuf_force_wr_en <= _T_1099 @[el2_lsu_bus_buffer.scala 323:20]
2020-11-06 21:58:23 +08:00
wire buf_numvld_pend_any : UInt<4>
buf_numvld_pend_any <= UInt<1>("h00")
2020-11-08 16:40:12 +08:00
node _T_1100 = eq(buf_numvld_pend_any, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 325:53]
node _T_1101 = and(ibuf_byp, _T_1100) @[el2_lsu_bus_buffer.scala 325:31]
node _T_1102 = eq(io.lsu_pkt_r.store, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 325:64]
node _T_1103 = or(_T_1102, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 325:84]
node ibuf_buf_byp = and(_T_1101, _T_1103) @[el2_lsu_bus_buffer.scala 325:61]
2020-11-06 21:58:23 +08:00
wire bus_sideeffect_pend : UInt<1>
bus_sideeffect_pend <= UInt<1>("h00")
wire found_cmdptr0 : UInt<1>
found_cmdptr0 <= UInt<1>("h00")
2020-11-08 16:40:12 +08:00
wire buf_cmd_state_bus_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 328:34]
buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 329:24]
buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 329:24]
buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 329:24]
buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 329:24]
wire buf_dual : UInt<1>[4] @[el2_lsu_bus_buffer.scala 330:22]
buf_dual[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 331:12]
buf_dual[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 331:12]
buf_dual[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 331:12]
buf_dual[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 331:12]
wire buf_samedw : UInt<1>[4] @[el2_lsu_bus_buffer.scala 332:24]
buf_samedw[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 333:14]
buf_samedw[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 333:14]
buf_samedw[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 333:14]
buf_samedw[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 333:14]
2020-11-06 21:58:23 +08:00
wire found_cmdptr1 : UInt<1>
found_cmdptr1 <= UInt<1>("h00")
wire bus_cmd_ready : UInt<1>
bus_cmd_ready <= UInt<1>("h00")
wire obuf_valid : UInt<1>
obuf_valid <= UInt<1>("h00")
wire obuf_nosend : UInt<1>
obuf_nosend <= UInt<1>("h00")
wire lsu_bus_cntr_overflow : UInt<1>
lsu_bus_cntr_overflow <= UInt<1>("h00")
wire bus_addr_match_pending : UInt<1>
bus_addr_match_pending <= UInt<1>("h00")
2020-11-08 16:40:12 +08:00
node _T_1104 = and(ibuf_buf_byp, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 340:32]
node _T_1105 = and(io.is_sideeffects_r, bus_sideeffect_pend) @[el2_lsu_bus_buffer.scala 340:74]
node _T_1106 = eq(_T_1105, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 340:52]
node _T_1107 = and(_T_1104, _T_1106) @[el2_lsu_bus_buffer.scala 340:50]
2020-11-08 17:42:22 +08:00
node _T_1108 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1109 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1110 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1111 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
2020-11-08 16:40:12 +08:00
node _T_1112 = mux(_T_1108, buf_state[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1113 = mux(_T_1109, buf_state[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1114 = mux(_T_1110, buf_state[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1115 = mux(_T_1111, buf_state[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1116 = or(_T_1112, _T_1113) @[Mux.scala 27:72]
node _T_1117 = or(_T_1116, _T_1114) @[Mux.scala 27:72]
node _T_1118 = or(_T_1117, _T_1115) @[Mux.scala 27:72]
wire _T_1119 : UInt<3> @[Mux.scala 27:72]
_T_1119 <= _T_1118 @[Mux.scala 27:72]
node _T_1120 = eq(_T_1119, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 341:36]
node _T_1121 = and(_T_1120, found_cmdptr0) @[el2_lsu_bus_buffer.scala 341:47]
node _T_1122 = cat(buf_cmd_state_bus_en[3], buf_cmd_state_bus_en[2]) @[Cat.scala 29:58]
node _T_1123 = cat(_T_1122, buf_cmd_state_bus_en[1]) @[Cat.scala 29:58]
node _T_1124 = cat(_T_1123, buf_cmd_state_bus_en[0]) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_1125 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1126 = bits(_T_1124, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1127 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1128 = bits(_T_1124, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1129 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1130 = bits(_T_1124, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1131 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1132 = bits(_T_1124, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1133 = mux(_T_1125, _T_1126, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1134 = mux(_T_1127, _T_1128, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1135 = mux(_T_1129, _T_1130, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1136 = mux(_T_1131, _T_1132, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1137 = or(_T_1133, _T_1134) @[Mux.scala 27:72]
node _T_1138 = or(_T_1137, _T_1135) @[Mux.scala 27:72]
node _T_1139 = or(_T_1138, _T_1136) @[Mux.scala 27:72]
wire _T_1140 : UInt<1> @[Mux.scala 27:72]
_T_1140 <= _T_1139 @[Mux.scala 27:72]
node _T_1141 = eq(_T_1140, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 342:23]
node _T_1142 = and(_T_1121, _T_1141) @[el2_lsu_bus_buffer.scala 342:21]
2020-11-08 17:42:22 +08:00
node _T_1143 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1144 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1145 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1146 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1147 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1148 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1149 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1150 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1151 = mux(_T_1143, _T_1144, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1152 = mux(_T_1145, _T_1146, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1153 = mux(_T_1147, _T_1148, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1154 = mux(_T_1149, _T_1150, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1155 = or(_T_1151, _T_1152) @[Mux.scala 27:72]
node _T_1156 = or(_T_1155, _T_1153) @[Mux.scala 27:72]
node _T_1157 = or(_T_1156, _T_1154) @[Mux.scala 27:72]
wire _T_1158 : UInt<1> @[Mux.scala 27:72]
_T_1158 <= _T_1157 @[Mux.scala 27:72]
node _T_1159 = and(_T_1158, bus_sideeffect_pend) @[el2_lsu_bus_buffer.scala 342:141]
node _T_1160 = eq(_T_1159, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 342:105]
node _T_1161 = and(_T_1142, _T_1160) @[el2_lsu_bus_buffer.scala 342:103]
node _T_1162 = cat(buf_dual[3], buf_dual[2]) @[Cat.scala 29:58]
node _T_1163 = cat(_T_1162, buf_dual[1]) @[Cat.scala 29:58]
node _T_1164 = cat(_T_1163, buf_dual[0]) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_1165 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1166 = bits(_T_1164, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1167 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1168 = bits(_T_1164, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1169 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1170 = bits(_T_1164, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1171 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1172 = bits(_T_1164, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1173 = mux(_T_1165, _T_1166, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1174 = mux(_T_1167, _T_1168, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1175 = mux(_T_1169, _T_1170, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1176 = mux(_T_1171, _T_1172, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1177 = or(_T_1173, _T_1174) @[Mux.scala 27:72]
node _T_1178 = or(_T_1177, _T_1175) @[Mux.scala 27:72]
node _T_1179 = or(_T_1178, _T_1176) @[Mux.scala 27:72]
wire _T_1180 : UInt<1> @[Mux.scala 27:72]
_T_1180 <= _T_1179 @[Mux.scala 27:72]
node _T_1181 = cat(buf_samedw[3], buf_samedw[2]) @[Cat.scala 29:58]
node _T_1182 = cat(_T_1181, buf_samedw[1]) @[Cat.scala 29:58]
node _T_1183 = cat(_T_1182, buf_samedw[0]) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_1184 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1185 = bits(_T_1183, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1186 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1187 = bits(_T_1183, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1188 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1189 = bits(_T_1183, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1190 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1191 = bits(_T_1183, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1192 = mux(_T_1184, _T_1185, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1193 = mux(_T_1186, _T_1187, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1194 = mux(_T_1188, _T_1189, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1195 = mux(_T_1190, _T_1191, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1196 = or(_T_1192, _T_1193) @[Mux.scala 27:72]
node _T_1197 = or(_T_1196, _T_1194) @[Mux.scala 27:72]
node _T_1198 = or(_T_1197, _T_1195) @[Mux.scala 27:72]
wire _T_1199 : UInt<1> @[Mux.scala 27:72]
_T_1199 <= _T_1198 @[Mux.scala 27:72]
node _T_1200 = and(_T_1180, _T_1199) @[el2_lsu_bus_buffer.scala 343:77]
2020-11-08 17:42:22 +08:00
node _T_1201 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1202 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1203 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1204 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1205 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1206 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1207 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1208 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1209 = mux(_T_1201, _T_1202, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1210 = mux(_T_1203, _T_1204, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1211 = mux(_T_1205, _T_1206, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1212 = mux(_T_1207, _T_1208, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1213 = or(_T_1209, _T_1210) @[Mux.scala 27:72]
node _T_1214 = or(_T_1213, _T_1211) @[Mux.scala 27:72]
node _T_1215 = or(_T_1214, _T_1212) @[Mux.scala 27:72]
wire _T_1216 : UInt<1> @[Mux.scala 27:72]
_T_1216 <= _T_1215 @[Mux.scala 27:72]
node _T_1217 = eq(_T_1216, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 343:150]
node _T_1218 = and(_T_1200, _T_1217) @[el2_lsu_bus_buffer.scala 343:148]
node _T_1219 = eq(_T_1218, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 343:8]
node _T_1220 = or(_T_1219, found_cmdptr1) @[el2_lsu_bus_buffer.scala 343:181]
node _T_1221 = cat(buf_nomerge[3], buf_nomerge[2]) @[Cat.scala 29:58]
node _T_1222 = cat(_T_1221, buf_nomerge[1]) @[Cat.scala 29:58]
node _T_1223 = cat(_T_1222, buf_nomerge[0]) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_1224 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1225 = bits(_T_1223, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1226 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1227 = bits(_T_1223, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1228 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1229 = bits(_T_1223, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1230 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1231 = bits(_T_1223, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1232 = mux(_T_1224, _T_1225, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1233 = mux(_T_1226, _T_1227, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1234 = mux(_T_1228, _T_1229, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1235 = mux(_T_1230, _T_1231, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1236 = or(_T_1232, _T_1233) @[Mux.scala 27:72]
node _T_1237 = or(_T_1236, _T_1234) @[Mux.scala 27:72]
node _T_1238 = or(_T_1237, _T_1235) @[Mux.scala 27:72]
wire _T_1239 : UInt<1> @[Mux.scala 27:72]
_T_1239 <= _T_1238 @[Mux.scala 27:72]
node _T_1240 = or(_T_1220, _T_1239) @[el2_lsu_bus_buffer.scala 343:197]
node _T_1241 = or(_T_1240, obuf_force_wr_en) @[el2_lsu_bus_buffer.scala 343:269]
node _T_1242 = and(_T_1161, _T_1241) @[el2_lsu_bus_buffer.scala 342:164]
node _T_1243 = or(_T_1107, _T_1242) @[el2_lsu_bus_buffer.scala 340:98]
node _T_1244 = eq(obuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 344:48]
node _T_1245 = or(bus_cmd_ready, _T_1244) @[el2_lsu_bus_buffer.scala 344:46]
node _T_1246 = or(_T_1245, obuf_nosend) @[el2_lsu_bus_buffer.scala 344:60]
node _T_1247 = and(_T_1243, _T_1246) @[el2_lsu_bus_buffer.scala 344:29]
node _T_1248 = eq(obuf_wr_wait, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 344:77]
node _T_1249 = and(_T_1247, _T_1248) @[el2_lsu_bus_buffer.scala 344:75]
node _T_1250 = eq(lsu_bus_cntr_overflow, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 344:93]
node _T_1251 = and(_T_1249, _T_1250) @[el2_lsu_bus_buffer.scala 344:91]
node _T_1252 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 344:118]
node _T_1253 = and(_T_1251, _T_1252) @[el2_lsu_bus_buffer.scala 344:116]
node _T_1254 = and(_T_1253, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 344:142]
obuf_wr_en <= _T_1254 @[el2_lsu_bus_buffer.scala 340:14]
2020-11-06 21:58:23 +08:00
wire bus_cmd_sent : UInt<1>
bus_cmd_sent <= UInt<1>("h00")
2020-11-08 16:40:12 +08:00
node _T_1255 = and(obuf_valid, obuf_nosend) @[el2_lsu_bus_buffer.scala 346:47]
node _T_1256 = or(bus_cmd_sent, _T_1255) @[el2_lsu_bus_buffer.scala 346:33]
node _T_1257 = eq(obuf_wr_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 346:65]
node _T_1258 = and(_T_1256, _T_1257) @[el2_lsu_bus_buffer.scala 346:63]
node _T_1259 = and(_T_1258, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 346:77]
node obuf_rst = or(_T_1259, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 346:98]
2020-11-08 17:42:22 +08:00
node _T_1260 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1261 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1262 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1263 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1264 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1265 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1266 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1267 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1268 = mux(_T_1260, _T_1261, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1269 = mux(_T_1262, _T_1263, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1270 = mux(_T_1264, _T_1265, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1271 = mux(_T_1266, _T_1267, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1272 = or(_T_1268, _T_1269) @[Mux.scala 27:72]
node _T_1273 = or(_T_1272, _T_1270) @[Mux.scala 27:72]
node _T_1274 = or(_T_1273, _T_1271) @[Mux.scala 27:72]
wire _T_1275 : UInt<1> @[Mux.scala 27:72]
_T_1275 <= _T_1274 @[Mux.scala 27:72]
node obuf_write_in = mux(ibuf_buf_byp, io.lsu_pkt_r.store, _T_1275) @[el2_lsu_bus_buffer.scala 347:26]
2020-11-08 17:42:22 +08:00
node _T_1276 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1277 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1278 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1279 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1280 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1281 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1282 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1283 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1284 = mux(_T_1276, _T_1277, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1285 = mux(_T_1278, _T_1279, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1286 = mux(_T_1280, _T_1281, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1287 = mux(_T_1282, _T_1283, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1288 = or(_T_1284, _T_1285) @[Mux.scala 27:72]
node _T_1289 = or(_T_1288, _T_1286) @[Mux.scala 27:72]
node _T_1290 = or(_T_1289, _T_1287) @[Mux.scala 27:72]
wire _T_1291 : UInt<1> @[Mux.scala 27:72]
_T_1291 <= _T_1290 @[Mux.scala 27:72]
node obuf_sideeffect_in = mux(ibuf_buf_byp, io.is_sideeffects_r, _T_1291) @[el2_lsu_bus_buffer.scala 348:31]
2020-11-08 17:42:22 +08:00
node _T_1292 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1293 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1294 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1295 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
2020-11-08 16:40:12 +08:00
node _T_1296 = mux(_T_1292, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1297 = mux(_T_1293, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1298 = mux(_T_1294, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1299 = mux(_T_1295, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1300 = or(_T_1296, _T_1297) @[Mux.scala 27:72]
node _T_1301 = or(_T_1300, _T_1298) @[Mux.scala 27:72]
node _T_1302 = or(_T_1301, _T_1299) @[Mux.scala 27:72]
wire _T_1303 : UInt<32> @[Mux.scala 27:72]
_T_1303 <= _T_1302 @[Mux.scala 27:72]
node obuf_addr_in = mux(ibuf_buf_byp, io.lsu_addr_r, _T_1303) @[el2_lsu_bus_buffer.scala 349:25]
wire buf_sz : UInt<2>[4] @[el2_lsu_bus_buffer.scala 350:20]
buf_sz[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 351:10]
buf_sz[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 351:10]
buf_sz[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 351:10]
buf_sz[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 351:10]
node _T_1304 = cat(io.lsu_pkt_r.word, io.lsu_pkt_r.half) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_1305 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1306 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1307 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1308 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
2020-11-08 16:40:12 +08:00
node _T_1309 = mux(_T_1305, buf_sz[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1310 = mux(_T_1306, buf_sz[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1311 = mux(_T_1307, buf_sz[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1312 = mux(_T_1308, buf_sz[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1313 = or(_T_1309, _T_1310) @[Mux.scala 27:72]
node _T_1314 = or(_T_1313, _T_1311) @[Mux.scala 27:72]
node _T_1315 = or(_T_1314, _T_1312) @[Mux.scala 27:72]
wire _T_1316 : UInt<2> @[Mux.scala 27:72]
_T_1316 <= _T_1315 @[Mux.scala 27:72]
node obuf_sz_in = mux(ibuf_buf_byp, _T_1304, _T_1316) @[el2_lsu_bus_buffer.scala 352:23]
2020-11-06 21:58:23 +08:00
wire obuf_merge_en : UInt<1>
obuf_merge_en <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
node obuf_tag0_in = mux(ibuf_buf_byp, WrPtr0_r, CmdPtr0) @[el2_lsu_bus_buffer.scala 355:25]
2020-11-06 21:58:23 +08:00
wire Cmdptr1 : UInt<2>
Cmdptr1 <= UInt<1>("h00")
2020-11-08 16:40:12 +08:00
io.Cmdptr1 <= Cmdptr1 @[el2_lsu_bus_buffer.scala 357:14]
node obuf_tag1_in = mux(ibuf_buf_byp, WrPtr1_r, Cmdptr1) @[el2_lsu_bus_buffer.scala 358:25]
2020-11-06 21:58:23 +08:00
wire obuf_cmd_done : UInt<1>
obuf_cmd_done <= UInt<1>("h00")
wire bus_wcmd_sent : UInt<1>
bus_wcmd_sent <= UInt<1>("h00")
2020-11-08 16:40:12 +08:00
node _T_1317 = or(obuf_wr_en, obuf_rst) @[el2_lsu_bus_buffer.scala 361:39]
node _T_1318 = eq(_T_1317, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 361:26]
node _T_1319 = or(obuf_cmd_done, bus_wcmd_sent) @[el2_lsu_bus_buffer.scala 361:68]
node obuf_cmd_done_in = and(_T_1318, _T_1319) @[el2_lsu_bus_buffer.scala 361:51]
2020-11-06 21:58:23 +08:00
wire obuf_data_done : UInt<1>
obuf_data_done <= UInt<1>("h00")
wire bus_wdata_sent : UInt<1>
bus_wdata_sent <= UInt<1>("h00")
2020-11-08 16:40:12 +08:00
node _T_1320 = or(obuf_wr_en, obuf_rst) @[el2_lsu_bus_buffer.scala 364:40]
node _T_1321 = eq(_T_1320, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 364:27]
node _T_1322 = or(obuf_data_done, bus_wdata_sent) @[el2_lsu_bus_buffer.scala 364:70]
node obuf_data_done_in = and(_T_1321, _T_1322) @[el2_lsu_bus_buffer.scala 364:52]
node _T_1323 = bits(obuf_sz_in, 1, 0) @[el2_lsu_bus_buffer.scala 365:67]
node _T_1324 = eq(_T_1323, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 365:72]
node _T_1325 = bits(obuf_sz_in, 0, 0) @[el2_lsu_bus_buffer.scala 365:92]
node _T_1326 = bits(obuf_addr_in, 0, 0) @[el2_lsu_bus_buffer.scala 365:111]
node _T_1327 = eq(_T_1326, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 365:98]
node _T_1328 = and(_T_1325, _T_1327) @[el2_lsu_bus_buffer.scala 365:96]
node _T_1329 = or(_T_1324, _T_1328) @[el2_lsu_bus_buffer.scala 365:79]
node _T_1330 = bits(obuf_sz_in, 1, 1) @[el2_lsu_bus_buffer.scala 365:129]
node _T_1331 = bits(obuf_addr_in, 1, 0) @[el2_lsu_bus_buffer.scala 365:147]
node _T_1332 = orr(_T_1331) @[el2_lsu_bus_buffer.scala 365:153]
node _T_1333 = eq(_T_1332, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 365:134]
node _T_1334 = and(_T_1330, _T_1333) @[el2_lsu_bus_buffer.scala 365:132]
node _T_1335 = or(_T_1329, _T_1334) @[el2_lsu_bus_buffer.scala 365:116]
node obuf_aligned_in = mux(ibuf_buf_byp, is_aligned_r, _T_1335) @[el2_lsu_bus_buffer.scala 365:28]
2020-11-06 21:58:23 +08:00
wire obuf_nosend_in : UInt<1>
obuf_nosend_in <= UInt<1>("h00")
wire obuf_rdrsp_pend : UInt<1>
obuf_rdrsp_pend <= UInt<1>("h00")
wire bus_rsp_read : UInt<1>
bus_rsp_read <= UInt<1>("h00")
wire bus_rsp_read_tag : UInt<3>
bus_rsp_read_tag <= UInt<1>("h00")
wire obuf_rdrsp_tag : UInt<3>
obuf_rdrsp_tag <= UInt<1>("h00")
wire obuf_write : UInt<1>
obuf_write <= UInt<1>("h00")
2020-11-08 16:40:12 +08:00
node _T_1336 = eq(obuf_nosend_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 373:44]
node _T_1337 = and(obuf_wr_en, _T_1336) @[el2_lsu_bus_buffer.scala 373:42]
node _T_1338 = eq(_T_1337, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 373:29]
node _T_1339 = and(_T_1338, obuf_rdrsp_pend) @[el2_lsu_bus_buffer.scala 373:61]
node _T_1340 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 373:116]
node _T_1341 = and(bus_rsp_read, _T_1340) @[el2_lsu_bus_buffer.scala 373:96]
node _T_1342 = eq(_T_1341, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 373:81]
node _T_1343 = and(_T_1339, _T_1342) @[el2_lsu_bus_buffer.scala 373:79]
node _T_1344 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 374:22]
node _T_1345 = and(bus_cmd_sent, _T_1344) @[el2_lsu_bus_buffer.scala 374:20]
node _T_1346 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 374:37]
node _T_1347 = and(_T_1345, _T_1346) @[el2_lsu_bus_buffer.scala 374:35]
node obuf_rdrsp_pend_in = or(_T_1343, _T_1347) @[el2_lsu_bus_buffer.scala 373:138]
2020-11-06 21:58:23 +08:00
wire obuf_tag0 : UInt<3>
obuf_tag0 <= UInt<1>("h00")
2020-11-08 16:40:12 +08:00
node _T_1348 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 376:46]
node _T_1349 = or(bus_cmd_sent, _T_1348) @[el2_lsu_bus_buffer.scala 376:44]
node obuf_rdrsp_tag_in = mux(_T_1349, obuf_tag0, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 376:30]
2020-11-06 21:58:23 +08:00
wire obuf_addr : UInt<32>
obuf_addr <= UInt<1>("h00")
wire obuf_sideeffect : UInt<1>
obuf_sideeffect <= UInt<1>("h00")
2020-11-08 16:40:12 +08:00
node _T_1350 = bits(obuf_addr_in, 31, 3) @[el2_lsu_bus_buffer.scala 379:34]
node _T_1351 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 379:52]
node _T_1352 = eq(_T_1350, _T_1351) @[el2_lsu_bus_buffer.scala 379:40]
node _T_1353 = and(_T_1352, obuf_aligned_in) @[el2_lsu_bus_buffer.scala 379:60]
node _T_1354 = eq(obuf_sideeffect, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 379:80]
node _T_1355 = and(_T_1353, _T_1354) @[el2_lsu_bus_buffer.scala 379:78]
node _T_1356 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 379:99]
node _T_1357 = and(_T_1355, _T_1356) @[el2_lsu_bus_buffer.scala 379:97]
node _T_1358 = eq(obuf_write_in, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 379:113]
node _T_1359 = and(_T_1357, _T_1358) @[el2_lsu_bus_buffer.scala 379:111]
node _T_1360 = eq(io.dec_tlu_external_ldfwd_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 379:130]
node _T_1361 = and(_T_1359, _T_1360) @[el2_lsu_bus_buffer.scala 379:128]
node _T_1362 = eq(obuf_nosend, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 380:20]
node _T_1363 = and(obuf_valid, _T_1362) @[el2_lsu_bus_buffer.scala 380:18]
node _T_1364 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 380:90]
node _T_1365 = and(bus_rsp_read, _T_1364) @[el2_lsu_bus_buffer.scala 380:70]
node _T_1366 = eq(_T_1365, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 380:55]
node _T_1367 = and(obuf_rdrsp_pend, _T_1366) @[el2_lsu_bus_buffer.scala 380:53]
node _T_1368 = or(_T_1363, _T_1367) @[el2_lsu_bus_buffer.scala 380:34]
node _T_1369 = and(_T_1361, _T_1368) @[el2_lsu_bus_buffer.scala 379:165]
obuf_nosend_in <= _T_1369 @[el2_lsu_bus_buffer.scala 379:18]
node _T_1370 = bits(io.lsu_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 381:60]
node _T_1371 = cat(ldst_byteen_lo_r, UInt<4>("h00")) @[Cat.scala 29:58]
node _T_1372 = cat(UInt<4>("h00"), ldst_byteen_lo_r) @[Cat.scala 29:58]
node _T_1373 = mux(_T_1370, _T_1371, _T_1372) @[el2_lsu_bus_buffer.scala 381:46]
2020-11-08 17:42:22 +08:00
node _T_1374 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1375 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1376 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1377 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
2020-11-08 16:40:12 +08:00
node _T_1378 = mux(_T_1374, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1379 = mux(_T_1375, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1380 = mux(_T_1376, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1381 = mux(_T_1377, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1382 = or(_T_1378, _T_1379) @[Mux.scala 27:72]
node _T_1383 = or(_T_1382, _T_1380) @[Mux.scala 27:72]
node _T_1384 = or(_T_1383, _T_1381) @[Mux.scala 27:72]
wire _T_1385 : UInt<32> @[Mux.scala 27:72]
_T_1385 <= _T_1384 @[Mux.scala 27:72]
node _T_1386 = bits(_T_1385, 2, 2) @[el2_lsu_bus_buffer.scala 382:36]
node _T_1387 = bits(_T_1386, 0, 0) @[el2_lsu_bus_buffer.scala 382:46]
2020-11-08 17:42:22 +08:00
node _T_1388 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1389 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1390 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1391 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
2020-11-08 16:40:12 +08:00
node _T_1392 = mux(_T_1388, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1393 = mux(_T_1389, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1394 = mux(_T_1390, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1395 = mux(_T_1391, buf_byteen[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1396 = or(_T_1392, _T_1393) @[Mux.scala 27:72]
node _T_1397 = or(_T_1396, _T_1394) @[Mux.scala 27:72]
node _T_1398 = or(_T_1397, _T_1395) @[Mux.scala 27:72]
wire _T_1399 : UInt<4> @[Mux.scala 27:72]
_T_1399 <= _T_1398 @[Mux.scala 27:72]
node _T_1400 = cat(_T_1399, UInt<4>("h00")) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_1401 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1402 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1403 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1404 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
2020-11-08 16:40:12 +08:00
node _T_1405 = mux(_T_1401, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1406 = mux(_T_1402, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1407 = mux(_T_1403, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1408 = mux(_T_1404, buf_byteen[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1409 = or(_T_1405, _T_1406) @[Mux.scala 27:72]
node _T_1410 = or(_T_1409, _T_1407) @[Mux.scala 27:72]
node _T_1411 = or(_T_1410, _T_1408) @[Mux.scala 27:72]
wire _T_1412 : UInt<4> @[Mux.scala 27:72]
_T_1412 <= _T_1411 @[Mux.scala 27:72]
node _T_1413 = cat(UInt<4>("h00"), _T_1412) @[Cat.scala 29:58]
node _T_1414 = mux(_T_1387, _T_1400, _T_1413) @[el2_lsu_bus_buffer.scala 382:8]
node obuf_byteen0_in = mux(ibuf_buf_byp, _T_1373, _T_1414) @[el2_lsu_bus_buffer.scala 381:28]
node _T_1415 = bits(io.end_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 383:60]
node _T_1416 = cat(ldst_byteen_hi_r, UInt<4>("h00")) @[Cat.scala 29:58]
node _T_1417 = cat(UInt<4>("h00"), ldst_byteen_hi_r) @[Cat.scala 29:58]
node _T_1418 = mux(_T_1415, _T_1416, _T_1417) @[el2_lsu_bus_buffer.scala 383:46]
node _T_1419 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1420 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1421 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1422 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1423 = mux(_T_1419, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1424 = mux(_T_1420, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1425 = mux(_T_1421, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1426 = mux(_T_1422, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1427 = or(_T_1423, _T_1424) @[Mux.scala 27:72]
node _T_1428 = or(_T_1427, _T_1425) @[Mux.scala 27:72]
node _T_1429 = or(_T_1428, _T_1426) @[Mux.scala 27:72]
wire _T_1430 : UInt<32> @[Mux.scala 27:72]
_T_1430 <= _T_1429 @[Mux.scala 27:72]
node _T_1431 = bits(_T_1430, 2, 2) @[el2_lsu_bus_buffer.scala 384:36]
node _T_1432 = bits(_T_1431, 0, 0) @[el2_lsu_bus_buffer.scala 384:46]
node _T_1433 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1434 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1435 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1436 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1437 = mux(_T_1433, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1438 = mux(_T_1434, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1439 = mux(_T_1435, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1440 = mux(_T_1436, buf_byteen[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1441 = or(_T_1437, _T_1438) @[Mux.scala 27:72]
node _T_1442 = or(_T_1441, _T_1439) @[Mux.scala 27:72]
node _T_1443 = or(_T_1442, _T_1440) @[Mux.scala 27:72]
wire _T_1444 : UInt<4> @[Mux.scala 27:72]
_T_1444 <= _T_1443 @[Mux.scala 27:72]
node _T_1445 = cat(_T_1444, UInt<4>("h00")) @[Cat.scala 29:58]
node _T_1446 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1447 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1448 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1449 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1450 = mux(_T_1446, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1451 = mux(_T_1447, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1452 = mux(_T_1448, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1453 = mux(_T_1449, buf_byteen[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1454 = or(_T_1450, _T_1451) @[Mux.scala 27:72]
node _T_1455 = or(_T_1454, _T_1452) @[Mux.scala 27:72]
node _T_1456 = or(_T_1455, _T_1453) @[Mux.scala 27:72]
wire _T_1457 : UInt<4> @[Mux.scala 27:72]
_T_1457 <= _T_1456 @[Mux.scala 27:72]
node _T_1458 = cat(UInt<4>("h00"), _T_1457) @[Cat.scala 29:58]
node _T_1459 = mux(_T_1432, _T_1445, _T_1458) @[el2_lsu_bus_buffer.scala 384:8]
node obuf_byteen1_in = mux(ibuf_buf_byp, _T_1418, _T_1459) @[el2_lsu_bus_buffer.scala 383:28]
node _T_1460 = bits(io.lsu_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 386:58]
node _T_1461 = cat(store_data_lo_r, UInt<32>("h00")) @[Cat.scala 29:58]
node _T_1462 = cat(UInt<32>("h00"), store_data_lo_r) @[Cat.scala 29:58]
node _T_1463 = mux(_T_1460, _T_1461, _T_1462) @[el2_lsu_bus_buffer.scala 386:44]
2020-11-08 17:42:22 +08:00
node _T_1464 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1465 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1466 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1467 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
2020-11-08 16:40:12 +08:00
node _T_1468 = mux(_T_1464, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1469 = mux(_T_1465, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1470 = mux(_T_1466, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1471 = mux(_T_1467, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1472 = or(_T_1468, _T_1469) @[Mux.scala 27:72]
node _T_1473 = or(_T_1472, _T_1470) @[Mux.scala 27:72]
node _T_1474 = or(_T_1473, _T_1471) @[Mux.scala 27:72]
wire _T_1475 : UInt<32> @[Mux.scala 27:72]
_T_1475 <= _T_1474 @[Mux.scala 27:72]
node _T_1476 = bits(_T_1475, 2, 2) @[el2_lsu_bus_buffer.scala 387:36]
node _T_1477 = bits(_T_1476, 0, 0) @[el2_lsu_bus_buffer.scala 387:46]
2020-11-08 17:42:22 +08:00
node _T_1478 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1479 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1480 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1481 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
2020-11-08 16:40:12 +08:00
node _T_1482 = mux(_T_1478, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1483 = mux(_T_1479, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1484 = mux(_T_1480, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1485 = mux(_T_1481, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1486 = or(_T_1482, _T_1483) @[Mux.scala 27:72]
node _T_1487 = or(_T_1486, _T_1484) @[Mux.scala 27:72]
node _T_1488 = or(_T_1487, _T_1485) @[Mux.scala 27:72]
wire _T_1489 : UInt<32> @[Mux.scala 27:72]
_T_1489 <= _T_1488 @[Mux.scala 27:72]
node _T_1490 = cat(_T_1489, UInt<32>("h00")) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_1491 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1492 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1493 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1494 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
2020-11-08 16:40:12 +08:00
node _T_1495 = mux(_T_1491, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1496 = mux(_T_1492, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1497 = mux(_T_1493, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1498 = mux(_T_1494, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1499 = or(_T_1495, _T_1496) @[Mux.scala 27:72]
node _T_1500 = or(_T_1499, _T_1497) @[Mux.scala 27:72]
node _T_1501 = or(_T_1500, _T_1498) @[Mux.scala 27:72]
wire _T_1502 : UInt<32> @[Mux.scala 27:72]
_T_1502 <= _T_1501 @[Mux.scala 27:72]
node _T_1503 = cat(UInt<32>("h00"), _T_1502) @[Cat.scala 29:58]
node _T_1504 = mux(_T_1477, _T_1490, _T_1503) @[el2_lsu_bus_buffer.scala 387:8]
node obuf_data0_in = mux(ibuf_buf_byp, _T_1463, _T_1504) @[el2_lsu_bus_buffer.scala 386:26]
node _T_1505 = bits(io.lsu_addr_r, 2, 2) @[el2_lsu_bus_buffer.scala 388:58]
node _T_1506 = cat(store_data_hi_r, UInt<32>("h00")) @[Cat.scala 29:58]
node _T_1507 = cat(UInt<32>("h00"), store_data_hi_r) @[Cat.scala 29:58]
node _T_1508 = mux(_T_1505, _T_1506, _T_1507) @[el2_lsu_bus_buffer.scala 388:44]
node _T_1509 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1510 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1511 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1512 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1513 = mux(_T_1509, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1514 = mux(_T_1510, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1515 = mux(_T_1511, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1516 = mux(_T_1512, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1517 = or(_T_1513, _T_1514) @[Mux.scala 27:72]
node _T_1518 = or(_T_1517, _T_1515) @[Mux.scala 27:72]
node _T_1519 = or(_T_1518, _T_1516) @[Mux.scala 27:72]
wire _T_1520 : UInt<32> @[Mux.scala 27:72]
_T_1520 <= _T_1519 @[Mux.scala 27:72]
node _T_1521 = bits(_T_1520, 2, 2) @[el2_lsu_bus_buffer.scala 389:36]
node _T_1522 = bits(_T_1521, 0, 0) @[el2_lsu_bus_buffer.scala 389:46]
node _T_1523 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1524 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1525 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1526 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1527 = mux(_T_1523, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1528 = mux(_T_1524, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1529 = mux(_T_1525, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1530 = mux(_T_1526, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1531 = or(_T_1527, _T_1528) @[Mux.scala 27:72]
node _T_1532 = or(_T_1531, _T_1529) @[Mux.scala 27:72]
node _T_1533 = or(_T_1532, _T_1530) @[Mux.scala 27:72]
wire _T_1534 : UInt<32> @[Mux.scala 27:72]
_T_1534 <= _T_1533 @[Mux.scala 27:72]
node _T_1535 = cat(_T_1534, UInt<32>("h00")) @[Cat.scala 29:58]
node _T_1536 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1537 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1538 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1539 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1540 = mux(_T_1536, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1541 = mux(_T_1537, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1542 = mux(_T_1538, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1543 = mux(_T_1539, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1544 = or(_T_1540, _T_1541) @[Mux.scala 27:72]
node _T_1545 = or(_T_1544, _T_1542) @[Mux.scala 27:72]
node _T_1546 = or(_T_1545, _T_1543) @[Mux.scala 27:72]
wire _T_1547 : UInt<32> @[Mux.scala 27:72]
_T_1547 <= _T_1546 @[Mux.scala 27:72]
node _T_1548 = cat(UInt<32>("h00"), _T_1547) @[Cat.scala 29:58]
node _T_1549 = mux(_T_1522, _T_1535, _T_1548) @[el2_lsu_bus_buffer.scala 389:8]
node obuf_data1_in = mux(ibuf_buf_byp, _T_1508, _T_1549) @[el2_lsu_bus_buffer.scala 388:26]
node _T_1550 = bits(obuf_byteen0_in, 0, 0) @[el2_lsu_bus_buffer.scala 390:59]
node _T_1551 = bits(obuf_byteen1_in, 0, 0) @[el2_lsu_bus_buffer.scala 390:97]
node _T_1552 = and(obuf_merge_en, _T_1551) @[el2_lsu_bus_buffer.scala 390:80]
node _T_1553 = or(_T_1550, _T_1552) @[el2_lsu_bus_buffer.scala 390:63]
node _T_1554 = bits(obuf_byteen0_in, 1, 1) @[el2_lsu_bus_buffer.scala 390:59]
node _T_1555 = bits(obuf_byteen1_in, 1, 1) @[el2_lsu_bus_buffer.scala 390:97]
node _T_1556 = and(obuf_merge_en, _T_1555) @[el2_lsu_bus_buffer.scala 390:80]
node _T_1557 = or(_T_1554, _T_1556) @[el2_lsu_bus_buffer.scala 390:63]
node _T_1558 = bits(obuf_byteen0_in, 2, 2) @[el2_lsu_bus_buffer.scala 390:59]
node _T_1559 = bits(obuf_byteen1_in, 2, 2) @[el2_lsu_bus_buffer.scala 390:97]
node _T_1560 = and(obuf_merge_en, _T_1559) @[el2_lsu_bus_buffer.scala 390:80]
node _T_1561 = or(_T_1558, _T_1560) @[el2_lsu_bus_buffer.scala 390:63]
node _T_1562 = bits(obuf_byteen0_in, 3, 3) @[el2_lsu_bus_buffer.scala 390:59]
node _T_1563 = bits(obuf_byteen1_in, 3, 3) @[el2_lsu_bus_buffer.scala 390:97]
node _T_1564 = and(obuf_merge_en, _T_1563) @[el2_lsu_bus_buffer.scala 390:80]
node _T_1565 = or(_T_1562, _T_1564) @[el2_lsu_bus_buffer.scala 390:63]
node _T_1566 = bits(obuf_byteen0_in, 4, 4) @[el2_lsu_bus_buffer.scala 390:59]
node _T_1567 = bits(obuf_byteen1_in, 4, 4) @[el2_lsu_bus_buffer.scala 390:97]
node _T_1568 = and(obuf_merge_en, _T_1567) @[el2_lsu_bus_buffer.scala 390:80]
node _T_1569 = or(_T_1566, _T_1568) @[el2_lsu_bus_buffer.scala 390:63]
node _T_1570 = bits(obuf_byteen0_in, 5, 5) @[el2_lsu_bus_buffer.scala 390:59]
node _T_1571 = bits(obuf_byteen1_in, 5, 5) @[el2_lsu_bus_buffer.scala 390:97]
node _T_1572 = and(obuf_merge_en, _T_1571) @[el2_lsu_bus_buffer.scala 390:80]
node _T_1573 = or(_T_1570, _T_1572) @[el2_lsu_bus_buffer.scala 390:63]
node _T_1574 = bits(obuf_byteen0_in, 6, 6) @[el2_lsu_bus_buffer.scala 390:59]
node _T_1575 = bits(obuf_byteen1_in, 6, 6) @[el2_lsu_bus_buffer.scala 390:97]
node _T_1576 = and(obuf_merge_en, _T_1575) @[el2_lsu_bus_buffer.scala 390:80]
node _T_1577 = or(_T_1574, _T_1576) @[el2_lsu_bus_buffer.scala 390:63]
node _T_1578 = bits(obuf_byteen0_in, 7, 7) @[el2_lsu_bus_buffer.scala 390:59]
node _T_1579 = bits(obuf_byteen1_in, 7, 7) @[el2_lsu_bus_buffer.scala 390:97]
node _T_1580 = and(obuf_merge_en, _T_1579) @[el2_lsu_bus_buffer.scala 390:80]
node _T_1581 = or(_T_1578, _T_1580) @[el2_lsu_bus_buffer.scala 390:63]
node _T_1582 = cat(_T_1581, _T_1577) @[Cat.scala 29:58]
node _T_1583 = cat(_T_1582, _T_1573) @[Cat.scala 29:58]
node _T_1584 = cat(_T_1583, _T_1569) @[Cat.scala 29:58]
node _T_1585 = cat(_T_1584, _T_1565) @[Cat.scala 29:58]
node _T_1586 = cat(_T_1585, _T_1561) @[Cat.scala 29:58]
node _T_1587 = cat(_T_1586, _T_1557) @[Cat.scala 29:58]
node obuf_byteen_in = cat(_T_1587, _T_1553) @[Cat.scala 29:58]
node _T_1588 = bits(obuf_byteen1_in, 0, 0) @[el2_lsu_bus_buffer.scala 391:76]
node _T_1589 = and(obuf_merge_en, _T_1588) @[el2_lsu_bus_buffer.scala 391:59]
node _T_1590 = bits(obuf_data1_in, 7, 0) @[el2_lsu_bus_buffer.scala 391:94]
node _T_1591 = bits(obuf_data0_in, 7, 0) @[el2_lsu_bus_buffer.scala 391:123]
node _T_1592 = mux(_T_1589, _T_1590, _T_1591) @[el2_lsu_bus_buffer.scala 391:44]
node _T_1593 = bits(obuf_byteen1_in, 1, 1) @[el2_lsu_bus_buffer.scala 391:76]
node _T_1594 = and(obuf_merge_en, _T_1593) @[el2_lsu_bus_buffer.scala 391:59]
node _T_1595 = bits(obuf_data1_in, 15, 8) @[el2_lsu_bus_buffer.scala 391:94]
node _T_1596 = bits(obuf_data0_in, 15, 8) @[el2_lsu_bus_buffer.scala 391:123]
node _T_1597 = mux(_T_1594, _T_1595, _T_1596) @[el2_lsu_bus_buffer.scala 391:44]
node _T_1598 = bits(obuf_byteen1_in, 2, 2) @[el2_lsu_bus_buffer.scala 391:76]
node _T_1599 = and(obuf_merge_en, _T_1598) @[el2_lsu_bus_buffer.scala 391:59]
node _T_1600 = bits(obuf_data1_in, 23, 16) @[el2_lsu_bus_buffer.scala 391:94]
node _T_1601 = bits(obuf_data0_in, 23, 16) @[el2_lsu_bus_buffer.scala 391:123]
node _T_1602 = mux(_T_1599, _T_1600, _T_1601) @[el2_lsu_bus_buffer.scala 391:44]
node _T_1603 = bits(obuf_byteen1_in, 3, 3) @[el2_lsu_bus_buffer.scala 391:76]
node _T_1604 = and(obuf_merge_en, _T_1603) @[el2_lsu_bus_buffer.scala 391:59]
node _T_1605 = bits(obuf_data1_in, 31, 24) @[el2_lsu_bus_buffer.scala 391:94]
node _T_1606 = bits(obuf_data0_in, 31, 24) @[el2_lsu_bus_buffer.scala 391:123]
node _T_1607 = mux(_T_1604, _T_1605, _T_1606) @[el2_lsu_bus_buffer.scala 391:44]
node _T_1608 = bits(obuf_byteen1_in, 4, 4) @[el2_lsu_bus_buffer.scala 391:76]
node _T_1609 = and(obuf_merge_en, _T_1608) @[el2_lsu_bus_buffer.scala 391:59]
node _T_1610 = bits(obuf_data1_in, 39, 32) @[el2_lsu_bus_buffer.scala 391:94]
node _T_1611 = bits(obuf_data0_in, 39, 32) @[el2_lsu_bus_buffer.scala 391:123]
node _T_1612 = mux(_T_1609, _T_1610, _T_1611) @[el2_lsu_bus_buffer.scala 391:44]
node _T_1613 = bits(obuf_byteen1_in, 5, 5) @[el2_lsu_bus_buffer.scala 391:76]
node _T_1614 = and(obuf_merge_en, _T_1613) @[el2_lsu_bus_buffer.scala 391:59]
node _T_1615 = bits(obuf_data1_in, 47, 40) @[el2_lsu_bus_buffer.scala 391:94]
node _T_1616 = bits(obuf_data0_in, 47, 40) @[el2_lsu_bus_buffer.scala 391:123]
node _T_1617 = mux(_T_1614, _T_1615, _T_1616) @[el2_lsu_bus_buffer.scala 391:44]
node _T_1618 = bits(obuf_byteen1_in, 6, 6) @[el2_lsu_bus_buffer.scala 391:76]
node _T_1619 = and(obuf_merge_en, _T_1618) @[el2_lsu_bus_buffer.scala 391:59]
node _T_1620 = bits(obuf_data1_in, 55, 48) @[el2_lsu_bus_buffer.scala 391:94]
node _T_1621 = bits(obuf_data0_in, 55, 48) @[el2_lsu_bus_buffer.scala 391:123]
node _T_1622 = mux(_T_1619, _T_1620, _T_1621) @[el2_lsu_bus_buffer.scala 391:44]
node _T_1623 = bits(obuf_byteen1_in, 7, 7) @[el2_lsu_bus_buffer.scala 391:76]
node _T_1624 = and(obuf_merge_en, _T_1623) @[el2_lsu_bus_buffer.scala 391:59]
node _T_1625 = bits(obuf_data1_in, 63, 56) @[el2_lsu_bus_buffer.scala 391:94]
node _T_1626 = bits(obuf_data0_in, 63, 56) @[el2_lsu_bus_buffer.scala 391:123]
node _T_1627 = mux(_T_1624, _T_1625, _T_1626) @[el2_lsu_bus_buffer.scala 391:44]
node _T_1628 = cat(_T_1627, _T_1622) @[Cat.scala 29:58]
node _T_1629 = cat(_T_1628, _T_1617) @[Cat.scala 29:58]
node _T_1630 = cat(_T_1629, _T_1612) @[Cat.scala 29:58]
node _T_1631 = cat(_T_1630, _T_1607) @[Cat.scala 29:58]
node _T_1632 = cat(_T_1631, _T_1602) @[Cat.scala 29:58]
node _T_1633 = cat(_T_1632, _T_1597) @[Cat.scala 29:58]
node obuf_data_in = cat(_T_1633, _T_1592) @[Cat.scala 29:58]
io.wdata_in <= obuf_data_in @[el2_lsu_bus_buffer.scala 392:15]
wire buf_dualhi : UInt<1>[4] @[el2_lsu_bus_buffer.scala 393:24]
buf_dualhi[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 394:14]
buf_dualhi[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 394:14]
buf_dualhi[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 394:14]
buf_dualhi[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 394:14]
2020-11-08 17:42:22 +08:00
node _T_1634 = neq(CmdPtr0, Cmdptr1) @[el2_lsu_bus_buffer.scala 395:30]
2020-11-08 16:40:12 +08:00
node _T_1635 = and(_T_1634, found_cmdptr0) @[el2_lsu_bus_buffer.scala 395:43]
node _T_1636 = and(_T_1635, found_cmdptr1) @[el2_lsu_bus_buffer.scala 395:59]
2020-11-08 17:42:22 +08:00
node _T_1637 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1638 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1639 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1640 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
2020-11-08 16:40:12 +08:00
node _T_1641 = mux(_T_1637, buf_state[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1642 = mux(_T_1638, buf_state[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1643 = mux(_T_1639, buf_state[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1644 = mux(_T_1640, buf_state[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1645 = or(_T_1641, _T_1642) @[Mux.scala 27:72]
node _T_1646 = or(_T_1645, _T_1643) @[Mux.scala 27:72]
node _T_1647 = or(_T_1646, _T_1644) @[Mux.scala 27:72]
wire _T_1648 : UInt<3> @[Mux.scala 27:72]
_T_1648 <= _T_1647 @[Mux.scala 27:72]
node _T_1649 = eq(_T_1648, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 395:107]
node _T_1650 = and(_T_1636, _T_1649) @[el2_lsu_bus_buffer.scala 395:75]
node _T_1651 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1652 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1653 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1654 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1655 = mux(_T_1651, buf_state[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1656 = mux(_T_1652, buf_state[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1657 = mux(_T_1653, buf_state[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1658 = mux(_T_1654, buf_state[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1659 = or(_T_1655, _T_1656) @[Mux.scala 27:72]
node _T_1660 = or(_T_1659, _T_1657) @[Mux.scala 27:72]
node _T_1661 = or(_T_1660, _T_1658) @[Mux.scala 27:72]
wire _T_1662 : UInt<3> @[Mux.scala 27:72]
_T_1662 <= _T_1661 @[Mux.scala 27:72]
node _T_1663 = eq(_T_1662, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 395:150]
node _T_1664 = and(_T_1650, _T_1663) @[el2_lsu_bus_buffer.scala 395:118]
node _T_1665 = cat(buf_cmd_state_bus_en[3], buf_cmd_state_bus_en[2]) @[Cat.scala 29:58]
node _T_1666 = cat(_T_1665, buf_cmd_state_bus_en[1]) @[Cat.scala 29:58]
node _T_1667 = cat(_T_1666, buf_cmd_state_bus_en[0]) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_1668 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1669 = bits(_T_1667, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1670 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1671 = bits(_T_1667, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1672 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1673 = bits(_T_1667, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1674 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1675 = bits(_T_1667, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1676 = mux(_T_1668, _T_1669, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1677 = mux(_T_1670, _T_1671, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1678 = mux(_T_1672, _T_1673, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1679 = mux(_T_1674, _T_1675, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1680 = or(_T_1676, _T_1677) @[Mux.scala 27:72]
node _T_1681 = or(_T_1680, _T_1678) @[Mux.scala 27:72]
node _T_1682 = or(_T_1681, _T_1679) @[Mux.scala 27:72]
wire _T_1683 : UInt<1> @[Mux.scala 27:72]
_T_1683 <= _T_1682 @[Mux.scala 27:72]
node _T_1684 = eq(_T_1683, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 396:3]
node _T_1685 = and(_T_1664, _T_1684) @[el2_lsu_bus_buffer.scala 395:161]
2020-11-08 17:42:22 +08:00
node _T_1686 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1687 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1688 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1689 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1690 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1691 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1692 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1693 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1694 = mux(_T_1686, _T_1687, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1695 = mux(_T_1688, _T_1689, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1696 = mux(_T_1690, _T_1691, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1697 = mux(_T_1692, _T_1693, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1698 = or(_T_1694, _T_1695) @[Mux.scala 27:72]
node _T_1699 = or(_T_1698, _T_1696) @[Mux.scala 27:72]
node _T_1700 = or(_T_1699, _T_1697) @[Mux.scala 27:72]
wire _T_1701 : UInt<1> @[Mux.scala 27:72]
_T_1701 <= _T_1700 @[Mux.scala 27:72]
node _T_1702 = eq(_T_1701, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 396:85]
node _T_1703 = and(_T_1685, _T_1702) @[el2_lsu_bus_buffer.scala 396:83]
2020-11-08 17:42:22 +08:00
node _T_1704 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1705 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1706 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1707 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1708 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1709 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1710 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1711 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1712 = mux(_T_1704, _T_1705, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1713 = mux(_T_1706, _T_1707, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1714 = mux(_T_1708, _T_1709, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1715 = mux(_T_1710, _T_1711, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1716 = or(_T_1712, _T_1713) @[Mux.scala 27:72]
node _T_1717 = or(_T_1716, _T_1714) @[Mux.scala 27:72]
node _T_1718 = or(_T_1717, _T_1715) @[Mux.scala 27:72]
wire _T_1719 : UInt<1> @[Mux.scala 27:72]
_T_1719 <= _T_1718 @[Mux.scala 27:72]
node _T_1720 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_1721 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1722 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_1723 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1724 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_1725 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1726 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_1727 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1728 = mux(_T_1720, _T_1721, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1729 = mux(_T_1722, _T_1723, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1730 = mux(_T_1724, _T_1725, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1731 = mux(_T_1726, _T_1727, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1732 = or(_T_1728, _T_1729) @[Mux.scala 27:72]
node _T_1733 = or(_T_1732, _T_1730) @[Mux.scala 27:72]
node _T_1734 = or(_T_1733, _T_1731) @[Mux.scala 27:72]
wire _T_1735 : UInt<1> @[Mux.scala 27:72]
_T_1735 <= _T_1734 @[Mux.scala 27:72]
node _T_1736 = and(_T_1719, _T_1735) @[el2_lsu_bus_buffer.scala 397:36]
2020-11-08 17:42:22 +08:00
node _T_1737 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1738 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1739 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1740 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
2020-11-08 16:40:12 +08:00
node _T_1741 = mux(_T_1737, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1742 = mux(_T_1738, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1743 = mux(_T_1739, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1744 = mux(_T_1740, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1745 = or(_T_1741, _T_1742) @[Mux.scala 27:72]
node _T_1746 = or(_T_1745, _T_1743) @[Mux.scala 27:72]
node _T_1747 = or(_T_1746, _T_1744) @[Mux.scala 27:72]
wire _T_1748 : UInt<32> @[Mux.scala 27:72]
_T_1748 <= _T_1747 @[Mux.scala 27:72]
node _T_1749 = bits(_T_1748, 31, 3) @[el2_lsu_bus_buffer.scala 398:33]
node _T_1750 = eq(Cmdptr1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1751 = eq(Cmdptr1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1752 = eq(Cmdptr1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1753 = eq(Cmdptr1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_1754 = mux(_T_1750, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1755 = mux(_T_1751, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1756 = mux(_T_1752, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1757 = mux(_T_1753, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1758 = or(_T_1754, _T_1755) @[Mux.scala 27:72]
node _T_1759 = or(_T_1758, _T_1756) @[Mux.scala 27:72]
node _T_1760 = or(_T_1759, _T_1757) @[Mux.scala 27:72]
wire _T_1761 : UInt<32> @[Mux.scala 27:72]
_T_1761 <= _T_1760 @[Mux.scala 27:72]
node _T_1762 = bits(_T_1761, 31, 3) @[el2_lsu_bus_buffer.scala 398:69]
node _T_1763 = eq(_T_1749, _T_1762) @[el2_lsu_bus_buffer.scala 398:39]
node _T_1764 = and(_T_1736, _T_1763) @[el2_lsu_bus_buffer.scala 397:67]
node _T_1765 = eq(bus_coalescing_disable, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 398:79]
node _T_1766 = and(_T_1764, _T_1765) @[el2_lsu_bus_buffer.scala 398:77]
node _T_1767 = eq(UInt<1>("h01"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 398:105]
node _T_1768 = and(_T_1766, _T_1767) @[el2_lsu_bus_buffer.scala 398:103]
2020-11-08 17:42:22 +08:00
node _T_1769 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1770 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1771 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1772 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1773 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1774 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1775 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1776 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1777 = mux(_T_1769, _T_1770, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1778 = mux(_T_1771, _T_1772, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1779 = mux(_T_1773, _T_1774, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1780 = mux(_T_1775, _T_1776, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1781 = or(_T_1777, _T_1778) @[Mux.scala 27:72]
node _T_1782 = or(_T_1781, _T_1779) @[Mux.scala 27:72]
node _T_1783 = or(_T_1782, _T_1780) @[Mux.scala 27:72]
wire _T_1784 : UInt<1> @[Mux.scala 27:72]
_T_1784 <= _T_1783 @[Mux.scala 27:72]
node _T_1785 = eq(_T_1784, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 399:6]
node _T_1786 = cat(buf_dual[3], buf_dual[2]) @[Cat.scala 29:58]
node _T_1787 = cat(_T_1786, buf_dual[1]) @[Cat.scala 29:58]
node _T_1788 = cat(_T_1787, buf_dual[0]) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_1789 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1790 = bits(_T_1788, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1791 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1792 = bits(_T_1788, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1793 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1794 = bits(_T_1788, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1795 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1796 = bits(_T_1788, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1797 = mux(_T_1789, _T_1790, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1798 = mux(_T_1791, _T_1792, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1799 = mux(_T_1793, _T_1794, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1800 = mux(_T_1795, _T_1796, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1801 = or(_T_1797, _T_1798) @[Mux.scala 27:72]
node _T_1802 = or(_T_1801, _T_1799) @[Mux.scala 27:72]
node _T_1803 = or(_T_1802, _T_1800) @[Mux.scala 27:72]
wire _T_1804 : UInt<1> @[Mux.scala 27:72]
_T_1804 <= _T_1803 @[Mux.scala 27:72]
node _T_1805 = and(_T_1785, _T_1804) @[el2_lsu_bus_buffer.scala 399:36]
node _T_1806 = cat(buf_dualhi[3], buf_dualhi[2]) @[Cat.scala 29:58]
node _T_1807 = cat(_T_1806, buf_dualhi[1]) @[Cat.scala 29:58]
node _T_1808 = cat(_T_1807, buf_dualhi[0]) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_1809 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1810 = bits(_T_1808, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1811 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1812 = bits(_T_1808, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1813 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1814 = bits(_T_1808, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1815 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1816 = bits(_T_1808, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1817 = mux(_T_1809, _T_1810, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1818 = mux(_T_1811, _T_1812, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1819 = mux(_T_1813, _T_1814, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1820 = mux(_T_1815, _T_1816, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1821 = or(_T_1817, _T_1818) @[Mux.scala 27:72]
node _T_1822 = or(_T_1821, _T_1819) @[Mux.scala 27:72]
node _T_1823 = or(_T_1822, _T_1820) @[Mux.scala 27:72]
wire _T_1824 : UInt<1> @[Mux.scala 27:72]
_T_1824 <= _T_1823 @[Mux.scala 27:72]
node _T_1825 = eq(_T_1824, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 399:107]
node _T_1826 = and(_T_1805, _T_1825) @[el2_lsu_bus_buffer.scala 399:105]
node _T_1827 = cat(buf_samedw[3], buf_samedw[2]) @[Cat.scala 29:58]
node _T_1828 = cat(_T_1827, buf_samedw[1]) @[Cat.scala 29:58]
node _T_1829 = cat(_T_1828, buf_samedw[0]) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_1830 = eq(CmdPtr0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1831 = bits(_T_1829, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1832 = eq(CmdPtr0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1833 = bits(_T_1829, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1834 = eq(CmdPtr0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1835 = bits(_T_1829, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
2020-11-08 17:42:22 +08:00
node _T_1836 = eq(CmdPtr0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
2020-11-08 16:40:12 +08:00
node _T_1837 = bits(_T_1829, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_1838 = mux(_T_1830, _T_1831, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1839 = mux(_T_1832, _T_1833, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1840 = mux(_T_1834, _T_1835, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1841 = mux(_T_1836, _T_1837, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_1842 = or(_T_1838, _T_1839) @[Mux.scala 27:72]
node _T_1843 = or(_T_1842, _T_1840) @[Mux.scala 27:72]
node _T_1844 = or(_T_1843, _T_1841) @[Mux.scala 27:72]
wire _T_1845 : UInt<1> @[Mux.scala 27:72]
_T_1845 <= _T_1844 @[Mux.scala 27:72]
node _T_1846 = and(_T_1826, _T_1845) @[el2_lsu_bus_buffer.scala 399:177]
node _T_1847 = or(_T_1768, _T_1846) @[el2_lsu_bus_buffer.scala 398:126]
node _T_1848 = and(_T_1703, _T_1847) @[el2_lsu_bus_buffer.scala 396:120]
node _T_1849 = and(ibuf_buf_byp, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 400:19]
node _T_1850 = and(_T_1849, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 400:35]
node _T_1851 = or(_T_1848, _T_1850) @[el2_lsu_bus_buffer.scala 399:251]
obuf_merge_en <= _T_1851 @[el2_lsu_bus_buffer.scala 395:17]
reg obuf_wr_enQ : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 402:55]
obuf_wr_enQ <= obuf_wr_en @[el2_lsu_bus_buffer.scala 402:55]
node _T_1852 = mux(obuf_wr_en, UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 403:58]
node _T_1853 = eq(obuf_rst, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 403:93]
node _T_1854 = and(_T_1852, _T_1853) @[el2_lsu_bus_buffer.scala 403:91]
reg _T_1855 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 403:54]
_T_1855 <= _T_1854 @[el2_lsu_bus_buffer.scala 403:54]
obuf_valid <= _T_1855 @[el2_lsu_bus_buffer.scala 403:14]
reg _T_1856 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when obuf_wr_en : @[Reg.scala 28:19]
2020-11-08 16:40:12 +08:00
_T_1856 <= obuf_nosend_in @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 16:40:12 +08:00
obuf_nosend <= _T_1856 @[el2_lsu_bus_buffer.scala 404:15]
reg _T_1857 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 405:54]
_T_1857 <= obuf_cmd_done_in @[el2_lsu_bus_buffer.scala 405:54]
obuf_cmd_done <= _T_1857 @[el2_lsu_bus_buffer.scala 405:17]
reg _T_1858 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 406:55]
_T_1858 <= obuf_data_done_in @[el2_lsu_bus_buffer.scala 406:55]
obuf_data_done <= _T_1858 @[el2_lsu_bus_buffer.scala 406:18]
reg _T_1859 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 407:56]
_T_1859 <= obuf_rdrsp_pend_in @[el2_lsu_bus_buffer.scala 407:56]
obuf_rdrsp_pend <= _T_1859 @[el2_lsu_bus_buffer.scala 407:19]
reg _T_1860 : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 408:55]
_T_1860 <= obuf_rdrsp_tag_in @[el2_lsu_bus_buffer.scala 408:55]
obuf_rdrsp_tag <= _T_1860 @[el2_lsu_bus_buffer.scala 408:18]
reg _T_1861 : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when obuf_wr_en : @[Reg.scala 28:19]
2020-11-08 16:40:12 +08:00
_T_1861 <= obuf_tag0_in @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 16:40:12 +08:00
obuf_tag0 <= _T_1861 @[el2_lsu_bus_buffer.scala 409:13]
2020-11-06 21:58:23 +08:00
reg obuf_tag1 : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when obuf_wr_en : @[Reg.scala 28:19]
obuf_tag1 <= obuf_tag1_in @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
reg obuf_merge : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when obuf_wr_en : @[Reg.scala 28:19]
obuf_merge <= obuf_merge_en @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-08 16:40:12 +08:00
reg _T_1862 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when obuf_wr_en : @[Reg.scala 28:19]
2020-11-08 16:40:12 +08:00
_T_1862 <= obuf_write_in @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 16:40:12 +08:00
obuf_write <= _T_1862 @[el2_lsu_bus_buffer.scala 412:14]
reg _T_1863 : UInt<1>, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-06 21:58:23 +08:00
when obuf_wr_en : @[Reg.scala 28:19]
2020-11-08 16:40:12 +08:00
_T_1863 <= obuf_sideeffect_in @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 16:40:12 +08:00
obuf_sideeffect <= _T_1863 @[el2_lsu_bus_buffer.scala 413:19]
2020-11-06 21:58:23 +08:00
reg obuf_sz : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when obuf_wr_en : @[Reg.scala 28:19]
obuf_sz <= obuf_sz_in @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_2 of rvclkhdr_2 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_2.clock <= clock
rvclkhdr_2.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_2.io.clk <= io.lsu_busm_clk @[el2_lib.scala 487:18]
rvclkhdr_2.io.en <= obuf_wr_en @[el2_lib.scala 488:17]
rvclkhdr_2.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-08 16:40:12 +08:00
reg _T_1864 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_1864 <= obuf_addr_in @[el2_lib.scala 491:16]
obuf_addr <= _T_1864 @[el2_lsu_bus_buffer.scala 415:13]
2020-11-06 21:58:23 +08:00
reg obuf_byteen : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when obuf_wr_en : @[Reg.scala 28:19]
obuf_byteen <= obuf_byteen_in @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_3 of rvclkhdr_3 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_3.clock <= clock
rvclkhdr_3.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_3.io.clk <= io.lsu_busm_clk @[el2_lib.scala 487:18]
rvclkhdr_3.io.en <= obuf_wr_en @[el2_lib.scala 488:17]
rvclkhdr_3.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
reg obuf_data : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
obuf_data <= obuf_data_in @[el2_lib.scala 491:16]
2020-11-08 16:40:12 +08:00
reg _T_1865 : UInt, io.lsu_busm_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 418:54]
_T_1865 <= obuf_wr_timer_in @[el2_lsu_bus_buffer.scala 418:54]
obuf_wr_timer <= _T_1865 @[el2_lsu_bus_buffer.scala 418:17]
2020-11-06 21:58:23 +08:00
wire WrPtr0_m : UInt<2>
WrPtr0_m <= UInt<1>("h00")
2020-11-08 16:40:12 +08:00
node _T_1866 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 420:59]
node _T_1867 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 420:97]
node _T_1868 = and(ibuf_valid, _T_1867) @[el2_lsu_bus_buffer.scala 420:86]
node _T_1869 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 421:33]
node _T_1870 = and(io.lsu_busreq_r, _T_1869) @[el2_lsu_bus_buffer.scala 421:22]
node _T_1871 = or(_T_1868, _T_1870) @[el2_lsu_bus_buffer.scala 420:106]
node _T_1872 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 421:72]
node _T_1873 = and(io.ldst_dual_r, _T_1872) @[el2_lsu_bus_buffer.scala 421:60]
node _T_1874 = or(_T_1871, _T_1873) @[el2_lsu_bus_buffer.scala 421:42]
node _T_1875 = eq(_T_1874, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 420:72]
node _T_1876 = and(_T_1866, _T_1875) @[el2_lsu_bus_buffer.scala 420:70]
node _T_1877 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 420:59]
node _T_1878 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 420:97]
node _T_1879 = and(ibuf_valid, _T_1878) @[el2_lsu_bus_buffer.scala 420:86]
node _T_1880 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 421:33]
node _T_1881 = and(io.lsu_busreq_r, _T_1880) @[el2_lsu_bus_buffer.scala 421:22]
node _T_1882 = or(_T_1879, _T_1881) @[el2_lsu_bus_buffer.scala 420:106]
node _T_1883 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 421:72]
node _T_1884 = and(io.ldst_dual_r, _T_1883) @[el2_lsu_bus_buffer.scala 421:60]
node _T_1885 = or(_T_1882, _T_1884) @[el2_lsu_bus_buffer.scala 421:42]
node _T_1886 = eq(_T_1885, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 420:72]
node _T_1887 = and(_T_1877, _T_1886) @[el2_lsu_bus_buffer.scala 420:70]
node _T_1888 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 420:59]
node _T_1889 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 420:97]
node _T_1890 = and(ibuf_valid, _T_1889) @[el2_lsu_bus_buffer.scala 420:86]
node _T_1891 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 421:33]
node _T_1892 = and(io.lsu_busreq_r, _T_1891) @[el2_lsu_bus_buffer.scala 421:22]
node _T_1893 = or(_T_1890, _T_1892) @[el2_lsu_bus_buffer.scala 420:106]
node _T_1894 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 421:72]
node _T_1895 = and(io.ldst_dual_r, _T_1894) @[el2_lsu_bus_buffer.scala 421:60]
node _T_1896 = or(_T_1893, _T_1895) @[el2_lsu_bus_buffer.scala 421:42]
node _T_1897 = eq(_T_1896, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 420:72]
node _T_1898 = and(_T_1888, _T_1897) @[el2_lsu_bus_buffer.scala 420:70]
node _T_1899 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 420:59]
node _T_1900 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 420:97]
node _T_1901 = and(ibuf_valid, _T_1900) @[el2_lsu_bus_buffer.scala 420:86]
node _T_1902 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 421:33]
node _T_1903 = and(io.lsu_busreq_r, _T_1902) @[el2_lsu_bus_buffer.scala 421:22]
node _T_1904 = or(_T_1901, _T_1903) @[el2_lsu_bus_buffer.scala 420:106]
node _T_1905 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 421:72]
node _T_1906 = and(io.ldst_dual_r, _T_1905) @[el2_lsu_bus_buffer.scala 421:60]
node _T_1907 = or(_T_1904, _T_1906) @[el2_lsu_bus_buffer.scala 421:42]
node _T_1908 = eq(_T_1907, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 420:72]
node _T_1909 = and(_T_1899, _T_1908) @[el2_lsu_bus_buffer.scala 420:70]
node _T_1910 = mux(_T_1909, UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 98:16]
node _T_1911 = mux(_T_1898, UInt<2>("h02"), _T_1910) @[Mux.scala 98:16]
node _T_1912 = mux(_T_1887, UInt<1>("h01"), _T_1911) @[Mux.scala 98:16]
node _T_1913 = mux(_T_1876, UInt<1>("h00"), _T_1912) @[Mux.scala 98:16]
WrPtr0_m <= _T_1913 @[el2_lsu_bus_buffer.scala 422:12]
node _T_1914 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:59]
node _T_1915 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 423:97]
node _T_1916 = and(ibuf_valid, _T_1915) @[el2_lsu_bus_buffer.scala 423:86]
node _T_1917 = eq(WrPtr0_m, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:33]
node _T_1918 = and(io.lsu_busreq_m, _T_1917) @[el2_lsu_bus_buffer.scala 424:22]
node _T_1919 = or(_T_1916, _T_1918) @[el2_lsu_bus_buffer.scala 423:106]
node _T_1920 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:73]
node _T_1921 = and(io.lsu_busreq_r, _T_1920) @[el2_lsu_bus_buffer.scala 424:61]
node _T_1922 = or(_T_1919, _T_1921) @[el2_lsu_bus_buffer.scala 424:42]
node _T_1923 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 424:112]
node _T_1924 = and(io.ldst_dual_r, _T_1923) @[el2_lsu_bus_buffer.scala 424:101]
node _T_1925 = or(_T_1922, _T_1924) @[el2_lsu_bus_buffer.scala 424:83]
node _T_1926 = eq(_T_1925, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 423:72]
node _T_1927 = and(_T_1914, _T_1926) @[el2_lsu_bus_buffer.scala 423:70]
node _T_1928 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:59]
node _T_1929 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 423:97]
node _T_1930 = and(ibuf_valid, _T_1929) @[el2_lsu_bus_buffer.scala 423:86]
node _T_1931 = eq(WrPtr0_m, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 424:33]
node _T_1932 = and(io.lsu_busreq_m, _T_1931) @[el2_lsu_bus_buffer.scala 424:22]
node _T_1933 = or(_T_1930, _T_1932) @[el2_lsu_bus_buffer.scala 423:106]
node _T_1934 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 424:73]
node _T_1935 = and(io.lsu_busreq_r, _T_1934) @[el2_lsu_bus_buffer.scala 424:61]
node _T_1936 = or(_T_1933, _T_1935) @[el2_lsu_bus_buffer.scala 424:42]
node _T_1937 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 424:112]
node _T_1938 = and(io.ldst_dual_r, _T_1937) @[el2_lsu_bus_buffer.scala 424:101]
node _T_1939 = or(_T_1936, _T_1938) @[el2_lsu_bus_buffer.scala 424:83]
node _T_1940 = eq(_T_1939, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 423:72]
node _T_1941 = and(_T_1928, _T_1940) @[el2_lsu_bus_buffer.scala 423:70]
node _T_1942 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:59]
node _T_1943 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 423:97]
node _T_1944 = and(ibuf_valid, _T_1943) @[el2_lsu_bus_buffer.scala 423:86]
node _T_1945 = eq(WrPtr0_m, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 424:33]
node _T_1946 = and(io.lsu_busreq_m, _T_1945) @[el2_lsu_bus_buffer.scala 424:22]
node _T_1947 = or(_T_1944, _T_1946) @[el2_lsu_bus_buffer.scala 423:106]
node _T_1948 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 424:73]
node _T_1949 = and(io.lsu_busreq_r, _T_1948) @[el2_lsu_bus_buffer.scala 424:61]
node _T_1950 = or(_T_1947, _T_1949) @[el2_lsu_bus_buffer.scala 424:42]
node _T_1951 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 424:112]
node _T_1952 = and(io.ldst_dual_r, _T_1951) @[el2_lsu_bus_buffer.scala 424:101]
node _T_1953 = or(_T_1950, _T_1952) @[el2_lsu_bus_buffer.scala 424:83]
node _T_1954 = eq(_T_1953, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 423:72]
node _T_1955 = and(_T_1942, _T_1954) @[el2_lsu_bus_buffer.scala 423:70]
node _T_1956 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 423:59]
node _T_1957 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 423:97]
node _T_1958 = and(ibuf_valid, _T_1957) @[el2_lsu_bus_buffer.scala 423:86]
node _T_1959 = eq(WrPtr0_m, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 424:33]
node _T_1960 = and(io.lsu_busreq_m, _T_1959) @[el2_lsu_bus_buffer.scala 424:22]
node _T_1961 = or(_T_1958, _T_1960) @[el2_lsu_bus_buffer.scala 423:106]
node _T_1962 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 424:73]
node _T_1963 = and(io.lsu_busreq_r, _T_1962) @[el2_lsu_bus_buffer.scala 424:61]
node _T_1964 = or(_T_1961, _T_1963) @[el2_lsu_bus_buffer.scala 424:42]
node _T_1965 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 424:112]
node _T_1966 = and(io.ldst_dual_r, _T_1965) @[el2_lsu_bus_buffer.scala 424:101]
node _T_1967 = or(_T_1964, _T_1966) @[el2_lsu_bus_buffer.scala 424:83]
node _T_1968 = eq(_T_1967, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 423:72]
node _T_1969 = and(_T_1956, _T_1968) @[el2_lsu_bus_buffer.scala 423:70]
node _T_1970 = mux(_T_1969, UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 98:16]
node _T_1971 = mux(_T_1955, UInt<2>("h02"), _T_1970) @[Mux.scala 98:16]
node _T_1972 = mux(_T_1941, UInt<1>("h01"), _T_1971) @[Mux.scala 98:16]
node WrPtr1_m = mux(_T_1927, UInt<1>("h00"), _T_1972) @[Mux.scala 98:16]
io.WrPtr1_m <= WrPtr1_m @[el2_lsu_bus_buffer.scala 426:15]
wire buf_age : UInt<4>[4] @[el2_lsu_bus_buffer.scala 427:21]
buf_age[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 428:11]
buf_age[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 428:11]
buf_age[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 428:11]
buf_age[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 428:11]
node _T_1973 = orr(buf_age[0]) @[el2_lsu_bus_buffer.scala 430:58]
node _T_1974 = eq(_T_1973, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:45]
node _T_1975 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_1976 = and(_T_1974, _T_1975) @[el2_lsu_bus_buffer.scala 430:63]
node _T_1977 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:90]
node _T_1978 = and(_T_1976, _T_1977) @[el2_lsu_bus_buffer.scala 430:88]
node _T_1979 = orr(buf_age[1]) @[el2_lsu_bus_buffer.scala 430:58]
node _T_1980 = eq(_T_1979, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:45]
node _T_1981 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_1982 = and(_T_1980, _T_1981) @[el2_lsu_bus_buffer.scala 430:63]
node _T_1983 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:90]
node _T_1984 = and(_T_1982, _T_1983) @[el2_lsu_bus_buffer.scala 430:88]
node _T_1985 = orr(buf_age[2]) @[el2_lsu_bus_buffer.scala 430:58]
node _T_1986 = eq(_T_1985, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:45]
node _T_1987 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_1988 = and(_T_1986, _T_1987) @[el2_lsu_bus_buffer.scala 430:63]
node _T_1989 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:90]
node _T_1990 = and(_T_1988, _T_1989) @[el2_lsu_bus_buffer.scala 430:88]
node _T_1991 = orr(buf_age[3]) @[el2_lsu_bus_buffer.scala 430:58]
node _T_1992 = eq(_T_1991, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:45]
node _T_1993 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 430:78]
node _T_1994 = and(_T_1992, _T_1993) @[el2_lsu_bus_buffer.scala 430:63]
node _T_1995 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 430:90]
node _T_1996 = and(_T_1994, _T_1995) @[el2_lsu_bus_buffer.scala 430:88]
node _T_1997 = cat(_T_1996, _T_1990) @[Cat.scala 29:58]
node _T_1998 = cat(_T_1997, _T_1984) @[Cat.scala 29:58]
node CmdPtr0Dec = cat(_T_1998, _T_1978) @[Cat.scala 29:58]
node _T_1999 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 431:62]
node _T_2000 = and(buf_age[0], _T_1999) @[el2_lsu_bus_buffer.scala 431:59]
node _T_2001 = orr(_T_2000) @[el2_lsu_bus_buffer.scala 431:76]
node _T_2002 = eq(_T_2001, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 431:45]
node _T_2003 = bits(CmdPtr0Dec, 0, 0) @[el2_lsu_bus_buffer.scala 431:94]
node _T_2004 = eq(_T_2003, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 431:83]
node _T_2005 = and(_T_2002, _T_2004) @[el2_lsu_bus_buffer.scala 431:81]
node _T_2006 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 431:113]
node _T_2007 = and(_T_2005, _T_2006) @[el2_lsu_bus_buffer.scala 431:98]
node _T_2008 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 431:125]
node _T_2009 = and(_T_2007, _T_2008) @[el2_lsu_bus_buffer.scala 431:123]
node _T_2010 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 431:62]
node _T_2011 = and(buf_age[1], _T_2010) @[el2_lsu_bus_buffer.scala 431:59]
node _T_2012 = orr(_T_2011) @[el2_lsu_bus_buffer.scala 431:76]
node _T_2013 = eq(_T_2012, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 431:45]
node _T_2014 = bits(CmdPtr0Dec, 1, 1) @[el2_lsu_bus_buffer.scala 431:94]
node _T_2015 = eq(_T_2014, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 431:83]
node _T_2016 = and(_T_2013, _T_2015) @[el2_lsu_bus_buffer.scala 431:81]
node _T_2017 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 431:113]
node _T_2018 = and(_T_2016, _T_2017) @[el2_lsu_bus_buffer.scala 431:98]
node _T_2019 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 431:125]
node _T_2020 = and(_T_2018, _T_2019) @[el2_lsu_bus_buffer.scala 431:123]
node _T_2021 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 431:62]
node _T_2022 = and(buf_age[2], _T_2021) @[el2_lsu_bus_buffer.scala 431:59]
node _T_2023 = orr(_T_2022) @[el2_lsu_bus_buffer.scala 431:76]
node _T_2024 = eq(_T_2023, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 431:45]
node _T_2025 = bits(CmdPtr0Dec, 2, 2) @[el2_lsu_bus_buffer.scala 431:94]
node _T_2026 = eq(_T_2025, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 431:83]
node _T_2027 = and(_T_2024, _T_2026) @[el2_lsu_bus_buffer.scala 431:81]
node _T_2028 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 431:113]
node _T_2029 = and(_T_2027, _T_2028) @[el2_lsu_bus_buffer.scala 431:98]
node _T_2030 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 431:125]
node _T_2031 = and(_T_2029, _T_2030) @[el2_lsu_bus_buffer.scala 431:123]
node _T_2032 = not(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 431:62]
node _T_2033 = and(buf_age[3], _T_2032) @[el2_lsu_bus_buffer.scala 431:59]
node _T_2034 = orr(_T_2033) @[el2_lsu_bus_buffer.scala 431:76]
node _T_2035 = eq(_T_2034, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 431:45]
node _T_2036 = bits(CmdPtr0Dec, 3, 3) @[el2_lsu_bus_buffer.scala 431:94]
node _T_2037 = eq(_T_2036, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 431:83]
node _T_2038 = and(_T_2035, _T_2037) @[el2_lsu_bus_buffer.scala 431:81]
node _T_2039 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 431:113]
node _T_2040 = and(_T_2038, _T_2039) @[el2_lsu_bus_buffer.scala 431:98]
node _T_2041 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 431:125]
node _T_2042 = and(_T_2040, _T_2041) @[el2_lsu_bus_buffer.scala 431:123]
node _T_2043 = cat(_T_2042, _T_2031) @[Cat.scala 29:58]
node _T_2044 = cat(_T_2043, _T_2020) @[Cat.scala 29:58]
node CmdPtr1Dec = cat(_T_2044, _T_2009) @[Cat.scala 29:58]
wire buf_rsp_pickage : UInt<4>[4] @[el2_lsu_bus_buffer.scala 432:29]
buf_rsp_pickage[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 433:19]
buf_rsp_pickage[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 433:19]
buf_rsp_pickage[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 433:19]
buf_rsp_pickage[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 433:19]
node _T_2045 = orr(buf_rsp_pickage[0]) @[el2_lsu_bus_buffer.scala 434:65]
node _T_2046 = eq(_T_2045, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:44]
node _T_2047 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:85]
node _T_2048 = and(_T_2046, _T_2047) @[el2_lsu_bus_buffer.scala 434:70]
node _T_2049 = orr(buf_rsp_pickage[1]) @[el2_lsu_bus_buffer.scala 434:65]
node _T_2050 = eq(_T_2049, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:44]
node _T_2051 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:85]
node _T_2052 = and(_T_2050, _T_2051) @[el2_lsu_bus_buffer.scala 434:70]
node _T_2053 = orr(buf_rsp_pickage[2]) @[el2_lsu_bus_buffer.scala 434:65]
node _T_2054 = eq(_T_2053, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:44]
node _T_2055 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:85]
node _T_2056 = and(_T_2054, _T_2055) @[el2_lsu_bus_buffer.scala 434:70]
node _T_2057 = orr(buf_rsp_pickage[3]) @[el2_lsu_bus_buffer.scala 434:65]
node _T_2058 = eq(_T_2057, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 434:44]
node _T_2059 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 434:85]
node _T_2060 = and(_T_2058, _T_2059) @[el2_lsu_bus_buffer.scala 434:70]
node _T_2061 = cat(_T_2060, _T_2056) @[Cat.scala 29:58]
node _T_2062 = cat(_T_2061, _T_2052) @[Cat.scala 29:58]
node RspPtrDec = cat(_T_2062, _T_2048) @[Cat.scala 29:58]
node _T_2063 = orr(CmdPtr0Dec) @[el2_lsu_bus_buffer.scala 435:31]
found_cmdptr0 <= _T_2063 @[el2_lsu_bus_buffer.scala 435:17]
node _T_2064 = orr(CmdPtr1Dec) @[el2_lsu_bus_buffer.scala 436:31]
found_cmdptr1 <= _T_2064 @[el2_lsu_bus_buffer.scala 436:17]
2020-11-08 17:42:22 +08:00
io.Cmdptr0 <= CmdPtr0 @[el2_lsu_bus_buffer.scala 441:14]
2020-11-07 21:15:04 +08:00
wire CmdPtr1 : UInt<2>
CmdPtr1 <= UInt<1>("h00")
wire RspPtr : UInt<2>
RspPtr <= UInt<1>("h00")
2020-11-08 16:40:12 +08:00
node _T_2065 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
node _T_2066 = cat(_T_2065, CmdPtr0Dec) @[Cat.scala 29:58]
node _T_2067 = bits(_T_2066, 4, 4) @[el2_lsu_bus_buffer.scala 438:39]
node _T_2068 = bits(_T_2066, 5, 5) @[el2_lsu_bus_buffer.scala 438:45]
node _T_2069 = or(_T_2067, _T_2068) @[el2_lsu_bus_buffer.scala 438:42]
node _T_2070 = bits(_T_2066, 6, 6) @[el2_lsu_bus_buffer.scala 438:51]
node _T_2071 = or(_T_2069, _T_2070) @[el2_lsu_bus_buffer.scala 438:48]
node _T_2072 = bits(_T_2066, 7, 7) @[el2_lsu_bus_buffer.scala 438:57]
node _T_2073 = or(_T_2071, _T_2072) @[el2_lsu_bus_buffer.scala 438:54]
node _T_2074 = bits(_T_2066, 2, 2) @[el2_lsu_bus_buffer.scala 438:64]
node _T_2075 = bits(_T_2066, 3, 3) @[el2_lsu_bus_buffer.scala 438:70]
node _T_2076 = or(_T_2074, _T_2075) @[el2_lsu_bus_buffer.scala 438:67]
node _T_2077 = bits(_T_2066, 6, 6) @[el2_lsu_bus_buffer.scala 438:76]
node _T_2078 = or(_T_2076, _T_2077) @[el2_lsu_bus_buffer.scala 438:73]
node _T_2079 = bits(_T_2066, 7, 7) @[el2_lsu_bus_buffer.scala 438:82]
node _T_2080 = or(_T_2078, _T_2079) @[el2_lsu_bus_buffer.scala 438:79]
node _T_2081 = bits(_T_2066, 1, 1) @[el2_lsu_bus_buffer.scala 438:89]
node _T_2082 = bits(_T_2066, 3, 3) @[el2_lsu_bus_buffer.scala 438:95]
node _T_2083 = or(_T_2081, _T_2082) @[el2_lsu_bus_buffer.scala 438:92]
node _T_2084 = bits(_T_2066, 5, 5) @[el2_lsu_bus_buffer.scala 438:101]
node _T_2085 = or(_T_2083, _T_2084) @[el2_lsu_bus_buffer.scala 438:98]
node _T_2086 = bits(_T_2066, 7, 7) @[el2_lsu_bus_buffer.scala 438:107]
node _T_2087 = or(_T_2085, _T_2086) @[el2_lsu_bus_buffer.scala 438:104]
node _T_2088 = cat(_T_2073, _T_2080) @[Cat.scala 29:58]
node _T_2089 = cat(_T_2088, _T_2087) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
CmdPtr0 <= _T_2089 @[el2_lsu_bus_buffer.scala 444:11]
2020-11-08 16:40:12 +08:00
node _T_2090 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
node _T_2091 = cat(_T_2090, CmdPtr1Dec) @[Cat.scala 29:58]
node _T_2092 = bits(_T_2091, 4, 4) @[el2_lsu_bus_buffer.scala 438:39]
node _T_2093 = bits(_T_2091, 5, 5) @[el2_lsu_bus_buffer.scala 438:45]
node _T_2094 = or(_T_2092, _T_2093) @[el2_lsu_bus_buffer.scala 438:42]
node _T_2095 = bits(_T_2091, 6, 6) @[el2_lsu_bus_buffer.scala 438:51]
node _T_2096 = or(_T_2094, _T_2095) @[el2_lsu_bus_buffer.scala 438:48]
node _T_2097 = bits(_T_2091, 7, 7) @[el2_lsu_bus_buffer.scala 438:57]
node _T_2098 = or(_T_2096, _T_2097) @[el2_lsu_bus_buffer.scala 438:54]
node _T_2099 = bits(_T_2091, 2, 2) @[el2_lsu_bus_buffer.scala 438:64]
node _T_2100 = bits(_T_2091, 3, 3) @[el2_lsu_bus_buffer.scala 438:70]
node _T_2101 = or(_T_2099, _T_2100) @[el2_lsu_bus_buffer.scala 438:67]
node _T_2102 = bits(_T_2091, 6, 6) @[el2_lsu_bus_buffer.scala 438:76]
node _T_2103 = or(_T_2101, _T_2102) @[el2_lsu_bus_buffer.scala 438:73]
node _T_2104 = bits(_T_2091, 7, 7) @[el2_lsu_bus_buffer.scala 438:82]
node _T_2105 = or(_T_2103, _T_2104) @[el2_lsu_bus_buffer.scala 438:79]
node _T_2106 = bits(_T_2091, 1, 1) @[el2_lsu_bus_buffer.scala 438:89]
node _T_2107 = bits(_T_2091, 3, 3) @[el2_lsu_bus_buffer.scala 438:95]
node _T_2108 = or(_T_2106, _T_2107) @[el2_lsu_bus_buffer.scala 438:92]
node _T_2109 = bits(_T_2091, 5, 5) @[el2_lsu_bus_buffer.scala 438:101]
node _T_2110 = or(_T_2108, _T_2109) @[el2_lsu_bus_buffer.scala 438:98]
node _T_2111 = bits(_T_2091, 7, 7) @[el2_lsu_bus_buffer.scala 438:107]
node _T_2112 = or(_T_2110, _T_2111) @[el2_lsu_bus_buffer.scala 438:104]
node _T_2113 = cat(_T_2098, _T_2105) @[Cat.scala 29:58]
node _T_2114 = cat(_T_2113, _T_2112) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
CmdPtr1 <= _T_2114 @[el2_lsu_bus_buffer.scala 446:11]
2020-11-08 16:40:12 +08:00
node _T_2115 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12]
node _T_2116 = cat(_T_2115, RspPtrDec) @[Cat.scala 29:58]
node _T_2117 = bits(_T_2116, 4, 4) @[el2_lsu_bus_buffer.scala 438:39]
node _T_2118 = bits(_T_2116, 5, 5) @[el2_lsu_bus_buffer.scala 438:45]
node _T_2119 = or(_T_2117, _T_2118) @[el2_lsu_bus_buffer.scala 438:42]
node _T_2120 = bits(_T_2116, 6, 6) @[el2_lsu_bus_buffer.scala 438:51]
node _T_2121 = or(_T_2119, _T_2120) @[el2_lsu_bus_buffer.scala 438:48]
node _T_2122 = bits(_T_2116, 7, 7) @[el2_lsu_bus_buffer.scala 438:57]
node _T_2123 = or(_T_2121, _T_2122) @[el2_lsu_bus_buffer.scala 438:54]
node _T_2124 = bits(_T_2116, 2, 2) @[el2_lsu_bus_buffer.scala 438:64]
node _T_2125 = bits(_T_2116, 3, 3) @[el2_lsu_bus_buffer.scala 438:70]
node _T_2126 = or(_T_2124, _T_2125) @[el2_lsu_bus_buffer.scala 438:67]
node _T_2127 = bits(_T_2116, 6, 6) @[el2_lsu_bus_buffer.scala 438:76]
node _T_2128 = or(_T_2126, _T_2127) @[el2_lsu_bus_buffer.scala 438:73]
node _T_2129 = bits(_T_2116, 7, 7) @[el2_lsu_bus_buffer.scala 438:82]
node _T_2130 = or(_T_2128, _T_2129) @[el2_lsu_bus_buffer.scala 438:79]
node _T_2131 = bits(_T_2116, 1, 1) @[el2_lsu_bus_buffer.scala 438:89]
node _T_2132 = bits(_T_2116, 3, 3) @[el2_lsu_bus_buffer.scala 438:95]
node _T_2133 = or(_T_2131, _T_2132) @[el2_lsu_bus_buffer.scala 438:92]
node _T_2134 = bits(_T_2116, 5, 5) @[el2_lsu_bus_buffer.scala 438:101]
node _T_2135 = or(_T_2133, _T_2134) @[el2_lsu_bus_buffer.scala 438:98]
node _T_2136 = bits(_T_2116, 7, 7) @[el2_lsu_bus_buffer.scala 438:107]
node _T_2137 = or(_T_2135, _T_2136) @[el2_lsu_bus_buffer.scala 438:104]
node _T_2138 = cat(_T_2123, _T_2130) @[Cat.scala 29:58]
node _T_2139 = cat(_T_2138, _T_2137) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
RspPtr <= _T_2139 @[el2_lsu_bus_buffer.scala 447:10]
wire buf_state_en : UInt<1>[4] @[el2_lsu_bus_buffer.scala 448:26]
buf_state_en[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 449:16]
buf_state_en[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 449:16]
buf_state_en[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 449:16]
buf_state_en[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 449:16]
wire buf_rspageQ : UInt<4>[4] @[el2_lsu_bus_buffer.scala 450:25]
buf_rspageQ[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 451:15]
buf_rspageQ[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 451:15]
buf_rspageQ[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 451:15]
buf_rspageQ[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 451:15]
wire buf_rspage_set : UInt<4>[4] @[el2_lsu_bus_buffer.scala 452:28]
buf_rspage_set[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 453:18]
buf_rspage_set[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 453:18]
buf_rspage_set[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 453:18]
buf_rspage_set[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 453:18]
wire buf_rspage_in : UInt<4>[4] @[el2_lsu_bus_buffer.scala 454:27]
buf_rspage_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 455:17]
buf_rspage_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 455:17]
buf_rspage_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 455:17]
buf_rspage_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 455:17]
wire buf_rspage : UInt<4>[4] @[el2_lsu_bus_buffer.scala 456:24]
buf_rspage[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 457:14]
buf_rspage[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 457:14]
buf_rspage[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 457:14]
buf_rspage[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 457:14]
node _T_2140 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2141 = and(_T_2140, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 459:94]
node _T_2142 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 460:20]
node _T_2143 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 460:47]
node _T_2144 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:59]
node _T_2145 = and(_T_2143, _T_2144) @[el2_lsu_bus_buffer.scala 460:57]
node _T_2146 = or(_T_2142, _T_2145) @[el2_lsu_bus_buffer.scala 460:31]
node _T_2147 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 461:23]
node _T_2148 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 461:53]
node _T_2149 = and(_T_2147, _T_2148) @[el2_lsu_bus_buffer.scala 461:41]
node _T_2150 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:83]
node _T_2151 = and(_T_2149, _T_2150) @[el2_lsu_bus_buffer.scala 461:71]
node _T_2152 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:104]
node _T_2153 = and(_T_2151, _T_2152) @[el2_lsu_bus_buffer.scala 461:92]
node _T_2154 = or(_T_2146, _T_2153) @[el2_lsu_bus_buffer.scala 460:86]
node _T_2155 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:17]
node _T_2156 = and(_T_2155, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:35]
node _T_2157 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 462:64]
node _T_2158 = and(_T_2156, _T_2157) @[el2_lsu_bus_buffer.scala 462:52]
node _T_2159 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 462:85]
node _T_2160 = and(_T_2158, _T_2159) @[el2_lsu_bus_buffer.scala 462:73]
node _T_2161 = or(_T_2154, _T_2160) @[el2_lsu_bus_buffer.scala 461:114]
node _T_2162 = and(_T_2141, _T_2161) @[el2_lsu_bus_buffer.scala 459:113]
node _T_2163 = bits(buf_age[0], 0, 0) @[el2_lsu_bus_buffer.scala 462:109]
node _T_2164 = or(_T_2162, _T_2163) @[el2_lsu_bus_buffer.scala 462:97]
node _T_2165 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2166 = and(_T_2165, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 459:94]
node _T_2167 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 460:20]
node _T_2168 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 460:47]
node _T_2169 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:59]
node _T_2170 = and(_T_2168, _T_2169) @[el2_lsu_bus_buffer.scala 460:57]
node _T_2171 = or(_T_2167, _T_2170) @[el2_lsu_bus_buffer.scala 460:31]
node _T_2172 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 461:23]
node _T_2173 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 461:53]
node _T_2174 = and(_T_2172, _T_2173) @[el2_lsu_bus_buffer.scala 461:41]
node _T_2175 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:83]
node _T_2176 = and(_T_2174, _T_2175) @[el2_lsu_bus_buffer.scala 461:71]
node _T_2177 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 461:104]
node _T_2178 = and(_T_2176, _T_2177) @[el2_lsu_bus_buffer.scala 461:92]
node _T_2179 = or(_T_2171, _T_2178) @[el2_lsu_bus_buffer.scala 460:86]
node _T_2180 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:17]
node _T_2181 = and(_T_2180, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:35]
node _T_2182 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 462:64]
node _T_2183 = and(_T_2181, _T_2182) @[el2_lsu_bus_buffer.scala 462:52]
node _T_2184 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 462:85]
node _T_2185 = and(_T_2183, _T_2184) @[el2_lsu_bus_buffer.scala 462:73]
node _T_2186 = or(_T_2179, _T_2185) @[el2_lsu_bus_buffer.scala 461:114]
node _T_2187 = and(_T_2166, _T_2186) @[el2_lsu_bus_buffer.scala 459:113]
node _T_2188 = bits(buf_age[0], 1, 1) @[el2_lsu_bus_buffer.scala 462:109]
node _T_2189 = or(_T_2187, _T_2188) @[el2_lsu_bus_buffer.scala 462:97]
node _T_2190 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2191 = and(_T_2190, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 459:94]
node _T_2192 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 460:20]
node _T_2193 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 460:47]
node _T_2194 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:59]
node _T_2195 = and(_T_2193, _T_2194) @[el2_lsu_bus_buffer.scala 460:57]
node _T_2196 = or(_T_2192, _T_2195) @[el2_lsu_bus_buffer.scala 460:31]
node _T_2197 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 461:23]
node _T_2198 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 461:53]
node _T_2199 = and(_T_2197, _T_2198) @[el2_lsu_bus_buffer.scala 461:41]
node _T_2200 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:83]
node _T_2201 = and(_T_2199, _T_2200) @[el2_lsu_bus_buffer.scala 461:71]
node _T_2202 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 461:104]
node _T_2203 = and(_T_2201, _T_2202) @[el2_lsu_bus_buffer.scala 461:92]
node _T_2204 = or(_T_2196, _T_2203) @[el2_lsu_bus_buffer.scala 460:86]
node _T_2205 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:17]
node _T_2206 = and(_T_2205, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:35]
node _T_2207 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 462:64]
node _T_2208 = and(_T_2206, _T_2207) @[el2_lsu_bus_buffer.scala 462:52]
node _T_2209 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 462:85]
node _T_2210 = and(_T_2208, _T_2209) @[el2_lsu_bus_buffer.scala 462:73]
node _T_2211 = or(_T_2204, _T_2210) @[el2_lsu_bus_buffer.scala 461:114]
node _T_2212 = and(_T_2191, _T_2211) @[el2_lsu_bus_buffer.scala 459:113]
node _T_2213 = bits(buf_age[0], 2, 2) @[el2_lsu_bus_buffer.scala 462:109]
node _T_2214 = or(_T_2212, _T_2213) @[el2_lsu_bus_buffer.scala 462:97]
node _T_2215 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2216 = and(_T_2215, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 459:94]
node _T_2217 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 460:20]
node _T_2218 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 460:47]
node _T_2219 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:59]
node _T_2220 = and(_T_2218, _T_2219) @[el2_lsu_bus_buffer.scala 460:57]
node _T_2221 = or(_T_2217, _T_2220) @[el2_lsu_bus_buffer.scala 460:31]
node _T_2222 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 461:23]
node _T_2223 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 461:53]
node _T_2224 = and(_T_2222, _T_2223) @[el2_lsu_bus_buffer.scala 461:41]
node _T_2225 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:83]
node _T_2226 = and(_T_2224, _T_2225) @[el2_lsu_bus_buffer.scala 461:71]
node _T_2227 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 461:104]
node _T_2228 = and(_T_2226, _T_2227) @[el2_lsu_bus_buffer.scala 461:92]
node _T_2229 = or(_T_2221, _T_2228) @[el2_lsu_bus_buffer.scala 460:86]
node _T_2230 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:17]
node _T_2231 = and(_T_2230, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:35]
node _T_2232 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 462:64]
node _T_2233 = and(_T_2231, _T_2232) @[el2_lsu_bus_buffer.scala 462:52]
node _T_2234 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 462:85]
node _T_2235 = and(_T_2233, _T_2234) @[el2_lsu_bus_buffer.scala 462:73]
node _T_2236 = or(_T_2229, _T_2235) @[el2_lsu_bus_buffer.scala 461:114]
node _T_2237 = and(_T_2216, _T_2236) @[el2_lsu_bus_buffer.scala 459:113]
node _T_2238 = bits(buf_age[0], 3, 3) @[el2_lsu_bus_buffer.scala 462:109]
node _T_2239 = or(_T_2237, _T_2238) @[el2_lsu_bus_buffer.scala 462:97]
2020-11-08 16:40:12 +08:00
node _T_2240 = cat(_T_2239, _T_2214) @[Cat.scala 29:58]
node _T_2241 = cat(_T_2240, _T_2189) @[Cat.scala 29:58]
node buf_age_in_0 = cat(_T_2241, _T_2164) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_2242 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2243 = and(_T_2242, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 459:94]
node _T_2244 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 460:20]
node _T_2245 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 460:47]
node _T_2246 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:59]
node _T_2247 = and(_T_2245, _T_2246) @[el2_lsu_bus_buffer.scala 460:57]
node _T_2248 = or(_T_2244, _T_2247) @[el2_lsu_bus_buffer.scala 460:31]
node _T_2249 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 461:23]
node _T_2250 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 461:53]
node _T_2251 = and(_T_2249, _T_2250) @[el2_lsu_bus_buffer.scala 461:41]
node _T_2252 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 461:83]
node _T_2253 = and(_T_2251, _T_2252) @[el2_lsu_bus_buffer.scala 461:71]
node _T_2254 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:104]
node _T_2255 = and(_T_2253, _T_2254) @[el2_lsu_bus_buffer.scala 461:92]
node _T_2256 = or(_T_2248, _T_2255) @[el2_lsu_bus_buffer.scala 460:86]
node _T_2257 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:17]
node _T_2258 = and(_T_2257, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:35]
node _T_2259 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 462:64]
node _T_2260 = and(_T_2258, _T_2259) @[el2_lsu_bus_buffer.scala 462:52]
node _T_2261 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 462:85]
node _T_2262 = and(_T_2260, _T_2261) @[el2_lsu_bus_buffer.scala 462:73]
node _T_2263 = or(_T_2256, _T_2262) @[el2_lsu_bus_buffer.scala 461:114]
node _T_2264 = and(_T_2243, _T_2263) @[el2_lsu_bus_buffer.scala 459:113]
node _T_2265 = bits(buf_age[1], 0, 0) @[el2_lsu_bus_buffer.scala 462:109]
node _T_2266 = or(_T_2264, _T_2265) @[el2_lsu_bus_buffer.scala 462:97]
node _T_2267 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2268 = and(_T_2267, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 459:94]
node _T_2269 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 460:20]
node _T_2270 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 460:47]
node _T_2271 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:59]
node _T_2272 = and(_T_2270, _T_2271) @[el2_lsu_bus_buffer.scala 460:57]
node _T_2273 = or(_T_2269, _T_2272) @[el2_lsu_bus_buffer.scala 460:31]
node _T_2274 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 461:23]
node _T_2275 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 461:53]
node _T_2276 = and(_T_2274, _T_2275) @[el2_lsu_bus_buffer.scala 461:41]
node _T_2277 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 461:83]
node _T_2278 = and(_T_2276, _T_2277) @[el2_lsu_bus_buffer.scala 461:71]
node _T_2279 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 461:104]
node _T_2280 = and(_T_2278, _T_2279) @[el2_lsu_bus_buffer.scala 461:92]
node _T_2281 = or(_T_2273, _T_2280) @[el2_lsu_bus_buffer.scala 460:86]
node _T_2282 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:17]
node _T_2283 = and(_T_2282, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:35]
node _T_2284 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 462:64]
node _T_2285 = and(_T_2283, _T_2284) @[el2_lsu_bus_buffer.scala 462:52]
node _T_2286 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 462:85]
node _T_2287 = and(_T_2285, _T_2286) @[el2_lsu_bus_buffer.scala 462:73]
node _T_2288 = or(_T_2281, _T_2287) @[el2_lsu_bus_buffer.scala 461:114]
node _T_2289 = and(_T_2268, _T_2288) @[el2_lsu_bus_buffer.scala 459:113]
node _T_2290 = bits(buf_age[1], 1, 1) @[el2_lsu_bus_buffer.scala 462:109]
node _T_2291 = or(_T_2289, _T_2290) @[el2_lsu_bus_buffer.scala 462:97]
node _T_2292 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2293 = and(_T_2292, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 459:94]
node _T_2294 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 460:20]
node _T_2295 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 460:47]
node _T_2296 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:59]
node _T_2297 = and(_T_2295, _T_2296) @[el2_lsu_bus_buffer.scala 460:57]
node _T_2298 = or(_T_2294, _T_2297) @[el2_lsu_bus_buffer.scala 460:31]
node _T_2299 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 461:23]
node _T_2300 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 461:53]
node _T_2301 = and(_T_2299, _T_2300) @[el2_lsu_bus_buffer.scala 461:41]
node _T_2302 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 461:83]
node _T_2303 = and(_T_2301, _T_2302) @[el2_lsu_bus_buffer.scala 461:71]
node _T_2304 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 461:104]
node _T_2305 = and(_T_2303, _T_2304) @[el2_lsu_bus_buffer.scala 461:92]
node _T_2306 = or(_T_2298, _T_2305) @[el2_lsu_bus_buffer.scala 460:86]
node _T_2307 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:17]
node _T_2308 = and(_T_2307, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:35]
node _T_2309 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 462:64]
node _T_2310 = and(_T_2308, _T_2309) @[el2_lsu_bus_buffer.scala 462:52]
node _T_2311 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 462:85]
node _T_2312 = and(_T_2310, _T_2311) @[el2_lsu_bus_buffer.scala 462:73]
node _T_2313 = or(_T_2306, _T_2312) @[el2_lsu_bus_buffer.scala 461:114]
node _T_2314 = and(_T_2293, _T_2313) @[el2_lsu_bus_buffer.scala 459:113]
node _T_2315 = bits(buf_age[1], 2, 2) @[el2_lsu_bus_buffer.scala 462:109]
node _T_2316 = or(_T_2314, _T_2315) @[el2_lsu_bus_buffer.scala 462:97]
node _T_2317 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2318 = and(_T_2317, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 459:94]
node _T_2319 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 460:20]
node _T_2320 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 460:47]
node _T_2321 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:59]
node _T_2322 = and(_T_2320, _T_2321) @[el2_lsu_bus_buffer.scala 460:57]
node _T_2323 = or(_T_2319, _T_2322) @[el2_lsu_bus_buffer.scala 460:31]
node _T_2324 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 461:23]
node _T_2325 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 461:53]
node _T_2326 = and(_T_2324, _T_2325) @[el2_lsu_bus_buffer.scala 461:41]
node _T_2327 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 461:83]
node _T_2328 = and(_T_2326, _T_2327) @[el2_lsu_bus_buffer.scala 461:71]
node _T_2329 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 461:104]
node _T_2330 = and(_T_2328, _T_2329) @[el2_lsu_bus_buffer.scala 461:92]
node _T_2331 = or(_T_2323, _T_2330) @[el2_lsu_bus_buffer.scala 460:86]
node _T_2332 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:17]
node _T_2333 = and(_T_2332, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:35]
node _T_2334 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 462:64]
node _T_2335 = and(_T_2333, _T_2334) @[el2_lsu_bus_buffer.scala 462:52]
node _T_2336 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 462:85]
node _T_2337 = and(_T_2335, _T_2336) @[el2_lsu_bus_buffer.scala 462:73]
node _T_2338 = or(_T_2331, _T_2337) @[el2_lsu_bus_buffer.scala 461:114]
node _T_2339 = and(_T_2318, _T_2338) @[el2_lsu_bus_buffer.scala 459:113]
node _T_2340 = bits(buf_age[1], 3, 3) @[el2_lsu_bus_buffer.scala 462:109]
node _T_2341 = or(_T_2339, _T_2340) @[el2_lsu_bus_buffer.scala 462:97]
2020-11-08 16:40:12 +08:00
node _T_2342 = cat(_T_2341, _T_2316) @[Cat.scala 29:58]
node _T_2343 = cat(_T_2342, _T_2291) @[Cat.scala 29:58]
node buf_age_in_1 = cat(_T_2343, _T_2266) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_2344 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2345 = and(_T_2344, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 459:94]
node _T_2346 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 460:20]
node _T_2347 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 460:47]
node _T_2348 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:59]
node _T_2349 = and(_T_2347, _T_2348) @[el2_lsu_bus_buffer.scala 460:57]
node _T_2350 = or(_T_2346, _T_2349) @[el2_lsu_bus_buffer.scala 460:31]
node _T_2351 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 461:23]
node _T_2352 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 461:53]
node _T_2353 = and(_T_2351, _T_2352) @[el2_lsu_bus_buffer.scala 461:41]
node _T_2354 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 461:83]
node _T_2355 = and(_T_2353, _T_2354) @[el2_lsu_bus_buffer.scala 461:71]
node _T_2356 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:104]
node _T_2357 = and(_T_2355, _T_2356) @[el2_lsu_bus_buffer.scala 461:92]
node _T_2358 = or(_T_2350, _T_2357) @[el2_lsu_bus_buffer.scala 460:86]
node _T_2359 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:17]
node _T_2360 = and(_T_2359, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:35]
node _T_2361 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 462:64]
node _T_2362 = and(_T_2360, _T_2361) @[el2_lsu_bus_buffer.scala 462:52]
node _T_2363 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 462:85]
node _T_2364 = and(_T_2362, _T_2363) @[el2_lsu_bus_buffer.scala 462:73]
node _T_2365 = or(_T_2358, _T_2364) @[el2_lsu_bus_buffer.scala 461:114]
node _T_2366 = and(_T_2345, _T_2365) @[el2_lsu_bus_buffer.scala 459:113]
node _T_2367 = bits(buf_age[2], 0, 0) @[el2_lsu_bus_buffer.scala 462:109]
node _T_2368 = or(_T_2366, _T_2367) @[el2_lsu_bus_buffer.scala 462:97]
node _T_2369 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2370 = and(_T_2369, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 459:94]
node _T_2371 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 460:20]
node _T_2372 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 460:47]
node _T_2373 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:59]
node _T_2374 = and(_T_2372, _T_2373) @[el2_lsu_bus_buffer.scala 460:57]
node _T_2375 = or(_T_2371, _T_2374) @[el2_lsu_bus_buffer.scala 460:31]
node _T_2376 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 461:23]
node _T_2377 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 461:53]
node _T_2378 = and(_T_2376, _T_2377) @[el2_lsu_bus_buffer.scala 461:41]
node _T_2379 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 461:83]
node _T_2380 = and(_T_2378, _T_2379) @[el2_lsu_bus_buffer.scala 461:71]
node _T_2381 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 461:104]
node _T_2382 = and(_T_2380, _T_2381) @[el2_lsu_bus_buffer.scala 461:92]
node _T_2383 = or(_T_2375, _T_2382) @[el2_lsu_bus_buffer.scala 460:86]
node _T_2384 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:17]
node _T_2385 = and(_T_2384, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:35]
node _T_2386 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 462:64]
node _T_2387 = and(_T_2385, _T_2386) @[el2_lsu_bus_buffer.scala 462:52]
node _T_2388 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 462:85]
node _T_2389 = and(_T_2387, _T_2388) @[el2_lsu_bus_buffer.scala 462:73]
node _T_2390 = or(_T_2383, _T_2389) @[el2_lsu_bus_buffer.scala 461:114]
node _T_2391 = and(_T_2370, _T_2390) @[el2_lsu_bus_buffer.scala 459:113]
node _T_2392 = bits(buf_age[2], 1, 1) @[el2_lsu_bus_buffer.scala 462:109]
node _T_2393 = or(_T_2391, _T_2392) @[el2_lsu_bus_buffer.scala 462:97]
node _T_2394 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2395 = and(_T_2394, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 459:94]
node _T_2396 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 460:20]
node _T_2397 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 460:47]
node _T_2398 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:59]
node _T_2399 = and(_T_2397, _T_2398) @[el2_lsu_bus_buffer.scala 460:57]
node _T_2400 = or(_T_2396, _T_2399) @[el2_lsu_bus_buffer.scala 460:31]
node _T_2401 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 461:23]
node _T_2402 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 461:53]
node _T_2403 = and(_T_2401, _T_2402) @[el2_lsu_bus_buffer.scala 461:41]
node _T_2404 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 461:83]
node _T_2405 = and(_T_2403, _T_2404) @[el2_lsu_bus_buffer.scala 461:71]
node _T_2406 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 461:104]
node _T_2407 = and(_T_2405, _T_2406) @[el2_lsu_bus_buffer.scala 461:92]
node _T_2408 = or(_T_2400, _T_2407) @[el2_lsu_bus_buffer.scala 460:86]
node _T_2409 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:17]
node _T_2410 = and(_T_2409, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:35]
node _T_2411 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 462:64]
node _T_2412 = and(_T_2410, _T_2411) @[el2_lsu_bus_buffer.scala 462:52]
node _T_2413 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 462:85]
node _T_2414 = and(_T_2412, _T_2413) @[el2_lsu_bus_buffer.scala 462:73]
node _T_2415 = or(_T_2408, _T_2414) @[el2_lsu_bus_buffer.scala 461:114]
node _T_2416 = and(_T_2395, _T_2415) @[el2_lsu_bus_buffer.scala 459:113]
node _T_2417 = bits(buf_age[2], 2, 2) @[el2_lsu_bus_buffer.scala 462:109]
node _T_2418 = or(_T_2416, _T_2417) @[el2_lsu_bus_buffer.scala 462:97]
node _T_2419 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2420 = and(_T_2419, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 459:94]
node _T_2421 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 460:20]
node _T_2422 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 460:47]
node _T_2423 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:59]
node _T_2424 = and(_T_2422, _T_2423) @[el2_lsu_bus_buffer.scala 460:57]
node _T_2425 = or(_T_2421, _T_2424) @[el2_lsu_bus_buffer.scala 460:31]
node _T_2426 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 461:23]
node _T_2427 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 461:53]
node _T_2428 = and(_T_2426, _T_2427) @[el2_lsu_bus_buffer.scala 461:41]
node _T_2429 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 461:83]
node _T_2430 = and(_T_2428, _T_2429) @[el2_lsu_bus_buffer.scala 461:71]
node _T_2431 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 461:104]
node _T_2432 = and(_T_2430, _T_2431) @[el2_lsu_bus_buffer.scala 461:92]
node _T_2433 = or(_T_2425, _T_2432) @[el2_lsu_bus_buffer.scala 460:86]
node _T_2434 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:17]
node _T_2435 = and(_T_2434, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:35]
node _T_2436 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 462:64]
node _T_2437 = and(_T_2435, _T_2436) @[el2_lsu_bus_buffer.scala 462:52]
node _T_2438 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 462:85]
node _T_2439 = and(_T_2437, _T_2438) @[el2_lsu_bus_buffer.scala 462:73]
node _T_2440 = or(_T_2433, _T_2439) @[el2_lsu_bus_buffer.scala 461:114]
node _T_2441 = and(_T_2420, _T_2440) @[el2_lsu_bus_buffer.scala 459:113]
node _T_2442 = bits(buf_age[2], 3, 3) @[el2_lsu_bus_buffer.scala 462:109]
node _T_2443 = or(_T_2441, _T_2442) @[el2_lsu_bus_buffer.scala 462:97]
2020-11-08 16:40:12 +08:00
node _T_2444 = cat(_T_2443, _T_2418) @[Cat.scala 29:58]
node _T_2445 = cat(_T_2444, _T_2393) @[Cat.scala 29:58]
node buf_age_in_2 = cat(_T_2445, _T_2368) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_2446 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2447 = and(_T_2446, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 459:94]
node _T_2448 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 460:20]
node _T_2449 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 460:47]
node _T_2450 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:59]
node _T_2451 = and(_T_2449, _T_2450) @[el2_lsu_bus_buffer.scala 460:57]
node _T_2452 = or(_T_2448, _T_2451) @[el2_lsu_bus_buffer.scala 460:31]
node _T_2453 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 461:23]
node _T_2454 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 461:53]
node _T_2455 = and(_T_2453, _T_2454) @[el2_lsu_bus_buffer.scala 461:41]
node _T_2456 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 461:83]
node _T_2457 = and(_T_2455, _T_2456) @[el2_lsu_bus_buffer.scala 461:71]
node _T_2458 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 461:104]
node _T_2459 = and(_T_2457, _T_2458) @[el2_lsu_bus_buffer.scala 461:92]
node _T_2460 = or(_T_2452, _T_2459) @[el2_lsu_bus_buffer.scala 460:86]
node _T_2461 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:17]
node _T_2462 = and(_T_2461, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:35]
node _T_2463 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 462:64]
node _T_2464 = and(_T_2462, _T_2463) @[el2_lsu_bus_buffer.scala 462:52]
node _T_2465 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 462:85]
node _T_2466 = and(_T_2464, _T_2465) @[el2_lsu_bus_buffer.scala 462:73]
node _T_2467 = or(_T_2460, _T_2466) @[el2_lsu_bus_buffer.scala 461:114]
node _T_2468 = and(_T_2447, _T_2467) @[el2_lsu_bus_buffer.scala 459:113]
node _T_2469 = bits(buf_age[3], 0, 0) @[el2_lsu_bus_buffer.scala 462:109]
node _T_2470 = or(_T_2468, _T_2469) @[el2_lsu_bus_buffer.scala 462:97]
node _T_2471 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2472 = and(_T_2471, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 459:94]
node _T_2473 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 460:20]
node _T_2474 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 460:47]
node _T_2475 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:59]
node _T_2476 = and(_T_2474, _T_2475) @[el2_lsu_bus_buffer.scala 460:57]
node _T_2477 = or(_T_2473, _T_2476) @[el2_lsu_bus_buffer.scala 460:31]
node _T_2478 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 461:23]
node _T_2479 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 461:53]
node _T_2480 = and(_T_2478, _T_2479) @[el2_lsu_bus_buffer.scala 461:41]
node _T_2481 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 461:83]
node _T_2482 = and(_T_2480, _T_2481) @[el2_lsu_bus_buffer.scala 461:71]
node _T_2483 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 461:104]
node _T_2484 = and(_T_2482, _T_2483) @[el2_lsu_bus_buffer.scala 461:92]
node _T_2485 = or(_T_2477, _T_2484) @[el2_lsu_bus_buffer.scala 460:86]
node _T_2486 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:17]
node _T_2487 = and(_T_2486, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:35]
node _T_2488 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 462:64]
node _T_2489 = and(_T_2487, _T_2488) @[el2_lsu_bus_buffer.scala 462:52]
node _T_2490 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 462:85]
node _T_2491 = and(_T_2489, _T_2490) @[el2_lsu_bus_buffer.scala 462:73]
node _T_2492 = or(_T_2485, _T_2491) @[el2_lsu_bus_buffer.scala 461:114]
node _T_2493 = and(_T_2472, _T_2492) @[el2_lsu_bus_buffer.scala 459:113]
node _T_2494 = bits(buf_age[3], 1, 1) @[el2_lsu_bus_buffer.scala 462:109]
node _T_2495 = or(_T_2493, _T_2494) @[el2_lsu_bus_buffer.scala 462:97]
node _T_2496 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2497 = and(_T_2496, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 459:94]
node _T_2498 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 460:20]
node _T_2499 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 460:47]
node _T_2500 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:59]
node _T_2501 = and(_T_2499, _T_2500) @[el2_lsu_bus_buffer.scala 460:57]
node _T_2502 = or(_T_2498, _T_2501) @[el2_lsu_bus_buffer.scala 460:31]
node _T_2503 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 461:23]
node _T_2504 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 461:53]
node _T_2505 = and(_T_2503, _T_2504) @[el2_lsu_bus_buffer.scala 461:41]
node _T_2506 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 461:83]
node _T_2507 = and(_T_2505, _T_2506) @[el2_lsu_bus_buffer.scala 461:71]
node _T_2508 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 461:104]
node _T_2509 = and(_T_2507, _T_2508) @[el2_lsu_bus_buffer.scala 461:92]
node _T_2510 = or(_T_2502, _T_2509) @[el2_lsu_bus_buffer.scala 460:86]
node _T_2511 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:17]
node _T_2512 = and(_T_2511, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:35]
node _T_2513 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 462:64]
node _T_2514 = and(_T_2512, _T_2513) @[el2_lsu_bus_buffer.scala 462:52]
node _T_2515 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 462:85]
node _T_2516 = and(_T_2514, _T_2515) @[el2_lsu_bus_buffer.scala 462:73]
node _T_2517 = or(_T_2510, _T_2516) @[el2_lsu_bus_buffer.scala 461:114]
node _T_2518 = and(_T_2497, _T_2517) @[el2_lsu_bus_buffer.scala 459:113]
node _T_2519 = bits(buf_age[3], 2, 2) @[el2_lsu_bus_buffer.scala 462:109]
node _T_2520 = or(_T_2518, _T_2519) @[el2_lsu_bus_buffer.scala 462:97]
node _T_2521 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 459:83]
node _T_2522 = and(_T_2521, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 459:94]
node _T_2523 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 460:20]
node _T_2524 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 460:47]
node _T_2525 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 460:59]
node _T_2526 = and(_T_2524, _T_2525) @[el2_lsu_bus_buffer.scala 460:57]
node _T_2527 = or(_T_2523, _T_2526) @[el2_lsu_bus_buffer.scala 460:31]
node _T_2528 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 461:23]
node _T_2529 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 461:53]
node _T_2530 = and(_T_2528, _T_2529) @[el2_lsu_bus_buffer.scala 461:41]
node _T_2531 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 461:83]
node _T_2532 = and(_T_2530, _T_2531) @[el2_lsu_bus_buffer.scala 461:71]
node _T_2533 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 461:104]
node _T_2534 = and(_T_2532, _T_2533) @[el2_lsu_bus_buffer.scala 461:92]
node _T_2535 = or(_T_2527, _T_2534) @[el2_lsu_bus_buffer.scala 460:86]
node _T_2536 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 462:17]
node _T_2537 = and(_T_2536, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 462:35]
node _T_2538 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 462:64]
node _T_2539 = and(_T_2537, _T_2538) @[el2_lsu_bus_buffer.scala 462:52]
node _T_2540 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 462:85]
node _T_2541 = and(_T_2539, _T_2540) @[el2_lsu_bus_buffer.scala 462:73]
node _T_2542 = or(_T_2535, _T_2541) @[el2_lsu_bus_buffer.scala 461:114]
node _T_2543 = and(_T_2522, _T_2542) @[el2_lsu_bus_buffer.scala 459:113]
node _T_2544 = bits(buf_age[3], 3, 3) @[el2_lsu_bus_buffer.scala 462:109]
node _T_2545 = or(_T_2543, _T_2544) @[el2_lsu_bus_buffer.scala 462:97]
2020-11-08 16:40:12 +08:00
node _T_2546 = cat(_T_2545, _T_2520) @[Cat.scala 29:58]
node _T_2547 = cat(_T_2546, _T_2495) @[Cat.scala 29:58]
node buf_age_in_3 = cat(_T_2547, _T_2470) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
wire buf_ageQ : UInt<4>[4] @[el2_lsu_bus_buffer.scala 463:22]
buf_ageQ[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 464:12]
buf_ageQ[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 464:12]
buf_ageQ[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 464:12]
buf_ageQ[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 464:12]
node _T_2548 = bits(buf_ageQ[0], 0, 0) @[el2_lsu_bus_buffer.scala 465:74]
node _T_2549 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 465:95]
node _T_2550 = and(_T_2549, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 465:105]
node _T_2551 = eq(_T_2550, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 465:80]
node _T_2552 = and(_T_2548, _T_2551) @[el2_lsu_bus_buffer.scala 465:78]
node _T_2553 = bits(buf_ageQ[0], 1, 1) @[el2_lsu_bus_buffer.scala 465:74]
node _T_2554 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 465:95]
node _T_2555 = and(_T_2554, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 465:105]
node _T_2556 = eq(_T_2555, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 465:80]
node _T_2557 = and(_T_2553, _T_2556) @[el2_lsu_bus_buffer.scala 465:78]
node _T_2558 = bits(buf_ageQ[0], 2, 2) @[el2_lsu_bus_buffer.scala 465:74]
node _T_2559 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 465:95]
node _T_2560 = and(_T_2559, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 465:105]
node _T_2561 = eq(_T_2560, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 465:80]
node _T_2562 = and(_T_2558, _T_2561) @[el2_lsu_bus_buffer.scala 465:78]
node _T_2563 = bits(buf_ageQ[0], 3, 3) @[el2_lsu_bus_buffer.scala 465:74]
node _T_2564 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 465:95]
node _T_2565 = and(_T_2564, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 465:105]
node _T_2566 = eq(_T_2565, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 465:80]
node _T_2567 = and(_T_2563, _T_2566) @[el2_lsu_bus_buffer.scala 465:78]
2020-11-08 17:19:41 +08:00
node _T_2568 = cat(_T_2567, _T_2562) @[Cat.scala 29:58]
node _T_2569 = cat(_T_2568, _T_2557) @[Cat.scala 29:58]
node _T_2570 = cat(_T_2569, _T_2552) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_2571 = bits(buf_ageQ[1], 0, 0) @[el2_lsu_bus_buffer.scala 465:74]
node _T_2572 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 465:95]
node _T_2573 = and(_T_2572, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 465:105]
node _T_2574 = eq(_T_2573, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 465:80]
node _T_2575 = and(_T_2571, _T_2574) @[el2_lsu_bus_buffer.scala 465:78]
node _T_2576 = bits(buf_ageQ[1], 1, 1) @[el2_lsu_bus_buffer.scala 465:74]
node _T_2577 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 465:95]
node _T_2578 = and(_T_2577, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 465:105]
node _T_2579 = eq(_T_2578, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 465:80]
node _T_2580 = and(_T_2576, _T_2579) @[el2_lsu_bus_buffer.scala 465:78]
node _T_2581 = bits(buf_ageQ[1], 2, 2) @[el2_lsu_bus_buffer.scala 465:74]
node _T_2582 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 465:95]
node _T_2583 = and(_T_2582, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 465:105]
node _T_2584 = eq(_T_2583, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 465:80]
node _T_2585 = and(_T_2581, _T_2584) @[el2_lsu_bus_buffer.scala 465:78]
node _T_2586 = bits(buf_ageQ[1], 3, 3) @[el2_lsu_bus_buffer.scala 465:74]
node _T_2587 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 465:95]
node _T_2588 = and(_T_2587, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 465:105]
node _T_2589 = eq(_T_2588, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 465:80]
node _T_2590 = and(_T_2586, _T_2589) @[el2_lsu_bus_buffer.scala 465:78]
2020-11-08 17:19:41 +08:00
node _T_2591 = cat(_T_2590, _T_2585) @[Cat.scala 29:58]
node _T_2592 = cat(_T_2591, _T_2580) @[Cat.scala 29:58]
node _T_2593 = cat(_T_2592, _T_2575) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_2594 = bits(buf_ageQ[2], 0, 0) @[el2_lsu_bus_buffer.scala 465:74]
node _T_2595 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 465:95]
node _T_2596 = and(_T_2595, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 465:105]
node _T_2597 = eq(_T_2596, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 465:80]
node _T_2598 = and(_T_2594, _T_2597) @[el2_lsu_bus_buffer.scala 465:78]
node _T_2599 = bits(buf_ageQ[2], 1, 1) @[el2_lsu_bus_buffer.scala 465:74]
node _T_2600 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 465:95]
node _T_2601 = and(_T_2600, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 465:105]
node _T_2602 = eq(_T_2601, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 465:80]
node _T_2603 = and(_T_2599, _T_2602) @[el2_lsu_bus_buffer.scala 465:78]
node _T_2604 = bits(buf_ageQ[2], 2, 2) @[el2_lsu_bus_buffer.scala 465:74]
node _T_2605 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 465:95]
node _T_2606 = and(_T_2605, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 465:105]
node _T_2607 = eq(_T_2606, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 465:80]
node _T_2608 = and(_T_2604, _T_2607) @[el2_lsu_bus_buffer.scala 465:78]
node _T_2609 = bits(buf_ageQ[2], 3, 3) @[el2_lsu_bus_buffer.scala 465:74]
node _T_2610 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 465:95]
node _T_2611 = and(_T_2610, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 465:105]
node _T_2612 = eq(_T_2611, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 465:80]
node _T_2613 = and(_T_2609, _T_2612) @[el2_lsu_bus_buffer.scala 465:78]
2020-11-08 17:19:41 +08:00
node _T_2614 = cat(_T_2613, _T_2608) @[Cat.scala 29:58]
node _T_2615 = cat(_T_2614, _T_2603) @[Cat.scala 29:58]
node _T_2616 = cat(_T_2615, _T_2598) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_2617 = bits(buf_ageQ[3], 0, 0) @[el2_lsu_bus_buffer.scala 465:74]
node _T_2618 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 465:95]
node _T_2619 = and(_T_2618, buf_cmd_state_bus_en[0]) @[el2_lsu_bus_buffer.scala 465:105]
node _T_2620 = eq(_T_2619, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 465:80]
node _T_2621 = and(_T_2617, _T_2620) @[el2_lsu_bus_buffer.scala 465:78]
node _T_2622 = bits(buf_ageQ[3], 1, 1) @[el2_lsu_bus_buffer.scala 465:74]
node _T_2623 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 465:95]
node _T_2624 = and(_T_2623, buf_cmd_state_bus_en[1]) @[el2_lsu_bus_buffer.scala 465:105]
node _T_2625 = eq(_T_2624, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 465:80]
node _T_2626 = and(_T_2622, _T_2625) @[el2_lsu_bus_buffer.scala 465:78]
node _T_2627 = bits(buf_ageQ[3], 2, 2) @[el2_lsu_bus_buffer.scala 465:74]
node _T_2628 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 465:95]
node _T_2629 = and(_T_2628, buf_cmd_state_bus_en[2]) @[el2_lsu_bus_buffer.scala 465:105]
node _T_2630 = eq(_T_2629, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 465:80]
node _T_2631 = and(_T_2627, _T_2630) @[el2_lsu_bus_buffer.scala 465:78]
node _T_2632 = bits(buf_ageQ[3], 3, 3) @[el2_lsu_bus_buffer.scala 465:74]
node _T_2633 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 465:95]
node _T_2634 = and(_T_2633, buf_cmd_state_bus_en[3]) @[el2_lsu_bus_buffer.scala 465:105]
node _T_2635 = eq(_T_2634, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 465:80]
node _T_2636 = and(_T_2632, _T_2635) @[el2_lsu_bus_buffer.scala 465:78]
2020-11-08 17:19:41 +08:00
node _T_2637 = cat(_T_2636, _T_2631) @[Cat.scala 29:58]
node _T_2638 = cat(_T_2637, _T_2626) @[Cat.scala 29:58]
node _T_2639 = cat(_T_2638, _T_2621) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
buf_age[0] <= _T_2570 @[el2_lsu_bus_buffer.scala 465:13]
buf_age[1] <= _T_2593 @[el2_lsu_bus_buffer.scala 465:13]
buf_age[2] <= _T_2616 @[el2_lsu_bus_buffer.scala 465:13]
buf_age[3] <= _T_2639 @[el2_lsu_bus_buffer.scala 465:13]
node _T_2640 = eq(UInt<1>("h00"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78]
node _T_2641 = bits(buf_age[0], 0, 0) @[el2_lsu_bus_buffer.scala 466:102]
node _T_2642 = eq(_T_2641, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:91]
node _T_2643 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 466:121]
node _T_2644 = and(_T_2642, _T_2643) @[el2_lsu_bus_buffer.scala 466:106]
node _T_2645 = mux(_T_2640, UInt<1>("h00"), _T_2644) @[el2_lsu_bus_buffer.scala 466:74]
node _T_2646 = eq(UInt<1>("h00"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 466:78]
node _T_2647 = bits(buf_age[0], 1, 1) @[el2_lsu_bus_buffer.scala 466:102]
node _T_2648 = eq(_T_2647, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:91]
node _T_2649 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 466:121]
node _T_2650 = and(_T_2648, _T_2649) @[el2_lsu_bus_buffer.scala 466:106]
node _T_2651 = mux(_T_2646, UInt<1>("h00"), _T_2650) @[el2_lsu_bus_buffer.scala 466:74]
node _T_2652 = eq(UInt<1>("h00"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 466:78]
node _T_2653 = bits(buf_age[0], 2, 2) @[el2_lsu_bus_buffer.scala 466:102]
node _T_2654 = eq(_T_2653, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:91]
node _T_2655 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 466:121]
node _T_2656 = and(_T_2654, _T_2655) @[el2_lsu_bus_buffer.scala 466:106]
node _T_2657 = mux(_T_2652, UInt<1>("h00"), _T_2656) @[el2_lsu_bus_buffer.scala 466:74]
node _T_2658 = eq(UInt<1>("h00"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 466:78]
node _T_2659 = bits(buf_age[0], 3, 3) @[el2_lsu_bus_buffer.scala 466:102]
node _T_2660 = eq(_T_2659, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:91]
node _T_2661 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 466:121]
node _T_2662 = and(_T_2660, _T_2661) @[el2_lsu_bus_buffer.scala 466:106]
node _T_2663 = mux(_T_2658, UInt<1>("h00"), _T_2662) @[el2_lsu_bus_buffer.scala 466:74]
2020-11-08 17:19:41 +08:00
node _T_2664 = cat(_T_2663, _T_2657) @[Cat.scala 29:58]
node _T_2665 = cat(_T_2664, _T_2651) @[Cat.scala 29:58]
node _T_2666 = cat(_T_2665, _T_2645) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_2667 = eq(UInt<1>("h01"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78]
node _T_2668 = bits(buf_age[1], 0, 0) @[el2_lsu_bus_buffer.scala 466:102]
node _T_2669 = eq(_T_2668, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:91]
node _T_2670 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 466:121]
node _T_2671 = and(_T_2669, _T_2670) @[el2_lsu_bus_buffer.scala 466:106]
node _T_2672 = mux(_T_2667, UInt<1>("h00"), _T_2671) @[el2_lsu_bus_buffer.scala 466:74]
node _T_2673 = eq(UInt<1>("h01"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 466:78]
node _T_2674 = bits(buf_age[1], 1, 1) @[el2_lsu_bus_buffer.scala 466:102]
node _T_2675 = eq(_T_2674, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:91]
node _T_2676 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 466:121]
node _T_2677 = and(_T_2675, _T_2676) @[el2_lsu_bus_buffer.scala 466:106]
node _T_2678 = mux(_T_2673, UInt<1>("h00"), _T_2677) @[el2_lsu_bus_buffer.scala 466:74]
node _T_2679 = eq(UInt<1>("h01"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 466:78]
node _T_2680 = bits(buf_age[1], 2, 2) @[el2_lsu_bus_buffer.scala 466:102]
node _T_2681 = eq(_T_2680, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:91]
node _T_2682 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 466:121]
node _T_2683 = and(_T_2681, _T_2682) @[el2_lsu_bus_buffer.scala 466:106]
node _T_2684 = mux(_T_2679, UInt<1>("h00"), _T_2683) @[el2_lsu_bus_buffer.scala 466:74]
node _T_2685 = eq(UInt<1>("h01"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 466:78]
node _T_2686 = bits(buf_age[1], 3, 3) @[el2_lsu_bus_buffer.scala 466:102]
node _T_2687 = eq(_T_2686, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:91]
node _T_2688 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 466:121]
node _T_2689 = and(_T_2687, _T_2688) @[el2_lsu_bus_buffer.scala 466:106]
node _T_2690 = mux(_T_2685, UInt<1>("h00"), _T_2689) @[el2_lsu_bus_buffer.scala 466:74]
2020-11-08 17:19:41 +08:00
node _T_2691 = cat(_T_2690, _T_2684) @[Cat.scala 29:58]
node _T_2692 = cat(_T_2691, _T_2678) @[Cat.scala 29:58]
node _T_2693 = cat(_T_2692, _T_2672) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_2694 = eq(UInt<2>("h02"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78]
node _T_2695 = bits(buf_age[2], 0, 0) @[el2_lsu_bus_buffer.scala 466:102]
node _T_2696 = eq(_T_2695, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:91]
node _T_2697 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 466:121]
node _T_2698 = and(_T_2696, _T_2697) @[el2_lsu_bus_buffer.scala 466:106]
node _T_2699 = mux(_T_2694, UInt<1>("h00"), _T_2698) @[el2_lsu_bus_buffer.scala 466:74]
node _T_2700 = eq(UInt<2>("h02"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 466:78]
node _T_2701 = bits(buf_age[2], 1, 1) @[el2_lsu_bus_buffer.scala 466:102]
node _T_2702 = eq(_T_2701, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:91]
node _T_2703 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 466:121]
node _T_2704 = and(_T_2702, _T_2703) @[el2_lsu_bus_buffer.scala 466:106]
node _T_2705 = mux(_T_2700, UInt<1>("h00"), _T_2704) @[el2_lsu_bus_buffer.scala 466:74]
node _T_2706 = eq(UInt<2>("h02"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 466:78]
node _T_2707 = bits(buf_age[2], 2, 2) @[el2_lsu_bus_buffer.scala 466:102]
node _T_2708 = eq(_T_2707, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:91]
node _T_2709 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 466:121]
node _T_2710 = and(_T_2708, _T_2709) @[el2_lsu_bus_buffer.scala 466:106]
node _T_2711 = mux(_T_2706, UInt<1>("h00"), _T_2710) @[el2_lsu_bus_buffer.scala 466:74]
node _T_2712 = eq(UInt<2>("h02"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 466:78]
node _T_2713 = bits(buf_age[2], 3, 3) @[el2_lsu_bus_buffer.scala 466:102]
node _T_2714 = eq(_T_2713, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:91]
node _T_2715 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 466:121]
node _T_2716 = and(_T_2714, _T_2715) @[el2_lsu_bus_buffer.scala 466:106]
node _T_2717 = mux(_T_2712, UInt<1>("h00"), _T_2716) @[el2_lsu_bus_buffer.scala 466:74]
2020-11-08 17:19:41 +08:00
node _T_2718 = cat(_T_2717, _T_2711) @[Cat.scala 29:58]
node _T_2719 = cat(_T_2718, _T_2705) @[Cat.scala 29:58]
node _T_2720 = cat(_T_2719, _T_2699) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_2721 = eq(UInt<2>("h03"), UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:78]
node _T_2722 = bits(buf_age[3], 0, 0) @[el2_lsu_bus_buffer.scala 466:102]
node _T_2723 = eq(_T_2722, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:91]
node _T_2724 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 466:121]
node _T_2725 = and(_T_2723, _T_2724) @[el2_lsu_bus_buffer.scala 466:106]
node _T_2726 = mux(_T_2721, UInt<1>("h00"), _T_2725) @[el2_lsu_bus_buffer.scala 466:74]
node _T_2727 = eq(UInt<2>("h03"), UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 466:78]
node _T_2728 = bits(buf_age[3], 1, 1) @[el2_lsu_bus_buffer.scala 466:102]
node _T_2729 = eq(_T_2728, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:91]
node _T_2730 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 466:121]
node _T_2731 = and(_T_2729, _T_2730) @[el2_lsu_bus_buffer.scala 466:106]
node _T_2732 = mux(_T_2727, UInt<1>("h00"), _T_2731) @[el2_lsu_bus_buffer.scala 466:74]
node _T_2733 = eq(UInt<2>("h03"), UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 466:78]
node _T_2734 = bits(buf_age[3], 2, 2) @[el2_lsu_bus_buffer.scala 466:102]
node _T_2735 = eq(_T_2734, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:91]
node _T_2736 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 466:121]
node _T_2737 = and(_T_2735, _T_2736) @[el2_lsu_bus_buffer.scala 466:106]
node _T_2738 = mux(_T_2733, UInt<1>("h00"), _T_2737) @[el2_lsu_bus_buffer.scala 466:74]
node _T_2739 = eq(UInt<2>("h03"), UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 466:78]
node _T_2740 = bits(buf_age[3], 3, 3) @[el2_lsu_bus_buffer.scala 466:102]
node _T_2741 = eq(_T_2740, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 466:91]
node _T_2742 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 466:121]
node _T_2743 = and(_T_2741, _T_2742) @[el2_lsu_bus_buffer.scala 466:106]
node _T_2744 = mux(_T_2739, UInt<1>("h00"), _T_2743) @[el2_lsu_bus_buffer.scala 466:74]
2020-11-08 17:19:41 +08:00
node _T_2745 = cat(_T_2744, _T_2738) @[Cat.scala 29:58]
node _T_2746 = cat(_T_2745, _T_2732) @[Cat.scala 29:58]
node _T_2747 = cat(_T_2746, _T_2726) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
buf_age_younger[0] <= _T_2666 @[el2_lsu_bus_buffer.scala 466:21]
buf_age_younger[1] <= _T_2693 @[el2_lsu_bus_buffer.scala 466:21]
buf_age_younger[2] <= _T_2720 @[el2_lsu_bus_buffer.scala 466:21]
buf_age_younger[3] <= _T_2747 @[el2_lsu_bus_buffer.scala 466:21]
node _T_2748 = bits(buf_rspageQ[0], 0, 0) @[el2_lsu_bus_buffer.scala 467:85]
node _T_2749 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 467:104]
node _T_2750 = and(_T_2748, _T_2749) @[el2_lsu_bus_buffer.scala 467:89]
node _T_2751 = bits(buf_rspageQ[0], 1, 1) @[el2_lsu_bus_buffer.scala 467:85]
node _T_2752 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 467:104]
node _T_2753 = and(_T_2751, _T_2752) @[el2_lsu_bus_buffer.scala 467:89]
node _T_2754 = bits(buf_rspageQ[0], 2, 2) @[el2_lsu_bus_buffer.scala 467:85]
node _T_2755 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 467:104]
node _T_2756 = and(_T_2754, _T_2755) @[el2_lsu_bus_buffer.scala 467:89]
node _T_2757 = bits(buf_rspageQ[0], 3, 3) @[el2_lsu_bus_buffer.scala 467:85]
node _T_2758 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 467:104]
node _T_2759 = and(_T_2757, _T_2758) @[el2_lsu_bus_buffer.scala 467:89]
2020-11-08 17:19:41 +08:00
node _T_2760 = cat(_T_2759, _T_2756) @[Cat.scala 29:58]
node _T_2761 = cat(_T_2760, _T_2753) @[Cat.scala 29:58]
node _T_2762 = cat(_T_2761, _T_2750) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_2763 = bits(buf_rspageQ[1], 0, 0) @[el2_lsu_bus_buffer.scala 467:85]
node _T_2764 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 467:104]
node _T_2765 = and(_T_2763, _T_2764) @[el2_lsu_bus_buffer.scala 467:89]
node _T_2766 = bits(buf_rspageQ[1], 1, 1) @[el2_lsu_bus_buffer.scala 467:85]
node _T_2767 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 467:104]
node _T_2768 = and(_T_2766, _T_2767) @[el2_lsu_bus_buffer.scala 467:89]
node _T_2769 = bits(buf_rspageQ[1], 2, 2) @[el2_lsu_bus_buffer.scala 467:85]
node _T_2770 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 467:104]
node _T_2771 = and(_T_2769, _T_2770) @[el2_lsu_bus_buffer.scala 467:89]
node _T_2772 = bits(buf_rspageQ[1], 3, 3) @[el2_lsu_bus_buffer.scala 467:85]
node _T_2773 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 467:104]
node _T_2774 = and(_T_2772, _T_2773) @[el2_lsu_bus_buffer.scala 467:89]
2020-11-08 17:19:41 +08:00
node _T_2775 = cat(_T_2774, _T_2771) @[Cat.scala 29:58]
node _T_2776 = cat(_T_2775, _T_2768) @[Cat.scala 29:58]
node _T_2777 = cat(_T_2776, _T_2765) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_2778 = bits(buf_rspageQ[2], 0, 0) @[el2_lsu_bus_buffer.scala 467:85]
node _T_2779 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 467:104]
node _T_2780 = and(_T_2778, _T_2779) @[el2_lsu_bus_buffer.scala 467:89]
node _T_2781 = bits(buf_rspageQ[2], 1, 1) @[el2_lsu_bus_buffer.scala 467:85]
node _T_2782 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 467:104]
node _T_2783 = and(_T_2781, _T_2782) @[el2_lsu_bus_buffer.scala 467:89]
node _T_2784 = bits(buf_rspageQ[2], 2, 2) @[el2_lsu_bus_buffer.scala 467:85]
node _T_2785 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 467:104]
node _T_2786 = and(_T_2784, _T_2785) @[el2_lsu_bus_buffer.scala 467:89]
node _T_2787 = bits(buf_rspageQ[2], 3, 3) @[el2_lsu_bus_buffer.scala 467:85]
node _T_2788 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 467:104]
node _T_2789 = and(_T_2787, _T_2788) @[el2_lsu_bus_buffer.scala 467:89]
2020-11-08 17:19:41 +08:00
node _T_2790 = cat(_T_2789, _T_2786) @[Cat.scala 29:58]
node _T_2791 = cat(_T_2790, _T_2783) @[Cat.scala 29:58]
node _T_2792 = cat(_T_2791, _T_2780) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_2793 = bits(buf_rspageQ[3], 0, 0) @[el2_lsu_bus_buffer.scala 467:85]
node _T_2794 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 467:104]
node _T_2795 = and(_T_2793, _T_2794) @[el2_lsu_bus_buffer.scala 467:89]
node _T_2796 = bits(buf_rspageQ[3], 1, 1) @[el2_lsu_bus_buffer.scala 467:85]
node _T_2797 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 467:104]
node _T_2798 = and(_T_2796, _T_2797) @[el2_lsu_bus_buffer.scala 467:89]
node _T_2799 = bits(buf_rspageQ[3], 2, 2) @[el2_lsu_bus_buffer.scala 467:85]
node _T_2800 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 467:104]
node _T_2801 = and(_T_2799, _T_2800) @[el2_lsu_bus_buffer.scala 467:89]
node _T_2802 = bits(buf_rspageQ[3], 3, 3) @[el2_lsu_bus_buffer.scala 467:85]
node _T_2803 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 467:104]
node _T_2804 = and(_T_2802, _T_2803) @[el2_lsu_bus_buffer.scala 467:89]
2020-11-08 17:19:41 +08:00
node _T_2805 = cat(_T_2804, _T_2801) @[Cat.scala 29:58]
node _T_2806 = cat(_T_2805, _T_2798) @[Cat.scala 29:58]
node _T_2807 = cat(_T_2806, _T_2795) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
buf_rsp_pickage[0] <= _T_2762 @[el2_lsu_bus_buffer.scala 467:21]
buf_rsp_pickage[1] <= _T_2777 @[el2_lsu_bus_buffer.scala 467:21]
buf_rsp_pickage[2] <= _T_2792 @[el2_lsu_bus_buffer.scala 467:21]
buf_rsp_pickage[3] <= _T_2807 @[el2_lsu_bus_buffer.scala 467:21]
node _T_2808 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_2809 = and(_T_2808, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 469:95]
node _T_2810 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:23]
node _T_2811 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 470:49]
node _T_2812 = or(_T_2810, _T_2811) @[el2_lsu_bus_buffer.scala 470:34]
node _T_2813 = eq(_T_2812, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:8]
node _T_2814 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 471:25]
node _T_2815 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 471:55]
node _T_2816 = and(_T_2814, _T_2815) @[el2_lsu_bus_buffer.scala 471:43]
node _T_2817 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:84]
node _T_2818 = and(_T_2816, _T_2817) @[el2_lsu_bus_buffer.scala 471:73]
node _T_2819 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:103]
node _T_2820 = and(_T_2818, _T_2819) @[el2_lsu_bus_buffer.scala 471:92]
node _T_2821 = or(_T_2813, _T_2820) @[el2_lsu_bus_buffer.scala 470:61]
node _T_2822 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:19]
node _T_2823 = and(_T_2822, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:37]
node _T_2824 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:65]
node _T_2825 = and(_T_2823, _T_2824) @[el2_lsu_bus_buffer.scala 472:54]
node _T_2826 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:84]
node _T_2827 = and(_T_2825, _T_2826) @[el2_lsu_bus_buffer.scala 472:73]
node _T_2828 = or(_T_2821, _T_2827) @[el2_lsu_bus_buffer.scala 471:112]
node _T_2829 = and(_T_2809, _T_2828) @[el2_lsu_bus_buffer.scala 469:114]
node _T_2830 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_2831 = and(_T_2830, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 469:95]
node _T_2832 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:23]
node _T_2833 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 470:49]
node _T_2834 = or(_T_2832, _T_2833) @[el2_lsu_bus_buffer.scala 470:34]
node _T_2835 = eq(_T_2834, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:8]
node _T_2836 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 471:25]
node _T_2837 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 471:55]
node _T_2838 = and(_T_2836, _T_2837) @[el2_lsu_bus_buffer.scala 471:43]
node _T_2839 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:84]
node _T_2840 = and(_T_2838, _T_2839) @[el2_lsu_bus_buffer.scala 471:73]
node _T_2841 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 471:103]
node _T_2842 = and(_T_2840, _T_2841) @[el2_lsu_bus_buffer.scala 471:92]
node _T_2843 = or(_T_2835, _T_2842) @[el2_lsu_bus_buffer.scala 470:61]
node _T_2844 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:19]
node _T_2845 = and(_T_2844, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:37]
node _T_2846 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:65]
node _T_2847 = and(_T_2845, _T_2846) @[el2_lsu_bus_buffer.scala 472:54]
node _T_2848 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 472:84]
node _T_2849 = and(_T_2847, _T_2848) @[el2_lsu_bus_buffer.scala 472:73]
node _T_2850 = or(_T_2843, _T_2849) @[el2_lsu_bus_buffer.scala 471:112]
node _T_2851 = and(_T_2831, _T_2850) @[el2_lsu_bus_buffer.scala 469:114]
node _T_2852 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_2853 = and(_T_2852, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 469:95]
node _T_2854 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:23]
node _T_2855 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 470:49]
node _T_2856 = or(_T_2854, _T_2855) @[el2_lsu_bus_buffer.scala 470:34]
node _T_2857 = eq(_T_2856, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:8]
node _T_2858 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 471:25]
node _T_2859 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 471:55]
node _T_2860 = and(_T_2858, _T_2859) @[el2_lsu_bus_buffer.scala 471:43]
node _T_2861 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:84]
node _T_2862 = and(_T_2860, _T_2861) @[el2_lsu_bus_buffer.scala 471:73]
node _T_2863 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 471:103]
node _T_2864 = and(_T_2862, _T_2863) @[el2_lsu_bus_buffer.scala 471:92]
node _T_2865 = or(_T_2857, _T_2864) @[el2_lsu_bus_buffer.scala 470:61]
node _T_2866 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:19]
node _T_2867 = and(_T_2866, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:37]
node _T_2868 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:65]
node _T_2869 = and(_T_2867, _T_2868) @[el2_lsu_bus_buffer.scala 472:54]
node _T_2870 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 472:84]
node _T_2871 = and(_T_2869, _T_2870) @[el2_lsu_bus_buffer.scala 472:73]
node _T_2872 = or(_T_2865, _T_2871) @[el2_lsu_bus_buffer.scala 471:112]
node _T_2873 = and(_T_2853, _T_2872) @[el2_lsu_bus_buffer.scala 469:114]
node _T_2874 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_2875 = and(_T_2874, buf_state_en[0]) @[el2_lsu_bus_buffer.scala 469:95]
node _T_2876 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:23]
node _T_2877 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 470:49]
node _T_2878 = or(_T_2876, _T_2877) @[el2_lsu_bus_buffer.scala 470:34]
node _T_2879 = eq(_T_2878, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:8]
node _T_2880 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 471:25]
node _T_2881 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 471:55]
node _T_2882 = and(_T_2880, _T_2881) @[el2_lsu_bus_buffer.scala 471:43]
node _T_2883 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:84]
node _T_2884 = and(_T_2882, _T_2883) @[el2_lsu_bus_buffer.scala 471:73]
node _T_2885 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 471:103]
node _T_2886 = and(_T_2884, _T_2885) @[el2_lsu_bus_buffer.scala 471:92]
node _T_2887 = or(_T_2879, _T_2886) @[el2_lsu_bus_buffer.scala 470:61]
node _T_2888 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:19]
node _T_2889 = and(_T_2888, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:37]
node _T_2890 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:65]
node _T_2891 = and(_T_2889, _T_2890) @[el2_lsu_bus_buffer.scala 472:54]
node _T_2892 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 472:84]
node _T_2893 = and(_T_2891, _T_2892) @[el2_lsu_bus_buffer.scala 472:73]
node _T_2894 = or(_T_2887, _T_2893) @[el2_lsu_bus_buffer.scala 471:112]
node _T_2895 = and(_T_2875, _T_2894) @[el2_lsu_bus_buffer.scala 469:114]
2020-11-08 17:19:41 +08:00
node _T_2896 = cat(_T_2895, _T_2873) @[Cat.scala 29:58]
node _T_2897 = cat(_T_2896, _T_2851) @[Cat.scala 29:58]
node _T_2898 = cat(_T_2897, _T_2829) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_2899 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_2900 = and(_T_2899, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 469:95]
node _T_2901 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:23]
node _T_2902 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 470:49]
node _T_2903 = or(_T_2901, _T_2902) @[el2_lsu_bus_buffer.scala 470:34]
node _T_2904 = eq(_T_2903, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:8]
node _T_2905 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 471:25]
node _T_2906 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 471:55]
node _T_2907 = and(_T_2905, _T_2906) @[el2_lsu_bus_buffer.scala 471:43]
node _T_2908 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 471:84]
node _T_2909 = and(_T_2907, _T_2908) @[el2_lsu_bus_buffer.scala 471:73]
node _T_2910 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:103]
node _T_2911 = and(_T_2909, _T_2910) @[el2_lsu_bus_buffer.scala 471:92]
node _T_2912 = or(_T_2904, _T_2911) @[el2_lsu_bus_buffer.scala 470:61]
node _T_2913 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:19]
node _T_2914 = and(_T_2913, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:37]
node _T_2915 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 472:65]
node _T_2916 = and(_T_2914, _T_2915) @[el2_lsu_bus_buffer.scala 472:54]
node _T_2917 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:84]
node _T_2918 = and(_T_2916, _T_2917) @[el2_lsu_bus_buffer.scala 472:73]
node _T_2919 = or(_T_2912, _T_2918) @[el2_lsu_bus_buffer.scala 471:112]
node _T_2920 = and(_T_2900, _T_2919) @[el2_lsu_bus_buffer.scala 469:114]
node _T_2921 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_2922 = and(_T_2921, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 469:95]
node _T_2923 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:23]
node _T_2924 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 470:49]
node _T_2925 = or(_T_2923, _T_2924) @[el2_lsu_bus_buffer.scala 470:34]
node _T_2926 = eq(_T_2925, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:8]
node _T_2927 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 471:25]
node _T_2928 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 471:55]
node _T_2929 = and(_T_2927, _T_2928) @[el2_lsu_bus_buffer.scala 471:43]
node _T_2930 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 471:84]
node _T_2931 = and(_T_2929, _T_2930) @[el2_lsu_bus_buffer.scala 471:73]
node _T_2932 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 471:103]
node _T_2933 = and(_T_2931, _T_2932) @[el2_lsu_bus_buffer.scala 471:92]
node _T_2934 = or(_T_2926, _T_2933) @[el2_lsu_bus_buffer.scala 470:61]
node _T_2935 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:19]
node _T_2936 = and(_T_2935, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:37]
node _T_2937 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 472:65]
node _T_2938 = and(_T_2936, _T_2937) @[el2_lsu_bus_buffer.scala 472:54]
node _T_2939 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 472:84]
node _T_2940 = and(_T_2938, _T_2939) @[el2_lsu_bus_buffer.scala 472:73]
node _T_2941 = or(_T_2934, _T_2940) @[el2_lsu_bus_buffer.scala 471:112]
node _T_2942 = and(_T_2922, _T_2941) @[el2_lsu_bus_buffer.scala 469:114]
node _T_2943 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_2944 = and(_T_2943, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 469:95]
node _T_2945 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:23]
node _T_2946 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 470:49]
node _T_2947 = or(_T_2945, _T_2946) @[el2_lsu_bus_buffer.scala 470:34]
node _T_2948 = eq(_T_2947, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:8]
node _T_2949 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 471:25]
node _T_2950 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 471:55]
node _T_2951 = and(_T_2949, _T_2950) @[el2_lsu_bus_buffer.scala 471:43]
node _T_2952 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 471:84]
node _T_2953 = and(_T_2951, _T_2952) @[el2_lsu_bus_buffer.scala 471:73]
node _T_2954 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 471:103]
node _T_2955 = and(_T_2953, _T_2954) @[el2_lsu_bus_buffer.scala 471:92]
node _T_2956 = or(_T_2948, _T_2955) @[el2_lsu_bus_buffer.scala 470:61]
node _T_2957 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:19]
node _T_2958 = and(_T_2957, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:37]
node _T_2959 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 472:65]
node _T_2960 = and(_T_2958, _T_2959) @[el2_lsu_bus_buffer.scala 472:54]
node _T_2961 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 472:84]
node _T_2962 = and(_T_2960, _T_2961) @[el2_lsu_bus_buffer.scala 472:73]
node _T_2963 = or(_T_2956, _T_2962) @[el2_lsu_bus_buffer.scala 471:112]
node _T_2964 = and(_T_2944, _T_2963) @[el2_lsu_bus_buffer.scala 469:114]
node _T_2965 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_2966 = and(_T_2965, buf_state_en[1]) @[el2_lsu_bus_buffer.scala 469:95]
node _T_2967 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:23]
node _T_2968 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 470:49]
node _T_2969 = or(_T_2967, _T_2968) @[el2_lsu_bus_buffer.scala 470:34]
node _T_2970 = eq(_T_2969, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:8]
node _T_2971 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 471:25]
node _T_2972 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 471:55]
node _T_2973 = and(_T_2971, _T_2972) @[el2_lsu_bus_buffer.scala 471:43]
node _T_2974 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 471:84]
node _T_2975 = and(_T_2973, _T_2974) @[el2_lsu_bus_buffer.scala 471:73]
node _T_2976 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 471:103]
node _T_2977 = and(_T_2975, _T_2976) @[el2_lsu_bus_buffer.scala 471:92]
node _T_2978 = or(_T_2970, _T_2977) @[el2_lsu_bus_buffer.scala 470:61]
node _T_2979 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:19]
node _T_2980 = and(_T_2979, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:37]
node _T_2981 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 472:65]
node _T_2982 = and(_T_2980, _T_2981) @[el2_lsu_bus_buffer.scala 472:54]
node _T_2983 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 472:84]
node _T_2984 = and(_T_2982, _T_2983) @[el2_lsu_bus_buffer.scala 472:73]
node _T_2985 = or(_T_2978, _T_2984) @[el2_lsu_bus_buffer.scala 471:112]
node _T_2986 = and(_T_2966, _T_2985) @[el2_lsu_bus_buffer.scala 469:114]
2020-11-08 17:19:41 +08:00
node _T_2987 = cat(_T_2986, _T_2964) @[Cat.scala 29:58]
node _T_2988 = cat(_T_2987, _T_2942) @[Cat.scala 29:58]
node _T_2989 = cat(_T_2988, _T_2920) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_2990 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_2991 = and(_T_2990, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 469:95]
node _T_2992 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:23]
node _T_2993 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 470:49]
node _T_2994 = or(_T_2992, _T_2993) @[el2_lsu_bus_buffer.scala 470:34]
node _T_2995 = eq(_T_2994, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:8]
node _T_2996 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 471:25]
node _T_2997 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 471:55]
node _T_2998 = and(_T_2996, _T_2997) @[el2_lsu_bus_buffer.scala 471:43]
node _T_2999 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 471:84]
node _T_3000 = and(_T_2998, _T_2999) @[el2_lsu_bus_buffer.scala 471:73]
node _T_3001 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:103]
node _T_3002 = and(_T_3000, _T_3001) @[el2_lsu_bus_buffer.scala 471:92]
node _T_3003 = or(_T_2995, _T_3002) @[el2_lsu_bus_buffer.scala 470:61]
node _T_3004 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:19]
node _T_3005 = and(_T_3004, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:37]
node _T_3006 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 472:65]
node _T_3007 = and(_T_3005, _T_3006) @[el2_lsu_bus_buffer.scala 472:54]
node _T_3008 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3009 = and(_T_3007, _T_3008) @[el2_lsu_bus_buffer.scala 472:73]
node _T_3010 = or(_T_3003, _T_3009) @[el2_lsu_bus_buffer.scala 471:112]
node _T_3011 = and(_T_2991, _T_3010) @[el2_lsu_bus_buffer.scala 469:114]
node _T_3012 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_3013 = and(_T_3012, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 469:95]
node _T_3014 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:23]
node _T_3015 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 470:49]
node _T_3016 = or(_T_3014, _T_3015) @[el2_lsu_bus_buffer.scala 470:34]
node _T_3017 = eq(_T_3016, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:8]
node _T_3018 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 471:25]
node _T_3019 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 471:55]
node _T_3020 = and(_T_3018, _T_3019) @[el2_lsu_bus_buffer.scala 471:43]
node _T_3021 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 471:84]
node _T_3022 = and(_T_3020, _T_3021) @[el2_lsu_bus_buffer.scala 471:73]
node _T_3023 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 471:103]
node _T_3024 = and(_T_3022, _T_3023) @[el2_lsu_bus_buffer.scala 471:92]
node _T_3025 = or(_T_3017, _T_3024) @[el2_lsu_bus_buffer.scala 470:61]
node _T_3026 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:19]
node _T_3027 = and(_T_3026, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:37]
node _T_3028 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 472:65]
node _T_3029 = and(_T_3027, _T_3028) @[el2_lsu_bus_buffer.scala 472:54]
node _T_3030 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3031 = and(_T_3029, _T_3030) @[el2_lsu_bus_buffer.scala 472:73]
node _T_3032 = or(_T_3025, _T_3031) @[el2_lsu_bus_buffer.scala 471:112]
node _T_3033 = and(_T_3013, _T_3032) @[el2_lsu_bus_buffer.scala 469:114]
node _T_3034 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_3035 = and(_T_3034, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 469:95]
node _T_3036 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:23]
node _T_3037 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 470:49]
node _T_3038 = or(_T_3036, _T_3037) @[el2_lsu_bus_buffer.scala 470:34]
node _T_3039 = eq(_T_3038, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:8]
node _T_3040 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 471:25]
node _T_3041 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 471:55]
node _T_3042 = and(_T_3040, _T_3041) @[el2_lsu_bus_buffer.scala 471:43]
node _T_3043 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 471:84]
node _T_3044 = and(_T_3042, _T_3043) @[el2_lsu_bus_buffer.scala 471:73]
node _T_3045 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 471:103]
node _T_3046 = and(_T_3044, _T_3045) @[el2_lsu_bus_buffer.scala 471:92]
node _T_3047 = or(_T_3039, _T_3046) @[el2_lsu_bus_buffer.scala 470:61]
node _T_3048 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:19]
node _T_3049 = and(_T_3048, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:37]
node _T_3050 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 472:65]
node _T_3051 = and(_T_3049, _T_3050) @[el2_lsu_bus_buffer.scala 472:54]
node _T_3052 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3053 = and(_T_3051, _T_3052) @[el2_lsu_bus_buffer.scala 472:73]
node _T_3054 = or(_T_3047, _T_3053) @[el2_lsu_bus_buffer.scala 471:112]
node _T_3055 = and(_T_3035, _T_3054) @[el2_lsu_bus_buffer.scala 469:114]
node _T_3056 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_3057 = and(_T_3056, buf_state_en[2]) @[el2_lsu_bus_buffer.scala 469:95]
node _T_3058 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:23]
node _T_3059 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 470:49]
node _T_3060 = or(_T_3058, _T_3059) @[el2_lsu_bus_buffer.scala 470:34]
node _T_3061 = eq(_T_3060, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:8]
node _T_3062 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 471:25]
node _T_3063 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 471:55]
node _T_3064 = and(_T_3062, _T_3063) @[el2_lsu_bus_buffer.scala 471:43]
node _T_3065 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 471:84]
node _T_3066 = and(_T_3064, _T_3065) @[el2_lsu_bus_buffer.scala 471:73]
node _T_3067 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 471:103]
node _T_3068 = and(_T_3066, _T_3067) @[el2_lsu_bus_buffer.scala 471:92]
node _T_3069 = or(_T_3061, _T_3068) @[el2_lsu_bus_buffer.scala 470:61]
node _T_3070 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:19]
node _T_3071 = and(_T_3070, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:37]
node _T_3072 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 472:65]
node _T_3073 = and(_T_3071, _T_3072) @[el2_lsu_bus_buffer.scala 472:54]
node _T_3074 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3075 = and(_T_3073, _T_3074) @[el2_lsu_bus_buffer.scala 472:73]
node _T_3076 = or(_T_3069, _T_3075) @[el2_lsu_bus_buffer.scala 471:112]
node _T_3077 = and(_T_3057, _T_3076) @[el2_lsu_bus_buffer.scala 469:114]
2020-11-08 17:19:41 +08:00
node _T_3078 = cat(_T_3077, _T_3055) @[Cat.scala 29:58]
node _T_3079 = cat(_T_3078, _T_3033) @[Cat.scala 29:58]
node _T_3080 = cat(_T_3079, _T_3011) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_3081 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_3082 = and(_T_3081, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 469:95]
node _T_3083 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:23]
node _T_3084 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 470:49]
node _T_3085 = or(_T_3083, _T_3084) @[el2_lsu_bus_buffer.scala 470:34]
node _T_3086 = eq(_T_3085, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:8]
node _T_3087 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 471:25]
node _T_3088 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 471:55]
node _T_3089 = and(_T_3087, _T_3088) @[el2_lsu_bus_buffer.scala 471:43]
node _T_3090 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 471:84]
node _T_3091 = and(_T_3089, _T_3090) @[el2_lsu_bus_buffer.scala 471:73]
node _T_3092 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 471:103]
node _T_3093 = and(_T_3091, _T_3092) @[el2_lsu_bus_buffer.scala 471:92]
node _T_3094 = or(_T_3086, _T_3093) @[el2_lsu_bus_buffer.scala 470:61]
node _T_3095 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:19]
node _T_3096 = and(_T_3095, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:37]
node _T_3097 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 472:65]
node _T_3098 = and(_T_3096, _T_3097) @[el2_lsu_bus_buffer.scala 472:54]
node _T_3099 = eq(WrPtr0_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3100 = and(_T_3098, _T_3099) @[el2_lsu_bus_buffer.scala 472:73]
node _T_3101 = or(_T_3094, _T_3100) @[el2_lsu_bus_buffer.scala 471:112]
node _T_3102 = and(_T_3082, _T_3101) @[el2_lsu_bus_buffer.scala 469:114]
node _T_3103 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_3104 = and(_T_3103, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 469:95]
node _T_3105 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:23]
node _T_3106 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 470:49]
node _T_3107 = or(_T_3105, _T_3106) @[el2_lsu_bus_buffer.scala 470:34]
node _T_3108 = eq(_T_3107, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:8]
node _T_3109 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 471:25]
node _T_3110 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 471:55]
node _T_3111 = and(_T_3109, _T_3110) @[el2_lsu_bus_buffer.scala 471:43]
node _T_3112 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 471:84]
node _T_3113 = and(_T_3111, _T_3112) @[el2_lsu_bus_buffer.scala 471:73]
node _T_3114 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 471:103]
node _T_3115 = and(_T_3113, _T_3114) @[el2_lsu_bus_buffer.scala 471:92]
node _T_3116 = or(_T_3108, _T_3115) @[el2_lsu_bus_buffer.scala 470:61]
node _T_3117 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:19]
node _T_3118 = and(_T_3117, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:37]
node _T_3119 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 472:65]
node _T_3120 = and(_T_3118, _T_3119) @[el2_lsu_bus_buffer.scala 472:54]
node _T_3121 = eq(WrPtr0_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3122 = and(_T_3120, _T_3121) @[el2_lsu_bus_buffer.scala 472:73]
node _T_3123 = or(_T_3116, _T_3122) @[el2_lsu_bus_buffer.scala 471:112]
node _T_3124 = and(_T_3104, _T_3123) @[el2_lsu_bus_buffer.scala 469:114]
node _T_3125 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_3126 = and(_T_3125, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 469:95]
node _T_3127 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:23]
node _T_3128 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 470:49]
node _T_3129 = or(_T_3127, _T_3128) @[el2_lsu_bus_buffer.scala 470:34]
node _T_3130 = eq(_T_3129, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:8]
node _T_3131 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 471:25]
node _T_3132 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 471:55]
node _T_3133 = and(_T_3131, _T_3132) @[el2_lsu_bus_buffer.scala 471:43]
node _T_3134 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 471:84]
node _T_3135 = and(_T_3133, _T_3134) @[el2_lsu_bus_buffer.scala 471:73]
node _T_3136 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 471:103]
node _T_3137 = and(_T_3135, _T_3136) @[el2_lsu_bus_buffer.scala 471:92]
node _T_3138 = or(_T_3130, _T_3137) @[el2_lsu_bus_buffer.scala 470:61]
node _T_3139 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:19]
node _T_3140 = and(_T_3139, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:37]
node _T_3141 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 472:65]
node _T_3142 = and(_T_3140, _T_3141) @[el2_lsu_bus_buffer.scala 472:54]
node _T_3143 = eq(WrPtr0_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3144 = and(_T_3142, _T_3143) @[el2_lsu_bus_buffer.scala 472:73]
node _T_3145 = or(_T_3138, _T_3144) @[el2_lsu_bus_buffer.scala 471:112]
node _T_3146 = and(_T_3126, _T_3145) @[el2_lsu_bus_buffer.scala 469:114]
node _T_3147 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 469:84]
node _T_3148 = and(_T_3147, buf_state_en[3]) @[el2_lsu_bus_buffer.scala 469:95]
node _T_3149 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 470:23]
node _T_3150 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 470:49]
node _T_3151 = or(_T_3149, _T_3150) @[el2_lsu_bus_buffer.scala 470:34]
node _T_3152 = eq(_T_3151, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 470:8]
node _T_3153 = and(ibuf_drain_vld, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 471:25]
node _T_3154 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 471:55]
node _T_3155 = and(_T_3153, _T_3154) @[el2_lsu_bus_buffer.scala 471:43]
node _T_3156 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 471:84]
node _T_3157 = and(_T_3155, _T_3156) @[el2_lsu_bus_buffer.scala 471:73]
node _T_3158 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 471:103]
node _T_3159 = and(_T_3157, _T_3158) @[el2_lsu_bus_buffer.scala 471:92]
node _T_3160 = or(_T_3152, _T_3159) @[el2_lsu_bus_buffer.scala 470:61]
node _T_3161 = and(ibuf_byp, io.lsu_busreq_r) @[el2_lsu_bus_buffer.scala 472:19]
node _T_3162 = and(_T_3161, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 472:37]
node _T_3163 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 472:65]
node _T_3164 = and(_T_3162, _T_3163) @[el2_lsu_bus_buffer.scala 472:54]
node _T_3165 = eq(WrPtr0_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 472:84]
node _T_3166 = and(_T_3164, _T_3165) @[el2_lsu_bus_buffer.scala 472:73]
node _T_3167 = or(_T_3160, _T_3166) @[el2_lsu_bus_buffer.scala 471:112]
node _T_3168 = and(_T_3148, _T_3167) @[el2_lsu_bus_buffer.scala 469:114]
2020-11-08 17:19:41 +08:00
node _T_3169 = cat(_T_3168, _T_3146) @[Cat.scala 29:58]
node _T_3170 = cat(_T_3169, _T_3124) @[Cat.scala 29:58]
node _T_3171 = cat(_T_3170, _T_3102) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
buf_rspage_set[0] <= _T_2898 @[el2_lsu_bus_buffer.scala 469:20]
buf_rspage_set[1] <= _T_2989 @[el2_lsu_bus_buffer.scala 469:20]
buf_rspage_set[2] <= _T_3080 @[el2_lsu_bus_buffer.scala 469:20]
buf_rspage_set[3] <= _T_3171 @[el2_lsu_bus_buffer.scala 469:20]
node _T_3172 = bits(buf_rspage_set[0], 0, 0) @[el2_lsu_bus_buffer.scala 473:86]
node _T_3173 = bits(buf_rspage[0], 0, 0) @[el2_lsu_bus_buffer.scala 473:105]
node _T_3174 = or(_T_3172, _T_3173) @[el2_lsu_bus_buffer.scala 473:90]
node _T_3175 = bits(buf_rspage_set[0], 1, 1) @[el2_lsu_bus_buffer.scala 473:86]
node _T_3176 = bits(buf_rspage[0], 1, 1) @[el2_lsu_bus_buffer.scala 473:105]
node _T_3177 = or(_T_3175, _T_3176) @[el2_lsu_bus_buffer.scala 473:90]
node _T_3178 = bits(buf_rspage_set[0], 2, 2) @[el2_lsu_bus_buffer.scala 473:86]
node _T_3179 = bits(buf_rspage[0], 2, 2) @[el2_lsu_bus_buffer.scala 473:105]
node _T_3180 = or(_T_3178, _T_3179) @[el2_lsu_bus_buffer.scala 473:90]
node _T_3181 = bits(buf_rspage_set[0], 3, 3) @[el2_lsu_bus_buffer.scala 473:86]
node _T_3182 = bits(buf_rspage[0], 3, 3) @[el2_lsu_bus_buffer.scala 473:105]
node _T_3183 = or(_T_3181, _T_3182) @[el2_lsu_bus_buffer.scala 473:90]
2020-11-08 17:19:41 +08:00
node _T_3184 = cat(_T_3183, _T_3180) @[Cat.scala 29:58]
node _T_3185 = cat(_T_3184, _T_3177) @[Cat.scala 29:58]
node _T_3186 = cat(_T_3185, _T_3174) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_3187 = bits(buf_rspage_set[1], 0, 0) @[el2_lsu_bus_buffer.scala 473:86]
node _T_3188 = bits(buf_rspage[1], 0, 0) @[el2_lsu_bus_buffer.scala 473:105]
node _T_3189 = or(_T_3187, _T_3188) @[el2_lsu_bus_buffer.scala 473:90]
node _T_3190 = bits(buf_rspage_set[1], 1, 1) @[el2_lsu_bus_buffer.scala 473:86]
node _T_3191 = bits(buf_rspage[1], 1, 1) @[el2_lsu_bus_buffer.scala 473:105]
node _T_3192 = or(_T_3190, _T_3191) @[el2_lsu_bus_buffer.scala 473:90]
node _T_3193 = bits(buf_rspage_set[1], 2, 2) @[el2_lsu_bus_buffer.scala 473:86]
node _T_3194 = bits(buf_rspage[1], 2, 2) @[el2_lsu_bus_buffer.scala 473:105]
node _T_3195 = or(_T_3193, _T_3194) @[el2_lsu_bus_buffer.scala 473:90]
node _T_3196 = bits(buf_rspage_set[1], 3, 3) @[el2_lsu_bus_buffer.scala 473:86]
node _T_3197 = bits(buf_rspage[1], 3, 3) @[el2_lsu_bus_buffer.scala 473:105]
node _T_3198 = or(_T_3196, _T_3197) @[el2_lsu_bus_buffer.scala 473:90]
2020-11-08 17:19:41 +08:00
node _T_3199 = cat(_T_3198, _T_3195) @[Cat.scala 29:58]
node _T_3200 = cat(_T_3199, _T_3192) @[Cat.scala 29:58]
node _T_3201 = cat(_T_3200, _T_3189) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_3202 = bits(buf_rspage_set[2], 0, 0) @[el2_lsu_bus_buffer.scala 473:86]
node _T_3203 = bits(buf_rspage[2], 0, 0) @[el2_lsu_bus_buffer.scala 473:105]
node _T_3204 = or(_T_3202, _T_3203) @[el2_lsu_bus_buffer.scala 473:90]
node _T_3205 = bits(buf_rspage_set[2], 1, 1) @[el2_lsu_bus_buffer.scala 473:86]
node _T_3206 = bits(buf_rspage[2], 1, 1) @[el2_lsu_bus_buffer.scala 473:105]
node _T_3207 = or(_T_3205, _T_3206) @[el2_lsu_bus_buffer.scala 473:90]
node _T_3208 = bits(buf_rspage_set[2], 2, 2) @[el2_lsu_bus_buffer.scala 473:86]
node _T_3209 = bits(buf_rspage[2], 2, 2) @[el2_lsu_bus_buffer.scala 473:105]
node _T_3210 = or(_T_3208, _T_3209) @[el2_lsu_bus_buffer.scala 473:90]
node _T_3211 = bits(buf_rspage_set[2], 3, 3) @[el2_lsu_bus_buffer.scala 473:86]
node _T_3212 = bits(buf_rspage[2], 3, 3) @[el2_lsu_bus_buffer.scala 473:105]
node _T_3213 = or(_T_3211, _T_3212) @[el2_lsu_bus_buffer.scala 473:90]
2020-11-08 17:19:41 +08:00
node _T_3214 = cat(_T_3213, _T_3210) @[Cat.scala 29:58]
node _T_3215 = cat(_T_3214, _T_3207) @[Cat.scala 29:58]
node _T_3216 = cat(_T_3215, _T_3204) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_3217 = bits(buf_rspage_set[3], 0, 0) @[el2_lsu_bus_buffer.scala 473:86]
node _T_3218 = bits(buf_rspage[3], 0, 0) @[el2_lsu_bus_buffer.scala 473:105]
node _T_3219 = or(_T_3217, _T_3218) @[el2_lsu_bus_buffer.scala 473:90]
node _T_3220 = bits(buf_rspage_set[3], 1, 1) @[el2_lsu_bus_buffer.scala 473:86]
node _T_3221 = bits(buf_rspage[3], 1, 1) @[el2_lsu_bus_buffer.scala 473:105]
node _T_3222 = or(_T_3220, _T_3221) @[el2_lsu_bus_buffer.scala 473:90]
node _T_3223 = bits(buf_rspage_set[3], 2, 2) @[el2_lsu_bus_buffer.scala 473:86]
node _T_3224 = bits(buf_rspage[3], 2, 2) @[el2_lsu_bus_buffer.scala 473:105]
node _T_3225 = or(_T_3223, _T_3224) @[el2_lsu_bus_buffer.scala 473:90]
node _T_3226 = bits(buf_rspage_set[3], 3, 3) @[el2_lsu_bus_buffer.scala 473:86]
node _T_3227 = bits(buf_rspage[3], 3, 3) @[el2_lsu_bus_buffer.scala 473:105]
node _T_3228 = or(_T_3226, _T_3227) @[el2_lsu_bus_buffer.scala 473:90]
2020-11-08 17:19:41 +08:00
node _T_3229 = cat(_T_3228, _T_3225) @[Cat.scala 29:58]
node _T_3230 = cat(_T_3229, _T_3222) @[Cat.scala 29:58]
node _T_3231 = cat(_T_3230, _T_3219) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
buf_rspage_in[0] <= _T_3186 @[el2_lsu_bus_buffer.scala 473:19]
buf_rspage_in[1] <= _T_3201 @[el2_lsu_bus_buffer.scala 473:19]
buf_rspage_in[2] <= _T_3216 @[el2_lsu_bus_buffer.scala 473:19]
buf_rspage_in[3] <= _T_3231 @[el2_lsu_bus_buffer.scala 473:19]
node _T_3232 = bits(buf_rspageQ[0], 0, 0) @[el2_lsu_bus_buffer.scala 474:80]
node _T_3233 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 474:101]
node _T_3234 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 474:127]
node _T_3235 = or(_T_3233, _T_3234) @[el2_lsu_bus_buffer.scala 474:112]
node _T_3236 = eq(_T_3235, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 474:86]
node _T_3237 = and(_T_3232, _T_3236) @[el2_lsu_bus_buffer.scala 474:84]
node _T_3238 = bits(buf_rspageQ[0], 1, 1) @[el2_lsu_bus_buffer.scala 474:80]
node _T_3239 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 474:101]
node _T_3240 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 474:127]
node _T_3241 = or(_T_3239, _T_3240) @[el2_lsu_bus_buffer.scala 474:112]
node _T_3242 = eq(_T_3241, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 474:86]
node _T_3243 = and(_T_3238, _T_3242) @[el2_lsu_bus_buffer.scala 474:84]
node _T_3244 = bits(buf_rspageQ[0], 2, 2) @[el2_lsu_bus_buffer.scala 474:80]
node _T_3245 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 474:101]
node _T_3246 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 474:127]
node _T_3247 = or(_T_3245, _T_3246) @[el2_lsu_bus_buffer.scala 474:112]
node _T_3248 = eq(_T_3247, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 474:86]
node _T_3249 = and(_T_3244, _T_3248) @[el2_lsu_bus_buffer.scala 474:84]
node _T_3250 = bits(buf_rspageQ[0], 3, 3) @[el2_lsu_bus_buffer.scala 474:80]
node _T_3251 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 474:101]
node _T_3252 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 474:127]
node _T_3253 = or(_T_3251, _T_3252) @[el2_lsu_bus_buffer.scala 474:112]
node _T_3254 = eq(_T_3253, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 474:86]
node _T_3255 = and(_T_3250, _T_3254) @[el2_lsu_bus_buffer.scala 474:84]
2020-11-08 17:19:41 +08:00
node _T_3256 = cat(_T_3255, _T_3249) @[Cat.scala 29:58]
node _T_3257 = cat(_T_3256, _T_3243) @[Cat.scala 29:58]
node _T_3258 = cat(_T_3257, _T_3237) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_3259 = bits(buf_rspageQ[1], 0, 0) @[el2_lsu_bus_buffer.scala 474:80]
node _T_3260 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 474:101]
node _T_3261 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 474:127]
node _T_3262 = or(_T_3260, _T_3261) @[el2_lsu_bus_buffer.scala 474:112]
node _T_3263 = eq(_T_3262, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 474:86]
node _T_3264 = and(_T_3259, _T_3263) @[el2_lsu_bus_buffer.scala 474:84]
node _T_3265 = bits(buf_rspageQ[1], 1, 1) @[el2_lsu_bus_buffer.scala 474:80]
node _T_3266 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 474:101]
node _T_3267 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 474:127]
node _T_3268 = or(_T_3266, _T_3267) @[el2_lsu_bus_buffer.scala 474:112]
node _T_3269 = eq(_T_3268, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 474:86]
node _T_3270 = and(_T_3265, _T_3269) @[el2_lsu_bus_buffer.scala 474:84]
node _T_3271 = bits(buf_rspageQ[1], 2, 2) @[el2_lsu_bus_buffer.scala 474:80]
node _T_3272 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 474:101]
node _T_3273 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 474:127]
node _T_3274 = or(_T_3272, _T_3273) @[el2_lsu_bus_buffer.scala 474:112]
node _T_3275 = eq(_T_3274, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 474:86]
node _T_3276 = and(_T_3271, _T_3275) @[el2_lsu_bus_buffer.scala 474:84]
node _T_3277 = bits(buf_rspageQ[1], 3, 3) @[el2_lsu_bus_buffer.scala 474:80]
node _T_3278 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 474:101]
node _T_3279 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 474:127]
node _T_3280 = or(_T_3278, _T_3279) @[el2_lsu_bus_buffer.scala 474:112]
node _T_3281 = eq(_T_3280, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 474:86]
node _T_3282 = and(_T_3277, _T_3281) @[el2_lsu_bus_buffer.scala 474:84]
2020-11-08 17:19:41 +08:00
node _T_3283 = cat(_T_3282, _T_3276) @[Cat.scala 29:58]
node _T_3284 = cat(_T_3283, _T_3270) @[Cat.scala 29:58]
node _T_3285 = cat(_T_3284, _T_3264) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_3286 = bits(buf_rspageQ[2], 0, 0) @[el2_lsu_bus_buffer.scala 474:80]
node _T_3287 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 474:101]
node _T_3288 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 474:127]
node _T_3289 = or(_T_3287, _T_3288) @[el2_lsu_bus_buffer.scala 474:112]
node _T_3290 = eq(_T_3289, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 474:86]
node _T_3291 = and(_T_3286, _T_3290) @[el2_lsu_bus_buffer.scala 474:84]
node _T_3292 = bits(buf_rspageQ[2], 1, 1) @[el2_lsu_bus_buffer.scala 474:80]
node _T_3293 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 474:101]
node _T_3294 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 474:127]
node _T_3295 = or(_T_3293, _T_3294) @[el2_lsu_bus_buffer.scala 474:112]
node _T_3296 = eq(_T_3295, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 474:86]
node _T_3297 = and(_T_3292, _T_3296) @[el2_lsu_bus_buffer.scala 474:84]
node _T_3298 = bits(buf_rspageQ[2], 2, 2) @[el2_lsu_bus_buffer.scala 474:80]
node _T_3299 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 474:101]
node _T_3300 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 474:127]
node _T_3301 = or(_T_3299, _T_3300) @[el2_lsu_bus_buffer.scala 474:112]
node _T_3302 = eq(_T_3301, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 474:86]
node _T_3303 = and(_T_3298, _T_3302) @[el2_lsu_bus_buffer.scala 474:84]
node _T_3304 = bits(buf_rspageQ[2], 3, 3) @[el2_lsu_bus_buffer.scala 474:80]
node _T_3305 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 474:101]
node _T_3306 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 474:127]
node _T_3307 = or(_T_3305, _T_3306) @[el2_lsu_bus_buffer.scala 474:112]
node _T_3308 = eq(_T_3307, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 474:86]
node _T_3309 = and(_T_3304, _T_3308) @[el2_lsu_bus_buffer.scala 474:84]
2020-11-08 17:19:41 +08:00
node _T_3310 = cat(_T_3309, _T_3303) @[Cat.scala 29:58]
node _T_3311 = cat(_T_3310, _T_3297) @[Cat.scala 29:58]
node _T_3312 = cat(_T_3311, _T_3291) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_3313 = bits(buf_rspageQ[3], 0, 0) @[el2_lsu_bus_buffer.scala 474:80]
node _T_3314 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 474:101]
node _T_3315 = eq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 474:127]
node _T_3316 = or(_T_3314, _T_3315) @[el2_lsu_bus_buffer.scala 474:112]
node _T_3317 = eq(_T_3316, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 474:86]
node _T_3318 = and(_T_3313, _T_3317) @[el2_lsu_bus_buffer.scala 474:84]
node _T_3319 = bits(buf_rspageQ[3], 1, 1) @[el2_lsu_bus_buffer.scala 474:80]
node _T_3320 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 474:101]
node _T_3321 = eq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 474:127]
node _T_3322 = or(_T_3320, _T_3321) @[el2_lsu_bus_buffer.scala 474:112]
node _T_3323 = eq(_T_3322, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 474:86]
node _T_3324 = and(_T_3319, _T_3323) @[el2_lsu_bus_buffer.scala 474:84]
node _T_3325 = bits(buf_rspageQ[3], 2, 2) @[el2_lsu_bus_buffer.scala 474:80]
node _T_3326 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 474:101]
node _T_3327 = eq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 474:127]
node _T_3328 = or(_T_3326, _T_3327) @[el2_lsu_bus_buffer.scala 474:112]
node _T_3329 = eq(_T_3328, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 474:86]
node _T_3330 = and(_T_3325, _T_3329) @[el2_lsu_bus_buffer.scala 474:84]
node _T_3331 = bits(buf_rspageQ[3], 3, 3) @[el2_lsu_bus_buffer.scala 474:80]
node _T_3332 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 474:101]
node _T_3333 = eq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 474:127]
node _T_3334 = or(_T_3332, _T_3333) @[el2_lsu_bus_buffer.scala 474:112]
node _T_3335 = eq(_T_3334, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 474:86]
node _T_3336 = and(_T_3331, _T_3335) @[el2_lsu_bus_buffer.scala 474:84]
2020-11-08 17:19:41 +08:00
node _T_3337 = cat(_T_3336, _T_3330) @[Cat.scala 29:58]
node _T_3338 = cat(_T_3337, _T_3324) @[Cat.scala 29:58]
node _T_3339 = cat(_T_3338, _T_3318) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
buf_rspage[0] <= _T_3258 @[el2_lsu_bus_buffer.scala 474:16]
buf_rspage[1] <= _T_3285 @[el2_lsu_bus_buffer.scala 474:16]
buf_rspage[2] <= _T_3312 @[el2_lsu_bus_buffer.scala 474:16]
buf_rspage[3] <= _T_3339 @[el2_lsu_bus_buffer.scala 474:16]
node _T_3340 = eq(ibuf_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 479:77]
node _T_3341 = and(ibuf_drain_vld, _T_3340) @[el2_lsu_bus_buffer.scala 479:65]
node _T_3342 = eq(ibuf_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 479:77]
node _T_3343 = and(ibuf_drain_vld, _T_3342) @[el2_lsu_bus_buffer.scala 479:65]
node _T_3344 = eq(ibuf_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 479:77]
node _T_3345 = and(ibuf_drain_vld, _T_3344) @[el2_lsu_bus_buffer.scala 479:65]
node _T_3346 = eq(ibuf_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 479:77]
node _T_3347 = and(ibuf_drain_vld, _T_3346) @[el2_lsu_bus_buffer.scala 479:65]
2020-11-08 17:19:41 +08:00
node _T_3348 = cat(_T_3347, _T_3345) @[Cat.scala 29:58]
node _T_3349 = cat(_T_3348, _T_3343) @[Cat.scala 29:58]
node _T_3350 = cat(_T_3349, _T_3341) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
ibuf_drainvec_vld <= _T_3350 @[el2_lsu_bus_buffer.scala 479:23]
node _T_3351 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 480:66]
node _T_3352 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 480:86]
node _T_3353 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 481:20]
node _T_3354 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 481:48]
node _T_3355 = and(_T_3353, _T_3354) @[el2_lsu_bus_buffer.scala 481:37]
node _T_3356 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 481:73]
node _T_3357 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 481:96]
node _T_3358 = mux(_T_3355, _T_3356, _T_3357) @[el2_lsu_bus_buffer.scala 481:10]
node _T_3359 = mux(_T_3351, _T_3352, _T_3358) @[el2_lsu_bus_buffer.scala 480:48]
node _T_3360 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 480:66]
node _T_3361 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 480:86]
node _T_3362 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 481:20]
node _T_3363 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 481:48]
node _T_3364 = and(_T_3362, _T_3363) @[el2_lsu_bus_buffer.scala 481:37]
node _T_3365 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 481:73]
node _T_3366 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 481:96]
node _T_3367 = mux(_T_3364, _T_3365, _T_3366) @[el2_lsu_bus_buffer.scala 481:10]
node _T_3368 = mux(_T_3360, _T_3361, _T_3367) @[el2_lsu_bus_buffer.scala 480:48]
node _T_3369 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 480:66]
node _T_3370 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 480:86]
node _T_3371 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 481:20]
node _T_3372 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 481:48]
node _T_3373 = and(_T_3371, _T_3372) @[el2_lsu_bus_buffer.scala 481:37]
node _T_3374 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 481:73]
node _T_3375 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 481:96]
node _T_3376 = mux(_T_3373, _T_3374, _T_3375) @[el2_lsu_bus_buffer.scala 481:10]
node _T_3377 = mux(_T_3369, _T_3370, _T_3376) @[el2_lsu_bus_buffer.scala 480:48]
node _T_3378 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 480:66]
node _T_3379 = bits(ibuf_byteen_out, 3, 0) @[el2_lsu_bus_buffer.scala 480:86]
node _T_3380 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 481:20]
node _T_3381 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 481:48]
node _T_3382 = and(_T_3380, _T_3381) @[el2_lsu_bus_buffer.scala 481:37]
node _T_3383 = bits(ldst_byteen_hi_r, 3, 0) @[el2_lsu_bus_buffer.scala 481:73]
node _T_3384 = bits(ldst_byteen_lo_r, 3, 0) @[el2_lsu_bus_buffer.scala 481:96]
node _T_3385 = mux(_T_3382, _T_3383, _T_3384) @[el2_lsu_bus_buffer.scala 481:10]
node _T_3386 = mux(_T_3378, _T_3379, _T_3385) @[el2_lsu_bus_buffer.scala 480:48]
buf_byteen_in[0] <= _T_3359 @[el2_lsu_bus_buffer.scala 480:19]
buf_byteen_in[1] <= _T_3368 @[el2_lsu_bus_buffer.scala 480:19]
buf_byteen_in[2] <= _T_3377 @[el2_lsu_bus_buffer.scala 480:19]
buf_byteen_in[3] <= _T_3386 @[el2_lsu_bus_buffer.scala 480:19]
node _T_3387 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 482:64]
node _T_3388 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 482:93]
node _T_3389 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 482:121]
node _T_3390 = and(_T_3388, _T_3389) @[el2_lsu_bus_buffer.scala 482:110]
node _T_3391 = mux(_T_3390, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 482:83]
node _T_3392 = mux(_T_3387, ibuf_addr, _T_3391) @[el2_lsu_bus_buffer.scala 482:46]
node _T_3393 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 482:64]
node _T_3394 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 482:93]
node _T_3395 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 482:121]
node _T_3396 = and(_T_3394, _T_3395) @[el2_lsu_bus_buffer.scala 482:110]
node _T_3397 = mux(_T_3396, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 482:83]
node _T_3398 = mux(_T_3393, ibuf_addr, _T_3397) @[el2_lsu_bus_buffer.scala 482:46]
node _T_3399 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 482:64]
node _T_3400 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 482:93]
node _T_3401 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 482:121]
node _T_3402 = and(_T_3400, _T_3401) @[el2_lsu_bus_buffer.scala 482:110]
node _T_3403 = mux(_T_3402, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 482:83]
node _T_3404 = mux(_T_3399, ibuf_addr, _T_3403) @[el2_lsu_bus_buffer.scala 482:46]
node _T_3405 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 482:64]
node _T_3406 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 482:93]
node _T_3407 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 482:121]
node _T_3408 = and(_T_3406, _T_3407) @[el2_lsu_bus_buffer.scala 482:110]
node _T_3409 = mux(_T_3408, io.end_addr_r, io.lsu_addr_r) @[el2_lsu_bus_buffer.scala 482:83]
node _T_3410 = mux(_T_3405, ibuf_addr, _T_3409) @[el2_lsu_bus_buffer.scala 482:46]
buf_addr_in[0] <= _T_3392 @[el2_lsu_bus_buffer.scala 482:17]
buf_addr_in[1] <= _T_3398 @[el2_lsu_bus_buffer.scala 482:17]
buf_addr_in[2] <= _T_3404 @[el2_lsu_bus_buffer.scala 482:17]
buf_addr_in[3] <= _T_3410 @[el2_lsu_bus_buffer.scala 482:17]
node _T_3411 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 483:65]
node _T_3412 = mux(_T_3411, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 483:47]
node _T_3413 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 483:65]
node _T_3414 = mux(_T_3413, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 483:47]
node _T_3415 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 483:65]
node _T_3416 = mux(_T_3415, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 483:47]
node _T_3417 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 483:65]
node _T_3418 = mux(_T_3417, ibuf_dual, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 483:47]
2020-11-08 17:19:41 +08:00
node _T_3419 = cat(_T_3418, _T_3416) @[Cat.scala 29:58]
node _T_3420 = cat(_T_3419, _T_3414) @[Cat.scala 29:58]
node _T_3421 = cat(_T_3420, _T_3412) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
buf_dual_in <= _T_3421 @[el2_lsu_bus_buffer.scala 483:17]
node _T_3422 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 484:67]
node _T_3423 = mux(_T_3422, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 484:49]
node _T_3424 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 484:67]
node _T_3425 = mux(_T_3424, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 484:49]
node _T_3426 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 484:67]
node _T_3427 = mux(_T_3426, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 484:49]
node _T_3428 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 484:67]
node _T_3429 = mux(_T_3428, ibuf_samedw, ldst_samedw_r) @[el2_lsu_bus_buffer.scala 484:49]
2020-11-08 17:19:41 +08:00
node _T_3430 = cat(_T_3429, _T_3427) @[Cat.scala 29:58]
node _T_3431 = cat(_T_3430, _T_3425) @[Cat.scala 29:58]
node _T_3432 = cat(_T_3431, _T_3423) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
buf_samedw_in <= _T_3432 @[el2_lsu_bus_buffer.scala 484:19]
node _T_3433 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 485:68]
node _T_3434 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 485:86]
node _T_3435 = mux(_T_3433, _T_3434, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 485:50]
node _T_3436 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 485:68]
node _T_3437 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 485:86]
node _T_3438 = mux(_T_3436, _T_3437, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 485:50]
node _T_3439 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 485:68]
node _T_3440 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 485:86]
node _T_3441 = mux(_T_3439, _T_3440, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 485:50]
node _T_3442 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 485:68]
node _T_3443 = or(ibuf_nomerge, ibuf_force_drain) @[el2_lsu_bus_buffer.scala 485:86]
node _T_3444 = mux(_T_3442, _T_3443, io.no_dword_merge_r) @[el2_lsu_bus_buffer.scala 485:50]
2020-11-08 17:19:41 +08:00
node _T_3445 = cat(_T_3444, _T_3441) @[Cat.scala 29:58]
node _T_3446 = cat(_T_3445, _T_3438) @[Cat.scala 29:58]
node _T_3447 = cat(_T_3446, _T_3435) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
buf_nomerge_in <= _T_3447 @[el2_lsu_bus_buffer.scala 485:20]
node _T_3448 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 486:67]
node _T_3449 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 486:92]
node _T_3450 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 486:120]
node _T_3451 = and(_T_3449, _T_3450) @[el2_lsu_bus_buffer.scala 486:109]
node _T_3452 = mux(_T_3448, ibuf_dual, _T_3451) @[el2_lsu_bus_buffer.scala 486:49]
node _T_3453 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 486:67]
node _T_3454 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 486:92]
node _T_3455 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 486:120]
node _T_3456 = and(_T_3454, _T_3455) @[el2_lsu_bus_buffer.scala 486:109]
node _T_3457 = mux(_T_3453, ibuf_dual, _T_3456) @[el2_lsu_bus_buffer.scala 486:49]
node _T_3458 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 486:67]
node _T_3459 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 486:92]
node _T_3460 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 486:120]
node _T_3461 = and(_T_3459, _T_3460) @[el2_lsu_bus_buffer.scala 486:109]
node _T_3462 = mux(_T_3458, ibuf_dual, _T_3461) @[el2_lsu_bus_buffer.scala 486:49]
node _T_3463 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 486:67]
node _T_3464 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 486:92]
node _T_3465 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 486:120]
node _T_3466 = and(_T_3464, _T_3465) @[el2_lsu_bus_buffer.scala 486:109]
node _T_3467 = mux(_T_3463, ibuf_dual, _T_3466) @[el2_lsu_bus_buffer.scala 486:49]
2020-11-08 17:19:41 +08:00
node _T_3468 = cat(_T_3467, _T_3462) @[Cat.scala 29:58]
node _T_3469 = cat(_T_3468, _T_3457) @[Cat.scala 29:58]
node _T_3470 = cat(_T_3469, _T_3452) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
buf_dualhi_in <= _T_3470 @[el2_lsu_bus_buffer.scala 486:19]
node _T_3471 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 487:67]
node _T_3472 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 487:99]
node _T_3473 = eq(WrPtr1_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 487:127]
node _T_3474 = and(_T_3472, _T_3473) @[el2_lsu_bus_buffer.scala 487:116]
node _T_3475 = mux(_T_3474, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 487:89]
node _T_3476 = mux(_T_3471, ibuf_dualtag, _T_3475) @[el2_lsu_bus_buffer.scala 487:49]
node _T_3477 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 487:67]
node _T_3478 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 487:99]
node _T_3479 = eq(WrPtr1_r, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 487:127]
node _T_3480 = and(_T_3478, _T_3479) @[el2_lsu_bus_buffer.scala 487:116]
node _T_3481 = mux(_T_3480, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 487:89]
node _T_3482 = mux(_T_3477, ibuf_dualtag, _T_3481) @[el2_lsu_bus_buffer.scala 487:49]
node _T_3483 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 487:67]
node _T_3484 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 487:99]
node _T_3485 = eq(WrPtr1_r, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 487:127]
node _T_3486 = and(_T_3484, _T_3485) @[el2_lsu_bus_buffer.scala 487:116]
node _T_3487 = mux(_T_3486, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 487:89]
node _T_3488 = mux(_T_3483, ibuf_dualtag, _T_3487) @[el2_lsu_bus_buffer.scala 487:49]
node _T_3489 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 487:67]
node _T_3490 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 487:99]
node _T_3491 = eq(WrPtr1_r, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 487:127]
node _T_3492 = and(_T_3490, _T_3491) @[el2_lsu_bus_buffer.scala 487:116]
node _T_3493 = mux(_T_3492, WrPtr0_r, WrPtr1_r) @[el2_lsu_bus_buffer.scala 487:89]
node _T_3494 = mux(_T_3489, ibuf_dualtag, _T_3493) @[el2_lsu_bus_buffer.scala 487:49]
buf_dualtag_in[0] <= _T_3476 @[el2_lsu_bus_buffer.scala 487:20]
buf_dualtag_in[1] <= _T_3482 @[el2_lsu_bus_buffer.scala 487:20]
buf_dualtag_in[2] <= _T_3488 @[el2_lsu_bus_buffer.scala 487:20]
buf_dualtag_in[3] <= _T_3494 @[el2_lsu_bus_buffer.scala 487:20]
node _T_3495 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 488:71]
node _T_3496 = mux(_T_3495, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 488:53]
node _T_3497 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 488:71]
node _T_3498 = mux(_T_3497, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 488:53]
node _T_3499 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 488:71]
node _T_3500 = mux(_T_3499, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 488:53]
node _T_3501 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 488:71]
node _T_3502 = mux(_T_3501, ibuf_sideeffect, io.is_sideeffects_r) @[el2_lsu_bus_buffer.scala 488:53]
2020-11-08 17:19:41 +08:00
node _T_3503 = cat(_T_3502, _T_3500) @[Cat.scala 29:58]
node _T_3504 = cat(_T_3503, _T_3498) @[Cat.scala 29:58]
node _T_3505 = cat(_T_3504, _T_3496) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
buf_sideeffect_in <= _T_3505 @[el2_lsu_bus_buffer.scala 488:23]
node _T_3506 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 489:67]
node _T_3507 = mux(_T_3506, ibuf_unsign, io.lsu_pkt_r.unsign) @[el2_lsu_bus_buffer.scala 489:49]
node _T_3508 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 489:67]
node _T_3509 = mux(_T_3508, ibuf_unsign, io.lsu_pkt_r.unsign) @[el2_lsu_bus_buffer.scala 489:49]
node _T_3510 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 489:67]
node _T_3511 = mux(_T_3510, ibuf_unsign, io.lsu_pkt_r.unsign) @[el2_lsu_bus_buffer.scala 489:49]
node _T_3512 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 489:67]
node _T_3513 = mux(_T_3512, ibuf_unsign, io.lsu_pkt_r.unsign) @[el2_lsu_bus_buffer.scala 489:49]
2020-11-08 17:19:41 +08:00
node _T_3514 = cat(_T_3513, _T_3511) @[Cat.scala 29:58]
node _T_3515 = cat(_T_3514, _T_3509) @[Cat.scala 29:58]
node _T_3516 = cat(_T_3515, _T_3507) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
buf_unsign_in <= _T_3516 @[el2_lsu_bus_buffer.scala 489:19]
node _T_3517 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 490:62]
2020-11-08 17:19:41 +08:00
node _T_3518 = cat(io.lsu_pkt_r.word, io.lsu_pkt_r.half) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_3519 = mux(_T_3517, ibuf_sz, _T_3518) @[el2_lsu_bus_buffer.scala 490:44]
node _T_3520 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 490:62]
2020-11-08 17:19:41 +08:00
node _T_3521 = cat(io.lsu_pkt_r.word, io.lsu_pkt_r.half) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_3522 = mux(_T_3520, ibuf_sz, _T_3521) @[el2_lsu_bus_buffer.scala 490:44]
node _T_3523 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 490:62]
2020-11-08 17:19:41 +08:00
node _T_3524 = cat(io.lsu_pkt_r.word, io.lsu_pkt_r.half) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_3525 = mux(_T_3523, ibuf_sz, _T_3524) @[el2_lsu_bus_buffer.scala 490:44]
node _T_3526 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 490:62]
2020-11-08 17:19:41 +08:00
node _T_3527 = cat(io.lsu_pkt_r.word, io.lsu_pkt_r.half) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_3528 = mux(_T_3526, ibuf_sz, _T_3527) @[el2_lsu_bus_buffer.scala 490:44]
buf_sz_in[0] <= _T_3519 @[el2_lsu_bus_buffer.scala 490:15]
buf_sz_in[1] <= _T_3522 @[el2_lsu_bus_buffer.scala 490:15]
buf_sz_in[2] <= _T_3525 @[el2_lsu_bus_buffer.scala 490:15]
buf_sz_in[3] <= _T_3528 @[el2_lsu_bus_buffer.scala 490:15]
node _T_3529 = bits(ibuf_drainvec_vld, 0, 0) @[el2_lsu_bus_buffer.scala 491:66]
node _T_3530 = mux(_T_3529, ibuf_write, io.lsu_pkt_r.store) @[el2_lsu_bus_buffer.scala 491:48]
node _T_3531 = bits(ibuf_drainvec_vld, 1, 1) @[el2_lsu_bus_buffer.scala 491:66]
node _T_3532 = mux(_T_3531, ibuf_write, io.lsu_pkt_r.store) @[el2_lsu_bus_buffer.scala 491:48]
node _T_3533 = bits(ibuf_drainvec_vld, 2, 2) @[el2_lsu_bus_buffer.scala 491:66]
node _T_3534 = mux(_T_3533, ibuf_write, io.lsu_pkt_r.store) @[el2_lsu_bus_buffer.scala 491:48]
node _T_3535 = bits(ibuf_drainvec_vld, 3, 3) @[el2_lsu_bus_buffer.scala 491:66]
node _T_3536 = mux(_T_3535, ibuf_write, io.lsu_pkt_r.store) @[el2_lsu_bus_buffer.scala 491:48]
2020-11-08 17:19:41 +08:00
node _T_3537 = cat(_T_3536, _T_3534) @[Cat.scala 29:58]
node _T_3538 = cat(_T_3537, _T_3532) @[Cat.scala 29:58]
node _T_3539 = cat(_T_3538, _T_3530) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
buf_write_in <= _T_3539 @[el2_lsu_bus_buffer.scala 491:18]
2020-11-08 17:19:41 +08:00
node _T_3540 = eq(UInt<3>("h00"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3540 : @[Conditional.scala 40:58]
2020-11-08 17:42:22 +08:00
node _T_3541 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 496:56]
node _T_3542 = mux(_T_3541, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 496:31]
buf_nxtstate[0] <= _T_3542 @[el2_lsu_bus_buffer.scala 496:25]
node _T_3543 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 497:45]
node _T_3544 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 497:77]
node _T_3545 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 497:97]
node _T_3546 = and(_T_3544, _T_3545) @[el2_lsu_bus_buffer.scala 497:95]
node _T_3547 = eq(UInt<1>("h00"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 497:117]
node _T_3548 = and(_T_3546, _T_3547) @[el2_lsu_bus_buffer.scala 497:112]
node _T_3549 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 497:144]
node _T_3550 = eq(UInt<1>("h00"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 497:166]
node _T_3551 = and(_T_3549, _T_3550) @[el2_lsu_bus_buffer.scala 497:161]
node _T_3552 = or(_T_3548, _T_3551) @[el2_lsu_bus_buffer.scala 497:132]
node _T_3553 = and(_T_3543, _T_3552) @[el2_lsu_bus_buffer.scala 497:63]
node _T_3554 = eq(UInt<1>("h00"), ibuf_tag) @[el2_lsu_bus_buffer.scala 497:206]
node _T_3555 = and(ibuf_drain_vld, _T_3554) @[el2_lsu_bus_buffer.scala 497:201]
node _T_3556 = or(_T_3553, _T_3555) @[el2_lsu_bus_buffer.scala 497:183]
buf_state_en[0] <= _T_3556 @[el2_lsu_bus_buffer.scala 497:25]
buf_wr_en[0] <= buf_state_en[0] @[el2_lsu_bus_buffer.scala 498:22]
buf_data_en[0] <= buf_state_en[0] @[el2_lsu_bus_buffer.scala 499:24]
node _T_3557 = eq(UInt<1>("h00"), ibuf_tag) @[el2_lsu_bus_buffer.scala 500:52]
node _T_3558 = and(ibuf_drain_vld, _T_3557) @[el2_lsu_bus_buffer.scala 500:47]
node _T_3559 = bits(_T_3558, 0, 0) @[el2_lsu_bus_buffer.scala 500:73]
node _T_3560 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 500:90]
node _T_3561 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 500:114]
node _T_3562 = mux(_T_3559, _T_3560, _T_3561) @[el2_lsu_bus_buffer.scala 500:30]
buf_data_in[0] <= _T_3562 @[el2_lsu_bus_buffer.scala 500:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 40:58]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_3563 = eq(UInt<3>("h01"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3563 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_3564 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 503:60]
node _T_3565 = mux(_T_3564, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 503:31]
buf_nxtstate[0] <= _T_3565 @[el2_lsu_bus_buffer.scala 503:25]
node _T_3566 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 504:46]
buf_state_en[0] <= _T_3566 @[el2_lsu_bus_buffer.scala 504:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_3567 = eq(UInt<3>("h02"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3567 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_3568 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 507:60]
node _T_3569 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 507:89]
node _T_3570 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 507:124]
node _T_3571 = and(_T_3569, _T_3570) @[el2_lsu_bus_buffer.scala 507:104]
node _T_3572 = mux(_T_3571, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 507:75]
node _T_3573 = mux(_T_3568, UInt<3>("h00"), _T_3572) @[el2_lsu_bus_buffer.scala 507:31]
buf_nxtstate[0] <= _T_3573 @[el2_lsu_bus_buffer.scala 507:25]
node _T_3574 = eq(obuf_tag0, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 508:48]
node _T_3575 = eq(obuf_tag1, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 508:104]
node _T_3576 = and(obuf_merge, _T_3575) @[el2_lsu_bus_buffer.scala 508:91]
node _T_3577 = or(_T_3574, _T_3576) @[el2_lsu_bus_buffer.scala 508:77]
node _T_3578 = and(_T_3577, obuf_valid) @[el2_lsu_bus_buffer.scala 508:135]
node _T_3579 = and(_T_3578, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 508:148]
buf_cmd_state_bus_en[0] <= _T_3579 @[el2_lsu_bus_buffer.scala 508:33]
buf_state_bus_en[0] <= buf_cmd_state_bus_en[0] @[el2_lsu_bus_buffer.scala 509:29]
node _T_3580 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 510:49]
node _T_3581 = or(_T_3580, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 510:70]
buf_state_en[0] <= _T_3581 @[el2_lsu_bus_buffer.scala 510:25]
buf_ldfwd_in[0] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 511:25]
node _T_3582 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 512:56]
node _T_3583 = eq(_T_3582, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 512:46]
node _T_3584 = and(buf_state_en[0], _T_3583) @[el2_lsu_bus_buffer.scala 512:44]
node _T_3585 = and(_T_3584, obuf_nosend) @[el2_lsu_bus_buffer.scala 512:60]
node _T_3586 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 512:76]
node _T_3587 = and(_T_3585, _T_3586) @[el2_lsu_bus_buffer.scala 512:74]
buf_ldfwd_en[0] <= _T_3587 @[el2_lsu_bus_buffer.scala 512:25]
node _T_3588 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 513:46]
buf_ldfwdtag_in[0] <= _T_3588 @[el2_lsu_bus_buffer.scala 513:28]
node _T_3589 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 514:47]
node _T_3590 = and(_T_3589, obuf_nosend) @[el2_lsu_bus_buffer.scala 514:67]
node _T_3591 = and(_T_3590, bus_rsp_read) @[el2_lsu_bus_buffer.scala 514:81]
buf_data_en[0] <= _T_3591 @[el2_lsu_bus_buffer.scala 514:24]
node _T_3592 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 515:48]
node _T_3593 = and(_T_3592, obuf_nosend) @[el2_lsu_bus_buffer.scala 515:68]
node _T_3594 = and(_T_3593, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 515:82]
buf_error_en[0] <= _T_3594 @[el2_lsu_bus_buffer.scala 515:25]
node _T_3595 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 516:61]
node _T_3596 = bits(buf_addr[0], 2, 2) @[el2_lsu_bus_buffer.scala 516:85]
node _T_3597 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 516:103]
node _T_3598 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 516:126]
node _T_3599 = mux(_T_3596, _T_3597, _T_3598) @[el2_lsu_bus_buffer.scala 516:73]
node _T_3600 = mux(buf_error_en[0], _T_3595, _T_3599) @[el2_lsu_bus_buffer.scala 516:30]
buf_data_in[0] <= _T_3600 @[el2_lsu_bus_buffer.scala 516:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_3601 = eq(UInt<3>("h03"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3601 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_3602 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 519:67]
node _T_3603 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 519:94]
node _T_3604 = eq(_T_3603, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 519:73]
node _T_3605 = and(_T_3602, _T_3604) @[el2_lsu_bus_buffer.scala 519:71]
node _T_3606 = or(io.dec_tlu_force_halt, _T_3605) @[el2_lsu_bus_buffer.scala 519:55]
node _T_3607 = bits(_T_3606, 0, 0) @[el2_lsu_bus_buffer.scala 519:125]
node _T_3608 = eq(buf_samedw[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 520:30]
node _T_3609 = and(buf_dual[0], _T_3608) @[el2_lsu_bus_buffer.scala 520:28]
node _T_3610 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 520:57]
node _T_3611 = eq(_T_3610, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 520:47]
node _T_3612 = and(_T_3609, _T_3611) @[el2_lsu_bus_buffer.scala 520:45]
node _T_3613 = neq(buf_state[buf_dualtag[0]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 520:90]
node _T_3614 = and(_T_3612, _T_3613) @[el2_lsu_bus_buffer.scala 520:61]
node _T_3615 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 521:27]
node _T_3616 = or(_T_3615, any_done_wait_state) @[el2_lsu_bus_buffer.scala 521:31]
node _T_3617 = eq(buf_samedw[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 521:70]
node _T_3618 = and(buf_dual[0], _T_3617) @[el2_lsu_bus_buffer.scala 521:68]
node _T_3619 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 521:97]
node _T_3620 = eq(_T_3619, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 521:87]
node _T_3621 = and(_T_3618, _T_3620) @[el2_lsu_bus_buffer.scala 521:85]
2020-11-08 17:19:41 +08:00
node _T_3622 = eq(buf_dualtag[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_3623 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
node _T_3624 = eq(buf_dualtag[0], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_3625 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
node _T_3626 = eq(buf_dualtag[0], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_3627 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
node _T_3628 = eq(buf_dualtag[0], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_3629 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_3630 = mux(_T_3622, _T_3623, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3631 = mux(_T_3624, _T_3625, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3632 = mux(_T_3626, _T_3627, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3633 = mux(_T_3628, _T_3629, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3634 = or(_T_3630, _T_3631) @[Mux.scala 27:72]
node _T_3635 = or(_T_3634, _T_3632) @[Mux.scala 27:72]
node _T_3636 = or(_T_3635, _T_3633) @[Mux.scala 27:72]
wire _T_3637 : UInt<1> @[Mux.scala 27:72]
_T_3637 <= _T_3636 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
node _T_3638 = and(_T_3621, _T_3637) @[el2_lsu_bus_buffer.scala 521:101]
node _T_3639 = eq(buf_state[buf_dualtag[0]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 521:167]
node _T_3640 = and(_T_3638, _T_3639) @[el2_lsu_bus_buffer.scala 521:138]
node _T_3641 = and(_T_3640, any_done_wait_state) @[el2_lsu_bus_buffer.scala 521:187]
node _T_3642 = or(_T_3616, _T_3641) @[el2_lsu_bus_buffer.scala 521:53]
node _T_3643 = mux(_T_3642, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 521:16]
node _T_3644 = mux(_T_3614, UInt<3>("h04"), _T_3643) @[el2_lsu_bus_buffer.scala 520:14]
node _T_3645 = mux(_T_3607, UInt<3>("h00"), _T_3644) @[el2_lsu_bus_buffer.scala 519:31]
buf_nxtstate[0] <= _T_3645 @[el2_lsu_bus_buffer.scala 519:25]
node _T_3646 = eq(bus_rsp_write_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 522:73]
node _T_3647 = and(bus_rsp_write, _T_3646) @[el2_lsu_bus_buffer.scala 522:52]
node _T_3648 = eq(bus_rsp_read_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 523:46]
node _T_3649 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 524:23]
node _T_3650 = eq(bus_rsp_read_tag, buf_ldfwdtag[0]) @[el2_lsu_bus_buffer.scala 524:47]
node _T_3651 = and(_T_3649, _T_3650) @[el2_lsu_bus_buffer.scala 524:27]
node _T_3652 = or(_T_3648, _T_3651) @[el2_lsu_bus_buffer.scala 523:77]
node _T_3653 = and(buf_dual[0], buf_dualhi[0]) @[el2_lsu_bus_buffer.scala 525:26]
node _T_3654 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 525:54]
node _T_3655 = not(_T_3654) @[el2_lsu_bus_buffer.scala 525:44]
node _T_3656 = and(_T_3653, _T_3655) @[el2_lsu_bus_buffer.scala 525:42]
node _T_3657 = and(_T_3656, buf_samedw[0]) @[el2_lsu_bus_buffer.scala 525:58]
node _T_3658 = eq(bus_rsp_read_tag, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 525:94]
node _T_3659 = and(_T_3657, _T_3658) @[el2_lsu_bus_buffer.scala 525:74]
node _T_3660 = or(_T_3652, _T_3659) @[el2_lsu_bus_buffer.scala 524:71]
node _T_3661 = and(bus_rsp_read, _T_3660) @[el2_lsu_bus_buffer.scala 523:25]
node _T_3662 = or(_T_3647, _T_3661) @[el2_lsu_bus_buffer.scala 522:105]
buf_resp_state_bus_en[0] <= _T_3662 @[el2_lsu_bus_buffer.scala 522:34]
buf_state_bus_en[0] <= buf_resp_state_bus_en[0] @[el2_lsu_bus_buffer.scala 526:29]
node _T_3663 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 527:49]
node _T_3664 = or(_T_3663, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 527:70]
buf_state_en[0] <= _T_3664 @[el2_lsu_bus_buffer.scala 527:25]
node _T_3665 = and(buf_state_bus_en[0], bus_rsp_read) @[el2_lsu_bus_buffer.scala 528:47]
node _T_3666 = and(_T_3665, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 528:62]
buf_data_en[0] <= _T_3666 @[el2_lsu_bus_buffer.scala 528:24]
node _T_3667 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 529:48]
node _T_3668 = eq(bus_rsp_read_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 529:111]
node _T_3669 = and(bus_rsp_read_error, _T_3668) @[el2_lsu_bus_buffer.scala 529:91]
node _T_3670 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 530:42]
node _T_3671 = and(bus_rsp_read_error, _T_3670) @[el2_lsu_bus_buffer.scala 530:31]
node _T_3672 = eq(bus_rsp_read_tag, buf_ldfwdtag[0]) @[el2_lsu_bus_buffer.scala 530:66]
node _T_3673 = and(_T_3671, _T_3672) @[el2_lsu_bus_buffer.scala 530:46]
node _T_3674 = or(_T_3669, _T_3673) @[el2_lsu_bus_buffer.scala 529:143]
node _T_3675 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 531:32]
node _T_3676 = eq(bus_rsp_write_tag, UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 531:74]
node _T_3677 = and(_T_3675, _T_3676) @[el2_lsu_bus_buffer.scala 531:53]
node _T_3678 = or(_T_3674, _T_3677) @[el2_lsu_bus_buffer.scala 530:88]
node _T_3679 = and(_T_3667, _T_3678) @[el2_lsu_bus_buffer.scala 529:68]
buf_error_en[0] <= _T_3679 @[el2_lsu_bus_buffer.scala 529:25]
node _T_3680 = eq(buf_error_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 532:50]
node _T_3681 = and(buf_state_en[0], _T_3680) @[el2_lsu_bus_buffer.scala 532:48]
node _T_3682 = bits(buf_addr[0], 2, 2) @[el2_lsu_bus_buffer.scala 532:84]
node _T_3683 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 532:102]
node _T_3684 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 532:125]
node _T_3685 = mux(_T_3682, _T_3683, _T_3684) @[el2_lsu_bus_buffer.scala 532:72]
node _T_3686 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 532:148]
node _T_3687 = mux(_T_3681, _T_3685, _T_3686) @[el2_lsu_bus_buffer.scala 532:30]
buf_data_in[0] <= _T_3687 @[el2_lsu_bus_buffer.scala 532:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_3688 = eq(UInt<3>("h04"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3688 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_3689 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 535:60]
node _T_3690 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 535:86]
node _T_3691 = dshr(buf_ldfwd, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 535:101]
node _T_3692 = bits(_T_3691, 0, 0) @[el2_lsu_bus_buffer.scala 535:101]
node _T_3693 = or(_T_3690, _T_3692) @[el2_lsu_bus_buffer.scala 535:90]
node _T_3694 = or(_T_3693, any_done_wait_state) @[el2_lsu_bus_buffer.scala 535:118]
node _T_3695 = mux(_T_3694, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 535:75]
node _T_3696 = mux(_T_3689, UInt<3>("h00"), _T_3695) @[el2_lsu_bus_buffer.scala 535:31]
buf_nxtstate[0] <= _T_3696 @[el2_lsu_bus_buffer.scala 535:25]
node _T_3697 = eq(bus_rsp_read_tag, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 536:66]
node _T_3698 = dshr(buf_ldfwd, buf_dualtag[0]) @[el2_lsu_bus_buffer.scala 537:21]
node _T_3699 = bits(_T_3698, 0, 0) @[el2_lsu_bus_buffer.scala 537:21]
node _T_3700 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[0]]) @[el2_lsu_bus_buffer.scala 537:58]
node _T_3701 = and(_T_3699, _T_3700) @[el2_lsu_bus_buffer.scala 537:38]
node _T_3702 = or(_T_3697, _T_3701) @[el2_lsu_bus_buffer.scala 536:95]
node _T_3703 = and(bus_rsp_read, _T_3702) @[el2_lsu_bus_buffer.scala 536:45]
buf_state_bus_en[0] <= _T_3703 @[el2_lsu_bus_buffer.scala 536:29]
node _T_3704 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 538:49]
node _T_3705 = or(_T_3704, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 538:70]
buf_state_en[0] <= _T_3705 @[el2_lsu_bus_buffer.scala 538:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_3706 = eq(UInt<3>("h05"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3706 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_3707 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 541:60]
node _T_3708 = mux(_T_3707, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 541:31]
buf_nxtstate[0] <= _T_3708 @[el2_lsu_bus_buffer.scala 541:25]
node _T_3709 = eq(RspPtr, UInt<2>("h00")) @[el2_lsu_bus_buffer.scala 542:37]
node _T_3710 = eq(buf_dualtag[0], RspPtr) @[el2_lsu_bus_buffer.scala 542:98]
node _T_3711 = and(buf_dual[0], _T_3710) @[el2_lsu_bus_buffer.scala 542:80]
node _T_3712 = or(_T_3709, _T_3711) @[el2_lsu_bus_buffer.scala 542:65]
node _T_3713 = or(_T_3712, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 542:112]
buf_state_en[0] <= _T_3713 @[el2_lsu_bus_buffer.scala 542:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_3714 = eq(UInt<3>("h06"), buf_state[0]) @[Conditional.scala 37:30]
when _T_3714 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
buf_nxtstate[0] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 545:25]
buf_rst[0] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 546:20]
buf_state_en[0] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 547:25]
buf_ldfwd_in[0] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 548:25]
buf_ldfwd_en[0] <= buf_state_en[0] @[el2_lsu_bus_buffer.scala 549:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_3715 = bits(buf_state_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 552:108]
2020-11-08 17:19:41 +08:00
reg _T_3716 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3715 : @[Reg.scala 28:19]
_T_3716 <= buf_nxtstate[0] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_state[0] <= _T_3716 @[el2_lsu_bus_buffer.scala 552:18]
reg _T_3717 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 553:60]
_T_3717 <= buf_age_in_0 @[el2_lsu_bus_buffer.scala 553:60]
buf_ageQ[0] <= _T_3717 @[el2_lsu_bus_buffer.scala 553:17]
reg _T_3718 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 554:63]
_T_3718 <= buf_rspage_in[0] @[el2_lsu_bus_buffer.scala 554:63]
buf_rspageQ[0] <= _T_3718 @[el2_lsu_bus_buffer.scala 554:20]
node _T_3719 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 555:109]
2020-11-08 17:19:41 +08:00
reg _T_3720 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3719 : @[Reg.scala 28:19]
_T_3720 <= buf_dualtag_in[0] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_dualtag[0] <= _T_3720 @[el2_lsu_bus_buffer.scala 555:20]
node _T_3721 = bits(buf_dual_in, 0, 0) @[el2_lsu_bus_buffer.scala 556:74]
node _T_3722 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 556:107]
2020-11-08 17:19:41 +08:00
reg _T_3723 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3722 : @[Reg.scala 28:19]
_T_3723 <= _T_3721 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_dual[0] <= _T_3723 @[el2_lsu_bus_buffer.scala 556:17]
node _T_3724 = bits(buf_samedw_in, 0, 0) @[el2_lsu_bus_buffer.scala 557:78]
node _T_3725 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 557:111]
2020-11-08 17:19:41 +08:00
reg _T_3726 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3725 : @[Reg.scala 28:19]
_T_3726 <= _T_3724 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_samedw[0] <= _T_3726 @[el2_lsu_bus_buffer.scala 557:19]
node _T_3727 = bits(buf_nomerge_in, 0, 0) @[el2_lsu_bus_buffer.scala 558:80]
node _T_3728 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 558:113]
2020-11-08 17:19:41 +08:00
reg _T_3729 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3728 : @[Reg.scala 28:19]
_T_3729 <= _T_3727 @[Reg.scala 28:23]
2020-11-07 21:08:25 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_nomerge[0] <= _T_3729 @[el2_lsu_bus_buffer.scala 558:20]
node _T_3730 = bits(buf_dualhi_in, 0, 0) @[el2_lsu_bus_buffer.scala 559:78]
node _T_3731 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 559:111]
2020-11-08 17:19:41 +08:00
reg _T_3732 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3731 : @[Reg.scala 28:19]
_T_3732 <= _T_3730 @[Reg.scala 28:23]
2020-11-07 21:15:04 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_dualhi[0] <= _T_3732 @[el2_lsu_bus_buffer.scala 559:19]
2020-11-08 17:19:41 +08:00
node _T_3733 = eq(UInt<3>("h00"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3733 : @[Conditional.scala 40:58]
2020-11-08 17:42:22 +08:00
node _T_3734 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 496:56]
node _T_3735 = mux(_T_3734, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 496:31]
buf_nxtstate[1] <= _T_3735 @[el2_lsu_bus_buffer.scala 496:25]
node _T_3736 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 497:45]
node _T_3737 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 497:77]
node _T_3738 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 497:97]
node _T_3739 = and(_T_3737, _T_3738) @[el2_lsu_bus_buffer.scala 497:95]
node _T_3740 = eq(UInt<1>("h01"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 497:117]
node _T_3741 = and(_T_3739, _T_3740) @[el2_lsu_bus_buffer.scala 497:112]
node _T_3742 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 497:144]
node _T_3743 = eq(UInt<1>("h01"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 497:166]
node _T_3744 = and(_T_3742, _T_3743) @[el2_lsu_bus_buffer.scala 497:161]
node _T_3745 = or(_T_3741, _T_3744) @[el2_lsu_bus_buffer.scala 497:132]
node _T_3746 = and(_T_3736, _T_3745) @[el2_lsu_bus_buffer.scala 497:63]
node _T_3747 = eq(UInt<1>("h01"), ibuf_tag) @[el2_lsu_bus_buffer.scala 497:206]
node _T_3748 = and(ibuf_drain_vld, _T_3747) @[el2_lsu_bus_buffer.scala 497:201]
node _T_3749 = or(_T_3746, _T_3748) @[el2_lsu_bus_buffer.scala 497:183]
buf_state_en[1] <= _T_3749 @[el2_lsu_bus_buffer.scala 497:25]
buf_wr_en[1] <= buf_state_en[1] @[el2_lsu_bus_buffer.scala 498:22]
buf_data_en[1] <= buf_state_en[1] @[el2_lsu_bus_buffer.scala 499:24]
node _T_3750 = eq(UInt<1>("h01"), ibuf_tag) @[el2_lsu_bus_buffer.scala 500:52]
node _T_3751 = and(ibuf_drain_vld, _T_3750) @[el2_lsu_bus_buffer.scala 500:47]
node _T_3752 = bits(_T_3751, 0, 0) @[el2_lsu_bus_buffer.scala 500:73]
node _T_3753 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 500:90]
node _T_3754 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 500:114]
node _T_3755 = mux(_T_3752, _T_3753, _T_3754) @[el2_lsu_bus_buffer.scala 500:30]
buf_data_in[1] <= _T_3755 @[el2_lsu_bus_buffer.scala 500:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 40:58]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_3756 = eq(UInt<3>("h01"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3756 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_3757 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 503:60]
node _T_3758 = mux(_T_3757, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 503:31]
buf_nxtstate[1] <= _T_3758 @[el2_lsu_bus_buffer.scala 503:25]
node _T_3759 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 504:46]
buf_state_en[1] <= _T_3759 @[el2_lsu_bus_buffer.scala 504:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_3760 = eq(UInt<3>("h02"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3760 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_3761 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 507:60]
node _T_3762 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 507:89]
node _T_3763 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 507:124]
node _T_3764 = and(_T_3762, _T_3763) @[el2_lsu_bus_buffer.scala 507:104]
node _T_3765 = mux(_T_3764, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 507:75]
node _T_3766 = mux(_T_3761, UInt<3>("h00"), _T_3765) @[el2_lsu_bus_buffer.scala 507:31]
buf_nxtstate[1] <= _T_3766 @[el2_lsu_bus_buffer.scala 507:25]
node _T_3767 = eq(obuf_tag0, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 508:48]
node _T_3768 = eq(obuf_tag1, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 508:104]
node _T_3769 = and(obuf_merge, _T_3768) @[el2_lsu_bus_buffer.scala 508:91]
node _T_3770 = or(_T_3767, _T_3769) @[el2_lsu_bus_buffer.scala 508:77]
node _T_3771 = and(_T_3770, obuf_valid) @[el2_lsu_bus_buffer.scala 508:135]
node _T_3772 = and(_T_3771, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 508:148]
buf_cmd_state_bus_en[1] <= _T_3772 @[el2_lsu_bus_buffer.scala 508:33]
buf_state_bus_en[1] <= buf_cmd_state_bus_en[1] @[el2_lsu_bus_buffer.scala 509:29]
node _T_3773 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 510:49]
node _T_3774 = or(_T_3773, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 510:70]
buf_state_en[1] <= _T_3774 @[el2_lsu_bus_buffer.scala 510:25]
buf_ldfwd_in[1] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 511:25]
node _T_3775 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 512:56]
node _T_3776 = eq(_T_3775, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 512:46]
node _T_3777 = and(buf_state_en[1], _T_3776) @[el2_lsu_bus_buffer.scala 512:44]
node _T_3778 = and(_T_3777, obuf_nosend) @[el2_lsu_bus_buffer.scala 512:60]
node _T_3779 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 512:76]
node _T_3780 = and(_T_3778, _T_3779) @[el2_lsu_bus_buffer.scala 512:74]
buf_ldfwd_en[1] <= _T_3780 @[el2_lsu_bus_buffer.scala 512:25]
node _T_3781 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 513:46]
buf_ldfwdtag_in[1] <= _T_3781 @[el2_lsu_bus_buffer.scala 513:28]
node _T_3782 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 514:47]
node _T_3783 = and(_T_3782, obuf_nosend) @[el2_lsu_bus_buffer.scala 514:67]
node _T_3784 = and(_T_3783, bus_rsp_read) @[el2_lsu_bus_buffer.scala 514:81]
buf_data_en[1] <= _T_3784 @[el2_lsu_bus_buffer.scala 514:24]
node _T_3785 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 515:48]
node _T_3786 = and(_T_3785, obuf_nosend) @[el2_lsu_bus_buffer.scala 515:68]
node _T_3787 = and(_T_3786, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 515:82]
buf_error_en[1] <= _T_3787 @[el2_lsu_bus_buffer.scala 515:25]
node _T_3788 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 516:61]
node _T_3789 = bits(buf_addr[1], 2, 2) @[el2_lsu_bus_buffer.scala 516:85]
node _T_3790 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 516:103]
node _T_3791 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 516:126]
node _T_3792 = mux(_T_3789, _T_3790, _T_3791) @[el2_lsu_bus_buffer.scala 516:73]
node _T_3793 = mux(buf_error_en[1], _T_3788, _T_3792) @[el2_lsu_bus_buffer.scala 516:30]
buf_data_in[1] <= _T_3793 @[el2_lsu_bus_buffer.scala 516:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_3794 = eq(UInt<3>("h03"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3794 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_3795 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 519:67]
node _T_3796 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 519:94]
node _T_3797 = eq(_T_3796, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 519:73]
node _T_3798 = and(_T_3795, _T_3797) @[el2_lsu_bus_buffer.scala 519:71]
node _T_3799 = or(io.dec_tlu_force_halt, _T_3798) @[el2_lsu_bus_buffer.scala 519:55]
node _T_3800 = bits(_T_3799, 0, 0) @[el2_lsu_bus_buffer.scala 519:125]
node _T_3801 = eq(buf_samedw[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 520:30]
node _T_3802 = and(buf_dual[1], _T_3801) @[el2_lsu_bus_buffer.scala 520:28]
node _T_3803 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 520:57]
node _T_3804 = eq(_T_3803, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 520:47]
node _T_3805 = and(_T_3802, _T_3804) @[el2_lsu_bus_buffer.scala 520:45]
node _T_3806 = neq(buf_state[buf_dualtag[1]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 520:90]
node _T_3807 = and(_T_3805, _T_3806) @[el2_lsu_bus_buffer.scala 520:61]
node _T_3808 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 521:27]
node _T_3809 = or(_T_3808, any_done_wait_state) @[el2_lsu_bus_buffer.scala 521:31]
node _T_3810 = eq(buf_samedw[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 521:70]
node _T_3811 = and(buf_dual[1], _T_3810) @[el2_lsu_bus_buffer.scala 521:68]
node _T_3812 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 521:97]
node _T_3813 = eq(_T_3812, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 521:87]
node _T_3814 = and(_T_3811, _T_3813) @[el2_lsu_bus_buffer.scala 521:85]
2020-11-08 17:19:41 +08:00
node _T_3815 = eq(buf_dualtag[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_3816 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
node _T_3817 = eq(buf_dualtag[1], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_3818 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
node _T_3819 = eq(buf_dualtag[1], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_3820 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
node _T_3821 = eq(buf_dualtag[1], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_3822 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_3823 = mux(_T_3815, _T_3816, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3824 = mux(_T_3817, _T_3818, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3825 = mux(_T_3819, _T_3820, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3826 = mux(_T_3821, _T_3822, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_3827 = or(_T_3823, _T_3824) @[Mux.scala 27:72]
node _T_3828 = or(_T_3827, _T_3825) @[Mux.scala 27:72]
node _T_3829 = or(_T_3828, _T_3826) @[Mux.scala 27:72]
wire _T_3830 : UInt<1> @[Mux.scala 27:72]
_T_3830 <= _T_3829 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
node _T_3831 = and(_T_3814, _T_3830) @[el2_lsu_bus_buffer.scala 521:101]
node _T_3832 = eq(buf_state[buf_dualtag[1]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 521:167]
node _T_3833 = and(_T_3831, _T_3832) @[el2_lsu_bus_buffer.scala 521:138]
node _T_3834 = and(_T_3833, any_done_wait_state) @[el2_lsu_bus_buffer.scala 521:187]
node _T_3835 = or(_T_3809, _T_3834) @[el2_lsu_bus_buffer.scala 521:53]
node _T_3836 = mux(_T_3835, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 521:16]
node _T_3837 = mux(_T_3807, UInt<3>("h04"), _T_3836) @[el2_lsu_bus_buffer.scala 520:14]
node _T_3838 = mux(_T_3800, UInt<3>("h00"), _T_3837) @[el2_lsu_bus_buffer.scala 519:31]
buf_nxtstate[1] <= _T_3838 @[el2_lsu_bus_buffer.scala 519:25]
node _T_3839 = eq(bus_rsp_write_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 522:73]
node _T_3840 = and(bus_rsp_write, _T_3839) @[el2_lsu_bus_buffer.scala 522:52]
node _T_3841 = eq(bus_rsp_read_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 523:46]
node _T_3842 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 524:23]
node _T_3843 = eq(bus_rsp_read_tag, buf_ldfwdtag[1]) @[el2_lsu_bus_buffer.scala 524:47]
node _T_3844 = and(_T_3842, _T_3843) @[el2_lsu_bus_buffer.scala 524:27]
node _T_3845 = or(_T_3841, _T_3844) @[el2_lsu_bus_buffer.scala 523:77]
node _T_3846 = and(buf_dual[1], buf_dualhi[1]) @[el2_lsu_bus_buffer.scala 525:26]
node _T_3847 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 525:54]
node _T_3848 = not(_T_3847) @[el2_lsu_bus_buffer.scala 525:44]
node _T_3849 = and(_T_3846, _T_3848) @[el2_lsu_bus_buffer.scala 525:42]
node _T_3850 = and(_T_3849, buf_samedw[1]) @[el2_lsu_bus_buffer.scala 525:58]
node _T_3851 = eq(bus_rsp_read_tag, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 525:94]
node _T_3852 = and(_T_3850, _T_3851) @[el2_lsu_bus_buffer.scala 525:74]
node _T_3853 = or(_T_3845, _T_3852) @[el2_lsu_bus_buffer.scala 524:71]
node _T_3854 = and(bus_rsp_read, _T_3853) @[el2_lsu_bus_buffer.scala 523:25]
node _T_3855 = or(_T_3840, _T_3854) @[el2_lsu_bus_buffer.scala 522:105]
buf_resp_state_bus_en[1] <= _T_3855 @[el2_lsu_bus_buffer.scala 522:34]
buf_state_bus_en[1] <= buf_resp_state_bus_en[1] @[el2_lsu_bus_buffer.scala 526:29]
node _T_3856 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 527:49]
node _T_3857 = or(_T_3856, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 527:70]
buf_state_en[1] <= _T_3857 @[el2_lsu_bus_buffer.scala 527:25]
node _T_3858 = and(buf_state_bus_en[1], bus_rsp_read) @[el2_lsu_bus_buffer.scala 528:47]
node _T_3859 = and(_T_3858, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 528:62]
buf_data_en[1] <= _T_3859 @[el2_lsu_bus_buffer.scala 528:24]
node _T_3860 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 529:48]
node _T_3861 = eq(bus_rsp_read_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 529:111]
node _T_3862 = and(bus_rsp_read_error, _T_3861) @[el2_lsu_bus_buffer.scala 529:91]
node _T_3863 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 530:42]
node _T_3864 = and(bus_rsp_read_error, _T_3863) @[el2_lsu_bus_buffer.scala 530:31]
node _T_3865 = eq(bus_rsp_read_tag, buf_ldfwdtag[1]) @[el2_lsu_bus_buffer.scala 530:66]
node _T_3866 = and(_T_3864, _T_3865) @[el2_lsu_bus_buffer.scala 530:46]
node _T_3867 = or(_T_3862, _T_3866) @[el2_lsu_bus_buffer.scala 529:143]
node _T_3868 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 531:32]
node _T_3869 = eq(bus_rsp_write_tag, UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 531:74]
node _T_3870 = and(_T_3868, _T_3869) @[el2_lsu_bus_buffer.scala 531:53]
node _T_3871 = or(_T_3867, _T_3870) @[el2_lsu_bus_buffer.scala 530:88]
node _T_3872 = and(_T_3860, _T_3871) @[el2_lsu_bus_buffer.scala 529:68]
buf_error_en[1] <= _T_3872 @[el2_lsu_bus_buffer.scala 529:25]
node _T_3873 = eq(buf_error_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 532:50]
node _T_3874 = and(buf_state_en[1], _T_3873) @[el2_lsu_bus_buffer.scala 532:48]
node _T_3875 = bits(buf_addr[1], 2, 2) @[el2_lsu_bus_buffer.scala 532:84]
node _T_3876 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 532:102]
node _T_3877 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 532:125]
node _T_3878 = mux(_T_3875, _T_3876, _T_3877) @[el2_lsu_bus_buffer.scala 532:72]
node _T_3879 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 532:148]
node _T_3880 = mux(_T_3874, _T_3878, _T_3879) @[el2_lsu_bus_buffer.scala 532:30]
buf_data_in[1] <= _T_3880 @[el2_lsu_bus_buffer.scala 532:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_3881 = eq(UInt<3>("h04"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3881 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_3882 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 535:60]
node _T_3883 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 535:86]
node _T_3884 = dshr(buf_ldfwd, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 535:101]
node _T_3885 = bits(_T_3884, 0, 0) @[el2_lsu_bus_buffer.scala 535:101]
node _T_3886 = or(_T_3883, _T_3885) @[el2_lsu_bus_buffer.scala 535:90]
node _T_3887 = or(_T_3886, any_done_wait_state) @[el2_lsu_bus_buffer.scala 535:118]
node _T_3888 = mux(_T_3887, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 535:75]
node _T_3889 = mux(_T_3882, UInt<3>("h00"), _T_3888) @[el2_lsu_bus_buffer.scala 535:31]
buf_nxtstate[1] <= _T_3889 @[el2_lsu_bus_buffer.scala 535:25]
node _T_3890 = eq(bus_rsp_read_tag, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 536:66]
node _T_3891 = dshr(buf_ldfwd, buf_dualtag[1]) @[el2_lsu_bus_buffer.scala 537:21]
node _T_3892 = bits(_T_3891, 0, 0) @[el2_lsu_bus_buffer.scala 537:21]
node _T_3893 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[1]]) @[el2_lsu_bus_buffer.scala 537:58]
node _T_3894 = and(_T_3892, _T_3893) @[el2_lsu_bus_buffer.scala 537:38]
node _T_3895 = or(_T_3890, _T_3894) @[el2_lsu_bus_buffer.scala 536:95]
node _T_3896 = and(bus_rsp_read, _T_3895) @[el2_lsu_bus_buffer.scala 536:45]
buf_state_bus_en[1] <= _T_3896 @[el2_lsu_bus_buffer.scala 536:29]
node _T_3897 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 538:49]
node _T_3898 = or(_T_3897, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 538:70]
buf_state_en[1] <= _T_3898 @[el2_lsu_bus_buffer.scala 538:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_3899 = eq(UInt<3>("h05"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3899 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_3900 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 541:60]
node _T_3901 = mux(_T_3900, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 541:31]
buf_nxtstate[1] <= _T_3901 @[el2_lsu_bus_buffer.scala 541:25]
node _T_3902 = eq(RspPtr, UInt<2>("h01")) @[el2_lsu_bus_buffer.scala 542:37]
node _T_3903 = eq(buf_dualtag[1], RspPtr) @[el2_lsu_bus_buffer.scala 542:98]
node _T_3904 = and(buf_dual[1], _T_3903) @[el2_lsu_bus_buffer.scala 542:80]
node _T_3905 = or(_T_3902, _T_3904) @[el2_lsu_bus_buffer.scala 542:65]
node _T_3906 = or(_T_3905, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 542:112]
buf_state_en[1] <= _T_3906 @[el2_lsu_bus_buffer.scala 542:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_3907 = eq(UInt<3>("h06"), buf_state[1]) @[Conditional.scala 37:30]
when _T_3907 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
buf_nxtstate[1] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 545:25]
buf_rst[1] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 546:20]
buf_state_en[1] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 547:25]
buf_ldfwd_in[1] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 548:25]
buf_ldfwd_en[1] <= buf_state_en[1] @[el2_lsu_bus_buffer.scala 549:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_3908 = bits(buf_state_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 552:108]
2020-11-08 17:19:41 +08:00
reg _T_3909 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3908 : @[Reg.scala 28:19]
_T_3909 <= buf_nxtstate[1] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_state[1] <= _T_3909 @[el2_lsu_bus_buffer.scala 552:18]
reg _T_3910 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 553:60]
_T_3910 <= buf_age_in_1 @[el2_lsu_bus_buffer.scala 553:60]
buf_ageQ[1] <= _T_3910 @[el2_lsu_bus_buffer.scala 553:17]
reg _T_3911 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 554:63]
_T_3911 <= buf_rspage_in[1] @[el2_lsu_bus_buffer.scala 554:63]
buf_rspageQ[1] <= _T_3911 @[el2_lsu_bus_buffer.scala 554:20]
node _T_3912 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 555:109]
2020-11-08 17:19:41 +08:00
reg _T_3913 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3912 : @[Reg.scala 28:19]
_T_3913 <= buf_dualtag_in[1] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_dualtag[1] <= _T_3913 @[el2_lsu_bus_buffer.scala 555:20]
node _T_3914 = bits(buf_dual_in, 1, 1) @[el2_lsu_bus_buffer.scala 556:74]
node _T_3915 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 556:107]
2020-11-08 17:19:41 +08:00
reg _T_3916 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3915 : @[Reg.scala 28:19]
_T_3916 <= _T_3914 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_dual[1] <= _T_3916 @[el2_lsu_bus_buffer.scala 556:17]
node _T_3917 = bits(buf_samedw_in, 1, 1) @[el2_lsu_bus_buffer.scala 557:78]
node _T_3918 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 557:111]
2020-11-08 17:19:41 +08:00
reg _T_3919 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3918 : @[Reg.scala 28:19]
_T_3919 <= _T_3917 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_samedw[1] <= _T_3919 @[el2_lsu_bus_buffer.scala 557:19]
node _T_3920 = bits(buf_nomerge_in, 1, 1) @[el2_lsu_bus_buffer.scala 558:80]
node _T_3921 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 558:113]
2020-11-08 17:19:41 +08:00
reg _T_3922 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3921 : @[Reg.scala 28:19]
_T_3922 <= _T_3920 @[Reg.scala 28:23]
2020-11-07 21:08:25 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_nomerge[1] <= _T_3922 @[el2_lsu_bus_buffer.scala 558:20]
node _T_3923 = bits(buf_dualhi_in, 1, 1) @[el2_lsu_bus_buffer.scala 559:78]
node _T_3924 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 559:111]
2020-11-08 17:19:41 +08:00
reg _T_3925 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_3924 : @[Reg.scala 28:19]
_T_3925 <= _T_3923 @[Reg.scala 28:23]
2020-11-07 21:15:04 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_dualhi[1] <= _T_3925 @[el2_lsu_bus_buffer.scala 559:19]
2020-11-08 17:19:41 +08:00
node _T_3926 = eq(UInt<3>("h00"), buf_state[2]) @[Conditional.scala 37:30]
when _T_3926 : @[Conditional.scala 40:58]
2020-11-08 17:42:22 +08:00
node _T_3927 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 496:56]
node _T_3928 = mux(_T_3927, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 496:31]
buf_nxtstate[2] <= _T_3928 @[el2_lsu_bus_buffer.scala 496:25]
node _T_3929 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 497:45]
node _T_3930 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 497:77]
node _T_3931 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 497:97]
node _T_3932 = and(_T_3930, _T_3931) @[el2_lsu_bus_buffer.scala 497:95]
node _T_3933 = eq(UInt<2>("h02"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 497:117]
node _T_3934 = and(_T_3932, _T_3933) @[el2_lsu_bus_buffer.scala 497:112]
node _T_3935 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 497:144]
node _T_3936 = eq(UInt<2>("h02"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 497:166]
node _T_3937 = and(_T_3935, _T_3936) @[el2_lsu_bus_buffer.scala 497:161]
node _T_3938 = or(_T_3934, _T_3937) @[el2_lsu_bus_buffer.scala 497:132]
node _T_3939 = and(_T_3929, _T_3938) @[el2_lsu_bus_buffer.scala 497:63]
node _T_3940 = eq(UInt<2>("h02"), ibuf_tag) @[el2_lsu_bus_buffer.scala 497:206]
node _T_3941 = and(ibuf_drain_vld, _T_3940) @[el2_lsu_bus_buffer.scala 497:201]
node _T_3942 = or(_T_3939, _T_3941) @[el2_lsu_bus_buffer.scala 497:183]
buf_state_en[2] <= _T_3942 @[el2_lsu_bus_buffer.scala 497:25]
buf_wr_en[2] <= buf_state_en[2] @[el2_lsu_bus_buffer.scala 498:22]
buf_data_en[2] <= buf_state_en[2] @[el2_lsu_bus_buffer.scala 499:24]
node _T_3943 = eq(UInt<2>("h02"), ibuf_tag) @[el2_lsu_bus_buffer.scala 500:52]
node _T_3944 = and(ibuf_drain_vld, _T_3943) @[el2_lsu_bus_buffer.scala 500:47]
node _T_3945 = bits(_T_3944, 0, 0) @[el2_lsu_bus_buffer.scala 500:73]
node _T_3946 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 500:90]
node _T_3947 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 500:114]
node _T_3948 = mux(_T_3945, _T_3946, _T_3947) @[el2_lsu_bus_buffer.scala 500:30]
buf_data_in[2] <= _T_3948 @[el2_lsu_bus_buffer.scala 500:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 40:58]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_3949 = eq(UInt<3>("h01"), buf_state[2]) @[Conditional.scala 37:30]
when _T_3949 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_3950 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 503:60]
node _T_3951 = mux(_T_3950, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 503:31]
buf_nxtstate[2] <= _T_3951 @[el2_lsu_bus_buffer.scala 503:25]
node _T_3952 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 504:46]
buf_state_en[2] <= _T_3952 @[el2_lsu_bus_buffer.scala 504:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_3953 = eq(UInt<3>("h02"), buf_state[2]) @[Conditional.scala 37:30]
when _T_3953 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_3954 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 507:60]
node _T_3955 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 507:89]
node _T_3956 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 507:124]
node _T_3957 = and(_T_3955, _T_3956) @[el2_lsu_bus_buffer.scala 507:104]
node _T_3958 = mux(_T_3957, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 507:75]
node _T_3959 = mux(_T_3954, UInt<3>("h00"), _T_3958) @[el2_lsu_bus_buffer.scala 507:31]
buf_nxtstate[2] <= _T_3959 @[el2_lsu_bus_buffer.scala 507:25]
node _T_3960 = eq(obuf_tag0, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 508:48]
node _T_3961 = eq(obuf_tag1, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 508:104]
node _T_3962 = and(obuf_merge, _T_3961) @[el2_lsu_bus_buffer.scala 508:91]
node _T_3963 = or(_T_3960, _T_3962) @[el2_lsu_bus_buffer.scala 508:77]
node _T_3964 = and(_T_3963, obuf_valid) @[el2_lsu_bus_buffer.scala 508:135]
node _T_3965 = and(_T_3964, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 508:148]
buf_cmd_state_bus_en[2] <= _T_3965 @[el2_lsu_bus_buffer.scala 508:33]
buf_state_bus_en[2] <= buf_cmd_state_bus_en[2] @[el2_lsu_bus_buffer.scala 509:29]
node _T_3966 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 510:49]
node _T_3967 = or(_T_3966, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 510:70]
buf_state_en[2] <= _T_3967 @[el2_lsu_bus_buffer.scala 510:25]
buf_ldfwd_in[2] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 511:25]
node _T_3968 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 512:56]
node _T_3969 = eq(_T_3968, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 512:46]
node _T_3970 = and(buf_state_en[2], _T_3969) @[el2_lsu_bus_buffer.scala 512:44]
node _T_3971 = and(_T_3970, obuf_nosend) @[el2_lsu_bus_buffer.scala 512:60]
node _T_3972 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 512:76]
node _T_3973 = and(_T_3971, _T_3972) @[el2_lsu_bus_buffer.scala 512:74]
buf_ldfwd_en[2] <= _T_3973 @[el2_lsu_bus_buffer.scala 512:25]
node _T_3974 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 513:46]
buf_ldfwdtag_in[2] <= _T_3974 @[el2_lsu_bus_buffer.scala 513:28]
node _T_3975 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 514:47]
node _T_3976 = and(_T_3975, obuf_nosend) @[el2_lsu_bus_buffer.scala 514:67]
node _T_3977 = and(_T_3976, bus_rsp_read) @[el2_lsu_bus_buffer.scala 514:81]
buf_data_en[2] <= _T_3977 @[el2_lsu_bus_buffer.scala 514:24]
node _T_3978 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 515:48]
node _T_3979 = and(_T_3978, obuf_nosend) @[el2_lsu_bus_buffer.scala 515:68]
node _T_3980 = and(_T_3979, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 515:82]
buf_error_en[2] <= _T_3980 @[el2_lsu_bus_buffer.scala 515:25]
node _T_3981 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 516:61]
node _T_3982 = bits(buf_addr[2], 2, 2) @[el2_lsu_bus_buffer.scala 516:85]
node _T_3983 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 516:103]
node _T_3984 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 516:126]
node _T_3985 = mux(_T_3982, _T_3983, _T_3984) @[el2_lsu_bus_buffer.scala 516:73]
node _T_3986 = mux(buf_error_en[2], _T_3981, _T_3985) @[el2_lsu_bus_buffer.scala 516:30]
buf_data_in[2] <= _T_3986 @[el2_lsu_bus_buffer.scala 516:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_3987 = eq(UInt<3>("h03"), buf_state[2]) @[Conditional.scala 37:30]
when _T_3987 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_3988 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 519:67]
node _T_3989 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 519:94]
node _T_3990 = eq(_T_3989, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 519:73]
node _T_3991 = and(_T_3988, _T_3990) @[el2_lsu_bus_buffer.scala 519:71]
node _T_3992 = or(io.dec_tlu_force_halt, _T_3991) @[el2_lsu_bus_buffer.scala 519:55]
node _T_3993 = bits(_T_3992, 0, 0) @[el2_lsu_bus_buffer.scala 519:125]
node _T_3994 = eq(buf_samedw[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 520:30]
node _T_3995 = and(buf_dual[2], _T_3994) @[el2_lsu_bus_buffer.scala 520:28]
node _T_3996 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 520:57]
node _T_3997 = eq(_T_3996, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 520:47]
node _T_3998 = and(_T_3995, _T_3997) @[el2_lsu_bus_buffer.scala 520:45]
node _T_3999 = neq(buf_state[buf_dualtag[2]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 520:90]
node _T_4000 = and(_T_3998, _T_3999) @[el2_lsu_bus_buffer.scala 520:61]
node _T_4001 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 521:27]
node _T_4002 = or(_T_4001, any_done_wait_state) @[el2_lsu_bus_buffer.scala 521:31]
node _T_4003 = eq(buf_samedw[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 521:70]
node _T_4004 = and(buf_dual[2], _T_4003) @[el2_lsu_bus_buffer.scala 521:68]
node _T_4005 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 521:97]
node _T_4006 = eq(_T_4005, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 521:87]
node _T_4007 = and(_T_4004, _T_4006) @[el2_lsu_bus_buffer.scala 521:85]
2020-11-08 17:19:41 +08:00
node _T_4008 = eq(buf_dualtag[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_4009 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
node _T_4010 = eq(buf_dualtag[2], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_4011 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
node _T_4012 = eq(buf_dualtag[2], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_4013 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
node _T_4014 = eq(buf_dualtag[2], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_4015 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_4016 = mux(_T_4008, _T_4009, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4017 = mux(_T_4010, _T_4011, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4018 = mux(_T_4012, _T_4013, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4019 = mux(_T_4014, _T_4015, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4020 = or(_T_4016, _T_4017) @[Mux.scala 27:72]
node _T_4021 = or(_T_4020, _T_4018) @[Mux.scala 27:72]
node _T_4022 = or(_T_4021, _T_4019) @[Mux.scala 27:72]
wire _T_4023 : UInt<1> @[Mux.scala 27:72]
_T_4023 <= _T_4022 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
node _T_4024 = and(_T_4007, _T_4023) @[el2_lsu_bus_buffer.scala 521:101]
node _T_4025 = eq(buf_state[buf_dualtag[2]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 521:167]
node _T_4026 = and(_T_4024, _T_4025) @[el2_lsu_bus_buffer.scala 521:138]
node _T_4027 = and(_T_4026, any_done_wait_state) @[el2_lsu_bus_buffer.scala 521:187]
node _T_4028 = or(_T_4002, _T_4027) @[el2_lsu_bus_buffer.scala 521:53]
node _T_4029 = mux(_T_4028, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 521:16]
node _T_4030 = mux(_T_4000, UInt<3>("h04"), _T_4029) @[el2_lsu_bus_buffer.scala 520:14]
node _T_4031 = mux(_T_3993, UInt<3>("h00"), _T_4030) @[el2_lsu_bus_buffer.scala 519:31]
buf_nxtstate[2] <= _T_4031 @[el2_lsu_bus_buffer.scala 519:25]
node _T_4032 = eq(bus_rsp_write_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 522:73]
node _T_4033 = and(bus_rsp_write, _T_4032) @[el2_lsu_bus_buffer.scala 522:52]
node _T_4034 = eq(bus_rsp_read_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 523:46]
node _T_4035 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 524:23]
node _T_4036 = eq(bus_rsp_read_tag, buf_ldfwdtag[2]) @[el2_lsu_bus_buffer.scala 524:47]
node _T_4037 = and(_T_4035, _T_4036) @[el2_lsu_bus_buffer.scala 524:27]
node _T_4038 = or(_T_4034, _T_4037) @[el2_lsu_bus_buffer.scala 523:77]
node _T_4039 = and(buf_dual[2], buf_dualhi[2]) @[el2_lsu_bus_buffer.scala 525:26]
node _T_4040 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 525:54]
node _T_4041 = not(_T_4040) @[el2_lsu_bus_buffer.scala 525:44]
node _T_4042 = and(_T_4039, _T_4041) @[el2_lsu_bus_buffer.scala 525:42]
node _T_4043 = and(_T_4042, buf_samedw[2]) @[el2_lsu_bus_buffer.scala 525:58]
node _T_4044 = eq(bus_rsp_read_tag, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 525:94]
node _T_4045 = and(_T_4043, _T_4044) @[el2_lsu_bus_buffer.scala 525:74]
node _T_4046 = or(_T_4038, _T_4045) @[el2_lsu_bus_buffer.scala 524:71]
node _T_4047 = and(bus_rsp_read, _T_4046) @[el2_lsu_bus_buffer.scala 523:25]
node _T_4048 = or(_T_4033, _T_4047) @[el2_lsu_bus_buffer.scala 522:105]
buf_resp_state_bus_en[2] <= _T_4048 @[el2_lsu_bus_buffer.scala 522:34]
buf_state_bus_en[2] <= buf_resp_state_bus_en[2] @[el2_lsu_bus_buffer.scala 526:29]
node _T_4049 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 527:49]
node _T_4050 = or(_T_4049, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 527:70]
buf_state_en[2] <= _T_4050 @[el2_lsu_bus_buffer.scala 527:25]
node _T_4051 = and(buf_state_bus_en[2], bus_rsp_read) @[el2_lsu_bus_buffer.scala 528:47]
node _T_4052 = and(_T_4051, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 528:62]
buf_data_en[2] <= _T_4052 @[el2_lsu_bus_buffer.scala 528:24]
node _T_4053 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 529:48]
node _T_4054 = eq(bus_rsp_read_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 529:111]
node _T_4055 = and(bus_rsp_read_error, _T_4054) @[el2_lsu_bus_buffer.scala 529:91]
node _T_4056 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 530:42]
node _T_4057 = and(bus_rsp_read_error, _T_4056) @[el2_lsu_bus_buffer.scala 530:31]
node _T_4058 = eq(bus_rsp_read_tag, buf_ldfwdtag[2]) @[el2_lsu_bus_buffer.scala 530:66]
node _T_4059 = and(_T_4057, _T_4058) @[el2_lsu_bus_buffer.scala 530:46]
node _T_4060 = or(_T_4055, _T_4059) @[el2_lsu_bus_buffer.scala 529:143]
node _T_4061 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 531:32]
node _T_4062 = eq(bus_rsp_write_tag, UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 531:74]
node _T_4063 = and(_T_4061, _T_4062) @[el2_lsu_bus_buffer.scala 531:53]
node _T_4064 = or(_T_4060, _T_4063) @[el2_lsu_bus_buffer.scala 530:88]
node _T_4065 = and(_T_4053, _T_4064) @[el2_lsu_bus_buffer.scala 529:68]
buf_error_en[2] <= _T_4065 @[el2_lsu_bus_buffer.scala 529:25]
node _T_4066 = eq(buf_error_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 532:50]
node _T_4067 = and(buf_state_en[2], _T_4066) @[el2_lsu_bus_buffer.scala 532:48]
node _T_4068 = bits(buf_addr[2], 2, 2) @[el2_lsu_bus_buffer.scala 532:84]
node _T_4069 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 532:102]
node _T_4070 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 532:125]
node _T_4071 = mux(_T_4068, _T_4069, _T_4070) @[el2_lsu_bus_buffer.scala 532:72]
node _T_4072 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 532:148]
node _T_4073 = mux(_T_4067, _T_4071, _T_4072) @[el2_lsu_bus_buffer.scala 532:30]
buf_data_in[2] <= _T_4073 @[el2_lsu_bus_buffer.scala 532:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_4074 = eq(UInt<3>("h04"), buf_state[2]) @[Conditional.scala 37:30]
when _T_4074 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_4075 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 535:60]
node _T_4076 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 535:86]
node _T_4077 = dshr(buf_ldfwd, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 535:101]
node _T_4078 = bits(_T_4077, 0, 0) @[el2_lsu_bus_buffer.scala 535:101]
node _T_4079 = or(_T_4076, _T_4078) @[el2_lsu_bus_buffer.scala 535:90]
node _T_4080 = or(_T_4079, any_done_wait_state) @[el2_lsu_bus_buffer.scala 535:118]
node _T_4081 = mux(_T_4080, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 535:75]
node _T_4082 = mux(_T_4075, UInt<3>("h00"), _T_4081) @[el2_lsu_bus_buffer.scala 535:31]
buf_nxtstate[2] <= _T_4082 @[el2_lsu_bus_buffer.scala 535:25]
node _T_4083 = eq(bus_rsp_read_tag, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 536:66]
node _T_4084 = dshr(buf_ldfwd, buf_dualtag[2]) @[el2_lsu_bus_buffer.scala 537:21]
node _T_4085 = bits(_T_4084, 0, 0) @[el2_lsu_bus_buffer.scala 537:21]
node _T_4086 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[2]]) @[el2_lsu_bus_buffer.scala 537:58]
node _T_4087 = and(_T_4085, _T_4086) @[el2_lsu_bus_buffer.scala 537:38]
node _T_4088 = or(_T_4083, _T_4087) @[el2_lsu_bus_buffer.scala 536:95]
node _T_4089 = and(bus_rsp_read, _T_4088) @[el2_lsu_bus_buffer.scala 536:45]
buf_state_bus_en[2] <= _T_4089 @[el2_lsu_bus_buffer.scala 536:29]
node _T_4090 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 538:49]
node _T_4091 = or(_T_4090, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 538:70]
buf_state_en[2] <= _T_4091 @[el2_lsu_bus_buffer.scala 538:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_4092 = eq(UInt<3>("h05"), buf_state[2]) @[Conditional.scala 37:30]
when _T_4092 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_4093 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 541:60]
node _T_4094 = mux(_T_4093, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 541:31]
buf_nxtstate[2] <= _T_4094 @[el2_lsu_bus_buffer.scala 541:25]
node _T_4095 = eq(RspPtr, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 542:37]
node _T_4096 = eq(buf_dualtag[2], RspPtr) @[el2_lsu_bus_buffer.scala 542:98]
node _T_4097 = and(buf_dual[2], _T_4096) @[el2_lsu_bus_buffer.scala 542:80]
node _T_4098 = or(_T_4095, _T_4097) @[el2_lsu_bus_buffer.scala 542:65]
node _T_4099 = or(_T_4098, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 542:112]
buf_state_en[2] <= _T_4099 @[el2_lsu_bus_buffer.scala 542:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_4100 = eq(UInt<3>("h06"), buf_state[2]) @[Conditional.scala 37:30]
when _T_4100 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
buf_nxtstate[2] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 545:25]
buf_rst[2] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 546:20]
buf_state_en[2] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 547:25]
buf_ldfwd_in[2] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 548:25]
buf_ldfwd_en[2] <= buf_state_en[2] @[el2_lsu_bus_buffer.scala 549:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_4101 = bits(buf_state_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 552:108]
2020-11-08 17:19:41 +08:00
reg _T_4102 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4101 : @[Reg.scala 28:19]
_T_4102 <= buf_nxtstate[2] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_state[2] <= _T_4102 @[el2_lsu_bus_buffer.scala 552:18]
reg _T_4103 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 553:60]
_T_4103 <= buf_age_in_2 @[el2_lsu_bus_buffer.scala 553:60]
buf_ageQ[2] <= _T_4103 @[el2_lsu_bus_buffer.scala 553:17]
reg _T_4104 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 554:63]
_T_4104 <= buf_rspage_in[2] @[el2_lsu_bus_buffer.scala 554:63]
buf_rspageQ[2] <= _T_4104 @[el2_lsu_bus_buffer.scala 554:20]
node _T_4105 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 555:109]
2020-11-08 17:19:41 +08:00
reg _T_4106 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4105 : @[Reg.scala 28:19]
_T_4106 <= buf_dualtag_in[2] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_dualtag[2] <= _T_4106 @[el2_lsu_bus_buffer.scala 555:20]
node _T_4107 = bits(buf_dual_in, 2, 2) @[el2_lsu_bus_buffer.scala 556:74]
node _T_4108 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 556:107]
2020-11-08 17:19:41 +08:00
reg _T_4109 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4108 : @[Reg.scala 28:19]
_T_4109 <= _T_4107 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_dual[2] <= _T_4109 @[el2_lsu_bus_buffer.scala 556:17]
node _T_4110 = bits(buf_samedw_in, 2, 2) @[el2_lsu_bus_buffer.scala 557:78]
node _T_4111 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 557:111]
2020-11-08 17:19:41 +08:00
reg _T_4112 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4111 : @[Reg.scala 28:19]
_T_4112 <= _T_4110 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_samedw[2] <= _T_4112 @[el2_lsu_bus_buffer.scala 557:19]
node _T_4113 = bits(buf_nomerge_in, 2, 2) @[el2_lsu_bus_buffer.scala 558:80]
node _T_4114 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 558:113]
2020-11-08 17:19:41 +08:00
reg _T_4115 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4114 : @[Reg.scala 28:19]
_T_4115 <= _T_4113 @[Reg.scala 28:23]
2020-11-07 21:08:25 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_nomerge[2] <= _T_4115 @[el2_lsu_bus_buffer.scala 558:20]
node _T_4116 = bits(buf_dualhi_in, 2, 2) @[el2_lsu_bus_buffer.scala 559:78]
node _T_4117 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 559:111]
2020-11-08 17:19:41 +08:00
reg _T_4118 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4117 : @[Reg.scala 28:19]
_T_4118 <= _T_4116 @[Reg.scala 28:23]
2020-11-07 21:15:04 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_dualhi[2] <= _T_4118 @[el2_lsu_bus_buffer.scala 559:19]
2020-11-08 17:19:41 +08:00
node _T_4119 = eq(UInt<3>("h00"), buf_state[3]) @[Conditional.scala 37:30]
when _T_4119 : @[Conditional.scala 40:58]
2020-11-08 17:42:22 +08:00
node _T_4120 = bits(io.lsu_bus_clk_en, 0, 0) @[el2_lsu_bus_buffer.scala 496:56]
node _T_4121 = mux(_T_4120, UInt<3>("h02"), UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 496:31]
buf_nxtstate[3] <= _T_4121 @[el2_lsu_bus_buffer.scala 496:25]
node _T_4122 = and(io.lsu_busreq_r, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 497:45]
node _T_4123 = or(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 497:77]
node _T_4124 = eq(ibuf_merge_en, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 497:97]
node _T_4125 = and(_T_4123, _T_4124) @[el2_lsu_bus_buffer.scala 497:95]
node _T_4126 = eq(UInt<2>("h03"), WrPtr0_r) @[el2_lsu_bus_buffer.scala 497:117]
node _T_4127 = and(_T_4125, _T_4126) @[el2_lsu_bus_buffer.scala 497:112]
node _T_4128 = and(ibuf_byp, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 497:144]
node _T_4129 = eq(UInt<2>("h03"), WrPtr1_r) @[el2_lsu_bus_buffer.scala 497:166]
node _T_4130 = and(_T_4128, _T_4129) @[el2_lsu_bus_buffer.scala 497:161]
node _T_4131 = or(_T_4127, _T_4130) @[el2_lsu_bus_buffer.scala 497:132]
node _T_4132 = and(_T_4122, _T_4131) @[el2_lsu_bus_buffer.scala 497:63]
node _T_4133 = eq(UInt<2>("h03"), ibuf_tag) @[el2_lsu_bus_buffer.scala 497:206]
node _T_4134 = and(ibuf_drain_vld, _T_4133) @[el2_lsu_bus_buffer.scala 497:201]
node _T_4135 = or(_T_4132, _T_4134) @[el2_lsu_bus_buffer.scala 497:183]
buf_state_en[3] <= _T_4135 @[el2_lsu_bus_buffer.scala 497:25]
buf_wr_en[3] <= buf_state_en[3] @[el2_lsu_bus_buffer.scala 498:22]
buf_data_en[3] <= buf_state_en[3] @[el2_lsu_bus_buffer.scala 499:24]
node _T_4136 = eq(UInt<2>("h03"), ibuf_tag) @[el2_lsu_bus_buffer.scala 500:52]
node _T_4137 = and(ibuf_drain_vld, _T_4136) @[el2_lsu_bus_buffer.scala 500:47]
node _T_4138 = bits(_T_4137, 0, 0) @[el2_lsu_bus_buffer.scala 500:73]
node _T_4139 = bits(ibuf_data_out, 31, 0) @[el2_lsu_bus_buffer.scala 500:90]
node _T_4140 = bits(store_data_lo_r, 31, 0) @[el2_lsu_bus_buffer.scala 500:114]
node _T_4141 = mux(_T_4138, _T_4139, _T_4140) @[el2_lsu_bus_buffer.scala 500:30]
buf_data_in[3] <= _T_4141 @[el2_lsu_bus_buffer.scala 500:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 40:58]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_4142 = eq(UInt<3>("h01"), buf_state[3]) @[Conditional.scala 37:30]
when _T_4142 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_4143 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 503:60]
node _T_4144 = mux(_T_4143, UInt<3>("h00"), UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 503:31]
buf_nxtstate[3] <= _T_4144 @[el2_lsu_bus_buffer.scala 503:25]
node _T_4145 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 504:46]
buf_state_en[3] <= _T_4145 @[el2_lsu_bus_buffer.scala 504:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_4146 = eq(UInt<3>("h02"), buf_state[3]) @[Conditional.scala 37:30]
when _T_4146 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_4147 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 507:60]
node _T_4148 = and(obuf_nosend, bus_rsp_read) @[el2_lsu_bus_buffer.scala 507:89]
node _T_4149 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[el2_lsu_bus_buffer.scala 507:124]
node _T_4150 = and(_T_4148, _T_4149) @[el2_lsu_bus_buffer.scala 507:104]
node _T_4151 = mux(_T_4150, UInt<3>("h05"), UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 507:75]
node _T_4152 = mux(_T_4147, UInt<3>("h00"), _T_4151) @[el2_lsu_bus_buffer.scala 507:31]
buf_nxtstate[3] <= _T_4152 @[el2_lsu_bus_buffer.scala 507:25]
node _T_4153 = eq(obuf_tag0, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 508:48]
node _T_4154 = eq(obuf_tag1, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 508:104]
node _T_4155 = and(obuf_merge, _T_4154) @[el2_lsu_bus_buffer.scala 508:91]
node _T_4156 = or(_T_4153, _T_4155) @[el2_lsu_bus_buffer.scala 508:77]
node _T_4157 = and(_T_4156, obuf_valid) @[el2_lsu_bus_buffer.scala 508:135]
node _T_4158 = and(_T_4157, obuf_wr_enQ) @[el2_lsu_bus_buffer.scala 508:148]
buf_cmd_state_bus_en[3] <= _T_4158 @[el2_lsu_bus_buffer.scala 508:33]
buf_state_bus_en[3] <= buf_cmd_state_bus_en[3] @[el2_lsu_bus_buffer.scala 509:29]
node _T_4159 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 510:49]
node _T_4160 = or(_T_4159, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 510:70]
buf_state_en[3] <= _T_4160 @[el2_lsu_bus_buffer.scala 510:25]
buf_ldfwd_in[3] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 511:25]
node _T_4161 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 512:56]
node _T_4162 = eq(_T_4161, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 512:46]
node _T_4163 = and(buf_state_en[3], _T_4162) @[el2_lsu_bus_buffer.scala 512:44]
node _T_4164 = and(_T_4163, obuf_nosend) @[el2_lsu_bus_buffer.scala 512:60]
node _T_4165 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 512:76]
node _T_4166 = and(_T_4164, _T_4165) @[el2_lsu_bus_buffer.scala 512:74]
buf_ldfwd_en[3] <= _T_4166 @[el2_lsu_bus_buffer.scala 512:25]
node _T_4167 = bits(obuf_rdrsp_tag, 1, 0) @[el2_lsu_bus_buffer.scala 513:46]
buf_ldfwdtag_in[3] <= _T_4167 @[el2_lsu_bus_buffer.scala 513:28]
node _T_4168 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 514:47]
node _T_4169 = and(_T_4168, obuf_nosend) @[el2_lsu_bus_buffer.scala 514:67]
node _T_4170 = and(_T_4169, bus_rsp_read) @[el2_lsu_bus_buffer.scala 514:81]
buf_data_en[3] <= _T_4170 @[el2_lsu_bus_buffer.scala 514:24]
node _T_4171 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 515:48]
node _T_4172 = and(_T_4171, obuf_nosend) @[el2_lsu_bus_buffer.scala 515:68]
node _T_4173 = and(_T_4172, bus_rsp_read_error) @[el2_lsu_bus_buffer.scala 515:82]
buf_error_en[3] <= _T_4173 @[el2_lsu_bus_buffer.scala 515:25]
node _T_4174 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 516:61]
node _T_4175 = bits(buf_addr[3], 2, 2) @[el2_lsu_bus_buffer.scala 516:85]
node _T_4176 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 516:103]
node _T_4177 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 516:126]
node _T_4178 = mux(_T_4175, _T_4176, _T_4177) @[el2_lsu_bus_buffer.scala 516:73]
node _T_4179 = mux(buf_error_en[3], _T_4174, _T_4178) @[el2_lsu_bus_buffer.scala 516:30]
buf_data_in[3] <= _T_4179 @[el2_lsu_bus_buffer.scala 516:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_4180 = eq(UInt<3>("h03"), buf_state[3]) @[Conditional.scala 37:30]
when _T_4180 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_4181 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 519:67]
node _T_4182 = and(UInt<1>("h01"), bus_rsp_write_error) @[el2_lsu_bus_buffer.scala 519:94]
node _T_4183 = eq(_T_4182, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 519:73]
node _T_4184 = and(_T_4181, _T_4183) @[el2_lsu_bus_buffer.scala 519:71]
node _T_4185 = or(io.dec_tlu_force_halt, _T_4184) @[el2_lsu_bus_buffer.scala 519:55]
node _T_4186 = bits(_T_4185, 0, 0) @[el2_lsu_bus_buffer.scala 519:125]
node _T_4187 = eq(buf_samedw[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 520:30]
node _T_4188 = and(buf_dual[3], _T_4187) @[el2_lsu_bus_buffer.scala 520:28]
node _T_4189 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 520:57]
node _T_4190 = eq(_T_4189, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 520:47]
node _T_4191 = and(_T_4188, _T_4190) @[el2_lsu_bus_buffer.scala 520:45]
node _T_4192 = neq(buf_state[buf_dualtag[3]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 520:90]
node _T_4193 = and(_T_4191, _T_4192) @[el2_lsu_bus_buffer.scala 520:61]
node _T_4194 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 521:27]
node _T_4195 = or(_T_4194, any_done_wait_state) @[el2_lsu_bus_buffer.scala 521:31]
node _T_4196 = eq(buf_samedw[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 521:70]
node _T_4197 = and(buf_dual[3], _T_4196) @[el2_lsu_bus_buffer.scala 521:68]
node _T_4198 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 521:97]
node _T_4199 = eq(_T_4198, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 521:87]
node _T_4200 = and(_T_4197, _T_4199) @[el2_lsu_bus_buffer.scala 521:85]
2020-11-08 17:19:41 +08:00
node _T_4201 = eq(buf_dualtag[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_4202 = bits(buf_ldfwd, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
node _T_4203 = eq(buf_dualtag[3], UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_4204 = bits(buf_ldfwd, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
node _T_4205 = eq(buf_dualtag[3], UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_4206 = bits(buf_ldfwd, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
node _T_4207 = eq(buf_dualtag[3], UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_4208 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_4209 = mux(_T_4201, _T_4202, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4210 = mux(_T_4203, _T_4204, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4211 = mux(_T_4205, _T_4206, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4212 = mux(_T_4207, _T_4208, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4213 = or(_T_4209, _T_4210) @[Mux.scala 27:72]
node _T_4214 = or(_T_4213, _T_4211) @[Mux.scala 27:72]
node _T_4215 = or(_T_4214, _T_4212) @[Mux.scala 27:72]
wire _T_4216 : UInt<1> @[Mux.scala 27:72]
_T_4216 <= _T_4215 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
node _T_4217 = and(_T_4200, _T_4216) @[el2_lsu_bus_buffer.scala 521:101]
node _T_4218 = eq(buf_state[buf_dualtag[3]], UInt<3>("h04")) @[el2_lsu_bus_buffer.scala 521:167]
node _T_4219 = and(_T_4217, _T_4218) @[el2_lsu_bus_buffer.scala 521:138]
node _T_4220 = and(_T_4219, any_done_wait_state) @[el2_lsu_bus_buffer.scala 521:187]
node _T_4221 = or(_T_4195, _T_4220) @[el2_lsu_bus_buffer.scala 521:53]
node _T_4222 = mux(_T_4221, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 521:16]
node _T_4223 = mux(_T_4193, UInt<3>("h04"), _T_4222) @[el2_lsu_bus_buffer.scala 520:14]
node _T_4224 = mux(_T_4186, UInt<3>("h00"), _T_4223) @[el2_lsu_bus_buffer.scala 519:31]
buf_nxtstate[3] <= _T_4224 @[el2_lsu_bus_buffer.scala 519:25]
node _T_4225 = eq(bus_rsp_write_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 522:73]
node _T_4226 = and(bus_rsp_write, _T_4225) @[el2_lsu_bus_buffer.scala 522:52]
node _T_4227 = eq(bus_rsp_read_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 523:46]
node _T_4228 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 524:23]
node _T_4229 = eq(bus_rsp_read_tag, buf_ldfwdtag[3]) @[el2_lsu_bus_buffer.scala 524:47]
node _T_4230 = and(_T_4228, _T_4229) @[el2_lsu_bus_buffer.scala 524:27]
node _T_4231 = or(_T_4227, _T_4230) @[el2_lsu_bus_buffer.scala 523:77]
node _T_4232 = and(buf_dual[3], buf_dualhi[3]) @[el2_lsu_bus_buffer.scala 525:26]
node _T_4233 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 525:54]
node _T_4234 = not(_T_4233) @[el2_lsu_bus_buffer.scala 525:44]
node _T_4235 = and(_T_4232, _T_4234) @[el2_lsu_bus_buffer.scala 525:42]
node _T_4236 = and(_T_4235, buf_samedw[3]) @[el2_lsu_bus_buffer.scala 525:58]
node _T_4237 = eq(bus_rsp_read_tag, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 525:94]
node _T_4238 = and(_T_4236, _T_4237) @[el2_lsu_bus_buffer.scala 525:74]
node _T_4239 = or(_T_4231, _T_4238) @[el2_lsu_bus_buffer.scala 524:71]
node _T_4240 = and(bus_rsp_read, _T_4239) @[el2_lsu_bus_buffer.scala 523:25]
node _T_4241 = or(_T_4226, _T_4240) @[el2_lsu_bus_buffer.scala 522:105]
buf_resp_state_bus_en[3] <= _T_4241 @[el2_lsu_bus_buffer.scala 522:34]
buf_state_bus_en[3] <= buf_resp_state_bus_en[3] @[el2_lsu_bus_buffer.scala 526:29]
node _T_4242 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 527:49]
node _T_4243 = or(_T_4242, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 527:70]
buf_state_en[3] <= _T_4243 @[el2_lsu_bus_buffer.scala 527:25]
node _T_4244 = and(buf_state_bus_en[3], bus_rsp_read) @[el2_lsu_bus_buffer.scala 528:47]
node _T_4245 = and(_T_4244, io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 528:62]
buf_data_en[3] <= _T_4245 @[el2_lsu_bus_buffer.scala 528:24]
node _T_4246 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 529:48]
node _T_4247 = eq(bus_rsp_read_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 529:111]
node _T_4248 = and(bus_rsp_read_error, _T_4247) @[el2_lsu_bus_buffer.scala 529:91]
node _T_4249 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 530:42]
node _T_4250 = and(bus_rsp_read_error, _T_4249) @[el2_lsu_bus_buffer.scala 530:31]
node _T_4251 = eq(bus_rsp_read_tag, buf_ldfwdtag[3]) @[el2_lsu_bus_buffer.scala 530:66]
node _T_4252 = and(_T_4250, _T_4251) @[el2_lsu_bus_buffer.scala 530:46]
node _T_4253 = or(_T_4248, _T_4252) @[el2_lsu_bus_buffer.scala 529:143]
node _T_4254 = and(bus_rsp_write_error, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 531:32]
node _T_4255 = eq(bus_rsp_write_tag, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 531:74]
node _T_4256 = and(_T_4254, _T_4255) @[el2_lsu_bus_buffer.scala 531:53]
node _T_4257 = or(_T_4253, _T_4256) @[el2_lsu_bus_buffer.scala 530:88]
node _T_4258 = and(_T_4246, _T_4257) @[el2_lsu_bus_buffer.scala 529:68]
buf_error_en[3] <= _T_4258 @[el2_lsu_bus_buffer.scala 529:25]
node _T_4259 = eq(buf_error_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 532:50]
node _T_4260 = and(buf_state_en[3], _T_4259) @[el2_lsu_bus_buffer.scala 532:48]
node _T_4261 = bits(buf_addr[3], 2, 2) @[el2_lsu_bus_buffer.scala 532:84]
node _T_4262 = bits(bus_rsp_rdata, 63, 32) @[el2_lsu_bus_buffer.scala 532:102]
node _T_4263 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 532:125]
node _T_4264 = mux(_T_4261, _T_4262, _T_4263) @[el2_lsu_bus_buffer.scala 532:72]
node _T_4265 = bits(bus_rsp_rdata, 31, 0) @[el2_lsu_bus_buffer.scala 532:148]
node _T_4266 = mux(_T_4260, _T_4264, _T_4265) @[el2_lsu_bus_buffer.scala 532:30]
buf_data_in[3] <= _T_4266 @[el2_lsu_bus_buffer.scala 532:24]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_4267 = eq(UInt<3>("h04"), buf_state[3]) @[Conditional.scala 37:30]
when _T_4267 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_4268 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 535:60]
node _T_4269 = bits(buf_ldfwd, 3, 3) @[el2_lsu_bus_buffer.scala 535:86]
node _T_4270 = dshr(buf_ldfwd, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 535:101]
node _T_4271 = bits(_T_4270, 0, 0) @[el2_lsu_bus_buffer.scala 535:101]
node _T_4272 = or(_T_4269, _T_4271) @[el2_lsu_bus_buffer.scala 535:90]
node _T_4273 = or(_T_4272, any_done_wait_state) @[el2_lsu_bus_buffer.scala 535:118]
node _T_4274 = mux(_T_4273, UInt<3>("h05"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 535:75]
node _T_4275 = mux(_T_4268, UInt<3>("h00"), _T_4274) @[el2_lsu_bus_buffer.scala 535:31]
buf_nxtstate[3] <= _T_4275 @[el2_lsu_bus_buffer.scala 535:25]
node _T_4276 = eq(bus_rsp_read_tag, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 536:66]
node _T_4277 = dshr(buf_ldfwd, buf_dualtag[3]) @[el2_lsu_bus_buffer.scala 537:21]
node _T_4278 = bits(_T_4277, 0, 0) @[el2_lsu_bus_buffer.scala 537:21]
node _T_4279 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[3]]) @[el2_lsu_bus_buffer.scala 537:58]
node _T_4280 = and(_T_4278, _T_4279) @[el2_lsu_bus_buffer.scala 537:38]
node _T_4281 = or(_T_4276, _T_4280) @[el2_lsu_bus_buffer.scala 536:95]
node _T_4282 = and(bus_rsp_read, _T_4281) @[el2_lsu_bus_buffer.scala 536:45]
buf_state_bus_en[3] <= _T_4282 @[el2_lsu_bus_buffer.scala 536:29]
node _T_4283 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[el2_lsu_bus_buffer.scala 538:49]
node _T_4284 = or(_T_4283, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 538:70]
buf_state_en[3] <= _T_4284 @[el2_lsu_bus_buffer.scala 538:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_4285 = eq(UInt<3>("h05"), buf_state[3]) @[Conditional.scala 37:30]
when _T_4285 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_4286 = bits(io.dec_tlu_force_halt, 0, 0) @[el2_lsu_bus_buffer.scala 541:60]
node _T_4287 = mux(_T_4286, UInt<3>("h00"), UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 541:31]
buf_nxtstate[3] <= _T_4287 @[el2_lsu_bus_buffer.scala 541:25]
node _T_4288 = eq(RspPtr, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 542:37]
node _T_4289 = eq(buf_dualtag[3], RspPtr) @[el2_lsu_bus_buffer.scala 542:98]
node _T_4290 = and(buf_dual[3], _T_4289) @[el2_lsu_bus_buffer.scala 542:80]
node _T_4291 = or(_T_4288, _T_4290) @[el2_lsu_bus_buffer.scala 542:65]
node _T_4292 = or(_T_4291, io.dec_tlu_force_halt) @[el2_lsu_bus_buffer.scala 542:112]
buf_state_en[3] <= _T_4292 @[el2_lsu_bus_buffer.scala 542:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
else : @[Conditional.scala 39:67]
2020-11-08 17:19:41 +08:00
node _T_4293 = eq(UInt<3>("h06"), buf_state[3]) @[Conditional.scala 37:30]
when _T_4293 : @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
buf_nxtstate[3] <= UInt<3>("h00") @[el2_lsu_bus_buffer.scala 545:25]
buf_rst[3] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 546:20]
buf_state_en[3] <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 547:25]
buf_ldfwd_in[3] <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 548:25]
buf_ldfwd_en[3] <= buf_state_en[3] @[el2_lsu_bus_buffer.scala 549:25]
2020-11-06 21:58:23 +08:00
skip @[Conditional.scala 39:67]
2020-11-08 17:42:22 +08:00
node _T_4294 = bits(buf_state_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 552:108]
2020-11-08 17:19:41 +08:00
reg _T_4295 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-08 15:43:40 +08:00
when _T_4294 : @[Reg.scala 28:19]
2020-11-08 17:19:41 +08:00
_T_4295 <= buf_nxtstate[3] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_state[3] <= _T_4295 @[el2_lsu_bus_buffer.scala 552:18]
reg _T_4296 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 553:60]
_T_4296 <= buf_age_in_3 @[el2_lsu_bus_buffer.scala 553:60]
buf_ageQ[3] <= _T_4296 @[el2_lsu_bus_buffer.scala 553:17]
reg _T_4297 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 554:63]
_T_4297 <= buf_rspage_in[3] @[el2_lsu_bus_buffer.scala 554:63]
buf_rspageQ[3] <= _T_4297 @[el2_lsu_bus_buffer.scala 554:20]
node _T_4298 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 555:109]
2020-11-08 17:19:41 +08:00
reg _T_4299 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-08 16:40:12 +08:00
when _T_4298 : @[Reg.scala 28:19]
2020-11-08 17:19:41 +08:00
_T_4299 <= buf_dualtag_in[3] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_dualtag[3] <= _T_4299 @[el2_lsu_bus_buffer.scala 555:20]
node _T_4300 = bits(buf_dual_in, 3, 3) @[el2_lsu_bus_buffer.scala 556:74]
node _T_4301 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 556:107]
2020-11-08 17:19:41 +08:00
reg _T_4302 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4301 : @[Reg.scala 28:19]
_T_4302 <= _T_4300 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_dual[3] <= _T_4302 @[el2_lsu_bus_buffer.scala 556:17]
node _T_4303 = bits(buf_samedw_in, 3, 3) @[el2_lsu_bus_buffer.scala 557:78]
node _T_4304 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 557:111]
2020-11-08 17:19:41 +08:00
reg _T_4305 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4304 : @[Reg.scala 28:19]
_T_4305 <= _T_4303 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_samedw[3] <= _T_4305 @[el2_lsu_bus_buffer.scala 557:19]
node _T_4306 = bits(buf_nomerge_in, 3, 3) @[el2_lsu_bus_buffer.scala 558:80]
node _T_4307 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 558:113]
2020-11-08 17:19:41 +08:00
reg _T_4308 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-08 16:40:12 +08:00
when _T_4307 : @[Reg.scala 28:19]
2020-11-08 17:19:41 +08:00
_T_4308 <= _T_4306 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_nomerge[3] <= _T_4308 @[el2_lsu_bus_buffer.scala 558:20]
node _T_4309 = bits(buf_dualhi_in, 3, 3) @[el2_lsu_bus_buffer.scala 559:78]
node _T_4310 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 559:111]
2020-11-08 17:19:41 +08:00
reg _T_4311 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4310 : @[Reg.scala 28:19]
_T_4311 <= _T_4309 @[Reg.scala 28:23]
2020-11-08 16:40:12 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_dualhi[3] <= _T_4311 @[el2_lsu_bus_buffer.scala 559:19]
node _T_4312 = bits(buf_ldfwd_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 562:133]
2020-11-08 17:19:41 +08:00
reg _T_4313 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4312 : @[Reg.scala 28:19]
_T_4313 <= buf_ldfwd_in[0] @[Reg.scala 28:23]
2020-11-08 16:40:12 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4314 = bits(buf_ldfwd_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 562:133]
2020-11-08 17:19:41 +08:00
reg _T_4315 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4314 : @[Reg.scala 28:19]
_T_4315 <= buf_ldfwd_in[1] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4316 = bits(buf_ldfwd_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 562:133]
2020-11-08 16:40:12 +08:00
reg _T_4317 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4316 : @[Reg.scala 28:19]
2020-11-08 17:19:41 +08:00
_T_4317 <= buf_ldfwd_in[2] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4318 = bits(buf_ldfwd_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 562:133]
2020-11-08 17:19:41 +08:00
reg _T_4319 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4318 : @[Reg.scala 28:19]
_T_4319 <= buf_ldfwd_in[3] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:19:41 +08:00
node _T_4320 = cat(_T_4319, _T_4317) @[Cat.scala 29:58]
node _T_4321 = cat(_T_4320, _T_4315) @[Cat.scala 29:58]
node _T_4322 = cat(_T_4321, _T_4313) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
buf_ldfwd <= _T_4322 @[el2_lsu_bus_buffer.scala 562:15]
node _T_4323 = bits(buf_ldfwd_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 563:134]
2020-11-08 17:19:41 +08:00
reg _T_4324 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4323 : @[Reg.scala 28:19]
_T_4324 <= buf_ldfwdtag_in[0] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4325 = bits(buf_ldfwd_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 563:134]
2020-11-08 17:19:41 +08:00
reg _T_4326 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-08 16:40:12 +08:00
when _T_4325 : @[Reg.scala 28:19]
2020-11-08 17:19:41 +08:00
_T_4326 <= buf_ldfwdtag_in[1] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4327 = bits(buf_ldfwd_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 563:134]
2020-11-08 17:19:41 +08:00
reg _T_4328 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4327 : @[Reg.scala 28:19]
_T_4328 <= buf_ldfwdtag_in[2] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4329 = bits(buf_ldfwd_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 563:134]
2020-11-08 17:19:41 +08:00
reg _T_4330 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4329 : @[Reg.scala 28:19]
_T_4330 <= buf_ldfwdtag_in[3] @[Reg.scala 28:23]
2020-11-07 04:03:13 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_ldfwdtag[0] <= _T_4324 @[el2_lsu_bus_buffer.scala 563:18]
buf_ldfwdtag[1] <= _T_4326 @[el2_lsu_bus_buffer.scala 563:18]
buf_ldfwdtag[2] <= _T_4328 @[el2_lsu_bus_buffer.scala 563:18]
buf_ldfwdtag[3] <= _T_4330 @[el2_lsu_bus_buffer.scala 563:18]
node _T_4331 = bits(buf_sideeffect_in, 0, 0) @[el2_lsu_bus_buffer.scala 564:107]
node _T_4332 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 564:140]
2020-11-08 17:19:41 +08:00
reg _T_4333 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4332 : @[Reg.scala 28:19]
_T_4333 <= _T_4331 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4334 = bits(buf_sideeffect_in, 1, 1) @[el2_lsu_bus_buffer.scala 564:107]
node _T_4335 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 564:140]
2020-11-08 17:19:41 +08:00
reg _T_4336 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4335 : @[Reg.scala 28:19]
_T_4336 <= _T_4334 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4337 = bits(buf_sideeffect_in, 2, 2) @[el2_lsu_bus_buffer.scala 564:107]
node _T_4338 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 564:140]
2020-11-08 17:19:41 +08:00
reg _T_4339 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4338 : @[Reg.scala 28:19]
_T_4339 <= _T_4337 @[Reg.scala 28:23]
2020-11-07 21:08:25 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4340 = bits(buf_sideeffect_in, 3, 3) @[el2_lsu_bus_buffer.scala 564:107]
node _T_4341 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 564:140]
2020-11-08 17:19:41 +08:00
reg _T_4342 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4341 : @[Reg.scala 28:19]
_T_4342 <= _T_4340 @[Reg.scala 28:23]
2020-11-07 21:15:04 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:19:41 +08:00
node _T_4343 = cat(_T_4342, _T_4339) @[Cat.scala 29:58]
node _T_4344 = cat(_T_4343, _T_4336) @[Cat.scala 29:58]
node _T_4345 = cat(_T_4344, _T_4333) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
buf_sideeffect <= _T_4345 @[el2_lsu_bus_buffer.scala 564:20]
node _T_4346 = bits(buf_unsign_in, 0, 0) @[el2_lsu_bus_buffer.scala 565:99]
node _T_4347 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 565:132]
2020-11-08 17:19:41 +08:00
reg _T_4348 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4347 : @[Reg.scala 28:19]
_T_4348 <= _T_4346 @[Reg.scala 28:23]
2020-11-08 16:40:12 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4349 = bits(buf_unsign_in, 1, 1) @[el2_lsu_bus_buffer.scala 565:99]
node _T_4350 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 565:132]
2020-11-08 17:19:41 +08:00
reg _T_4351 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4350 : @[Reg.scala 28:19]
_T_4351 <= _T_4349 @[Reg.scala 28:23]
2020-11-08 16:40:12 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4352 = bits(buf_unsign_in, 2, 2) @[el2_lsu_bus_buffer.scala 565:99]
node _T_4353 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 565:132]
2020-11-08 17:19:41 +08:00
reg _T_4354 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4353 : @[Reg.scala 28:19]
_T_4354 <= _T_4352 @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4355 = bits(buf_unsign_in, 3, 3) @[el2_lsu_bus_buffer.scala 565:99]
node _T_4356 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 565:132]
2020-11-08 17:19:41 +08:00
reg _T_4357 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4356 : @[Reg.scala 28:19]
_T_4357 <= _T_4355 @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
node _T_4358 = cat(_T_4357, _T_4354) @[Cat.scala 29:58]
node _T_4359 = cat(_T_4358, _T_4351) @[Cat.scala 29:58]
node _T_4360 = cat(_T_4359, _T_4348) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
buf_unsign <= _T_4360 @[el2_lsu_bus_buffer.scala 565:16]
node _T_4361 = bits(buf_write_in, 0, 0) @[el2_lsu_bus_buffer.scala 566:97]
node _T_4362 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 566:130]
2020-11-08 17:19:41 +08:00
reg _T_4363 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
2020-11-08 16:40:12 +08:00
when _T_4362 : @[Reg.scala 28:19]
2020-11-08 17:19:41 +08:00
_T_4363 <= _T_4361 @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4364 = bits(buf_write_in, 1, 1) @[el2_lsu_bus_buffer.scala 566:97]
node _T_4365 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 566:130]
2020-11-08 17:19:41 +08:00
reg _T_4366 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4365 : @[Reg.scala 28:19]
_T_4366 <= _T_4364 @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4367 = bits(buf_write_in, 2, 2) @[el2_lsu_bus_buffer.scala 566:97]
node _T_4368 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 566:130]
2020-11-08 17:19:41 +08:00
reg _T_4369 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4368 : @[Reg.scala 28:19]
_T_4369 <= _T_4367 @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4370 = bits(buf_write_in, 3, 3) @[el2_lsu_bus_buffer.scala 566:97]
node _T_4371 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 566:130]
2020-11-08 17:19:41 +08:00
reg _T_4372 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4371 : @[Reg.scala 28:19]
_T_4372 <= _T_4370 @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
node _T_4373 = cat(_T_4372, _T_4369) @[Cat.scala 29:58]
node _T_4374 = cat(_T_4373, _T_4366) @[Cat.scala 29:58]
node _T_4375 = cat(_T_4374, _T_4363) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
buf_write <= _T_4375 @[el2_lsu_bus_buffer.scala 566:15]
node _T_4376 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 567:119]
2020-11-08 17:19:41 +08:00
reg _T_4377 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4376 : @[Reg.scala 28:19]
_T_4377 <= buf_sz_in[0] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4378 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 567:119]
2020-11-08 17:19:41 +08:00
reg _T_4379 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4378 : @[Reg.scala 28:19]
_T_4379 <= buf_sz_in[1] @[Reg.scala 28:23]
2020-11-07 20:07:56 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4380 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 567:119]
2020-11-08 17:19:41 +08:00
reg _T_4381 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4380 : @[Reg.scala 28:19]
_T_4381 <= buf_sz_in[2] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4382 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 567:119]
2020-11-08 17:19:41 +08:00
reg _T_4383 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4382 : @[Reg.scala 28:19]
_T_4383 <= buf_sz_in[3] @[Reg.scala 28:23]
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_sz[0] <= _T_4377 @[el2_lsu_bus_buffer.scala 567:12]
buf_sz[1] <= _T_4379 @[el2_lsu_bus_buffer.scala 567:12]
buf_sz[2] <= _T_4381 @[el2_lsu_bus_buffer.scala 567:12]
buf_sz[3] <= _T_4383 @[el2_lsu_bus_buffer.scala 567:12]
node _T_4384 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 568:82]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_4 of rvclkhdr_4 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_4.clock <= clock
rvclkhdr_4.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_4.io.clk <= clock @[el2_lib.scala 487:18]
2020-11-08 17:19:41 +08:00
rvclkhdr_4.io.en <= _T_4384 @[el2_lib.scala 488:17]
2020-11-07 20:07:56 +08:00
rvclkhdr_4.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-08 17:19:41 +08:00
reg _T_4385 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4385 <= buf_addr_in[0] @[el2_lib.scala 491:16]
2020-11-08 17:42:22 +08:00
node _T_4386 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 568:82]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_5 of rvclkhdr_5 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_5.clock <= clock
rvclkhdr_5.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_5.io.clk <= clock @[el2_lib.scala 487:18]
2020-11-08 17:19:41 +08:00
rvclkhdr_5.io.en <= _T_4386 @[el2_lib.scala 488:17]
2020-11-07 20:07:56 +08:00
rvclkhdr_5.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-08 17:19:41 +08:00
reg _T_4387 : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4387 <= buf_addr_in[1] @[el2_lib.scala 491:16]
2020-11-08 17:42:22 +08:00
node _T_4388 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 568:82]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_6 of rvclkhdr_6 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_6.clock <= clock
rvclkhdr_6.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_6.io.clk <= clock @[el2_lib.scala 487:18]
2020-11-08 17:19:41 +08:00
rvclkhdr_6.io.en <= _T_4388 @[el2_lib.scala 488:17]
2020-11-07 20:07:56 +08:00
rvclkhdr_6.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-08 17:19:41 +08:00
reg _T_4389 : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4389 <= buf_addr_in[2] @[el2_lib.scala 491:16]
2020-11-08 17:42:22 +08:00
node _T_4390 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 568:82]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_7 of rvclkhdr_7 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_7.clock <= clock
rvclkhdr_7.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_7.io.clk <= clock @[el2_lib.scala 487:18]
2020-11-08 17:19:41 +08:00
rvclkhdr_7.io.en <= _T_4390 @[el2_lib.scala 488:17]
2020-11-07 20:07:56 +08:00
rvclkhdr_7.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-08 17:19:41 +08:00
reg _T_4391 : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4391 <= buf_addr_in[3] @[el2_lib.scala 491:16]
2020-11-08 17:42:22 +08:00
buf_addr[0] <= _T_4385 @[el2_lsu_bus_buffer.scala 568:14]
buf_addr[1] <= _T_4387 @[el2_lsu_bus_buffer.scala 568:14]
buf_addr[2] <= _T_4389 @[el2_lsu_bus_buffer.scala 568:14]
buf_addr[3] <= _T_4391 @[el2_lsu_bus_buffer.scala 568:14]
node _T_4392 = bits(buf_wr_en[0], 0, 0) @[el2_lsu_bus_buffer.scala 569:127]
2020-11-08 17:19:41 +08:00
reg _T_4393 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4392 : @[Reg.scala 28:19]
_T_4393 <= buf_byteen_in[0] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4394 = bits(buf_wr_en[1], 0, 0) @[el2_lsu_bus_buffer.scala 569:127]
2020-11-08 17:19:41 +08:00
reg _T_4395 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4394 : @[Reg.scala 28:19]
_T_4395 <= buf_byteen_in[1] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4396 = bits(buf_wr_en[2], 0, 0) @[el2_lsu_bus_buffer.scala 569:127]
2020-11-08 17:19:41 +08:00
reg _T_4397 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4396 : @[Reg.scala 28:19]
_T_4397 <= buf_byteen_in[2] @[Reg.scala 28:23]
2020-11-07 20:07:56 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
node _T_4398 = bits(buf_wr_en[3], 0, 0) @[el2_lsu_bus_buffer.scala 569:127]
2020-11-08 17:19:41 +08:00
reg _T_4399 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20]
when _T_4398 : @[Reg.scala 28:19]
_T_4399 <= buf_byteen_in[3] @[Reg.scala 28:23]
2020-11-06 21:58:23 +08:00
skip @[Reg.scala 28:19]
2020-11-08 17:42:22 +08:00
buf_byteen[0] <= _T_4393 @[el2_lsu_bus_buffer.scala 569:16]
buf_byteen[1] <= _T_4395 @[el2_lsu_bus_buffer.scala 569:16]
buf_byteen[2] <= _T_4397 @[el2_lsu_bus_buffer.scala 569:16]
buf_byteen[3] <= _T_4399 @[el2_lsu_bus_buffer.scala 569:16]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_8 of rvclkhdr_8 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_8.clock <= clock
rvclkhdr_8.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_8.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_8.io.en <= buf_data_en[0] @[el2_lib.scala 488:17]
rvclkhdr_8.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-08 17:19:41 +08:00
reg _T_4400 : UInt, rvclkhdr_8.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4400 <= buf_data_in[0] @[el2_lib.scala 491:16]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_9 of rvclkhdr_9 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_9.clock <= clock
rvclkhdr_9.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_9.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_9.io.en <= buf_data_en[1] @[el2_lib.scala 488:17]
rvclkhdr_9.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-08 17:19:41 +08:00
reg _T_4401 : UInt, rvclkhdr_9.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4401 <= buf_data_in[1] @[el2_lib.scala 491:16]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_10 of rvclkhdr_10 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_10.clock <= clock
rvclkhdr_10.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_10.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_10.io.en <= buf_data_en[2] @[el2_lib.scala 488:17]
rvclkhdr_10.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-08 17:19:41 +08:00
reg _T_4402 : UInt, rvclkhdr_10.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4402 <= buf_data_in[2] @[el2_lib.scala 491:16]
2020-11-07 20:07:56 +08:00
inst rvclkhdr_11 of rvclkhdr_11 @[el2_lib.scala 485:23]
2020-11-06 21:58:23 +08:00
rvclkhdr_11.clock <= clock
rvclkhdr_11.reset <= reset
2020-11-07 20:07:56 +08:00
rvclkhdr_11.io.clk <= clock @[el2_lib.scala 487:18]
rvclkhdr_11.io.en <= buf_data_en[3] @[el2_lib.scala 488:17]
rvclkhdr_11.io.scan_mode <= io.scan_mode @[el2_lib.scala 489:24]
2020-11-08 17:19:41 +08:00
reg _T_4403 : UInt, rvclkhdr_11.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lib.scala 491:16]
_T_4403 <= buf_data_in[3] @[el2_lib.scala 491:16]
2020-11-08 17:42:22 +08:00
buf_data[0] <= _T_4400 @[el2_lsu_bus_buffer.scala 570:14]
buf_data[1] <= _T_4401 @[el2_lsu_bus_buffer.scala 570:14]
buf_data[2] <= _T_4402 @[el2_lsu_bus_buffer.scala 570:14]
buf_data[3] <= _T_4403 @[el2_lsu_bus_buffer.scala 570:14]
node _T_4404 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 571:121]
node _T_4405 = mux(buf_error_en[0], UInt<1>("h01"), _T_4404) @[el2_lsu_bus_buffer.scala 571:86]
node _T_4406 = eq(buf_rst[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 571:128]
node _T_4407 = and(_T_4405, _T_4406) @[el2_lsu_bus_buffer.scala 571:126]
reg _T_4408 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 571:82]
_T_4408 <= _T_4407 @[el2_lsu_bus_buffer.scala 571:82]
node _T_4409 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 571:121]
node _T_4410 = mux(buf_error_en[1], UInt<1>("h01"), _T_4409) @[el2_lsu_bus_buffer.scala 571:86]
node _T_4411 = eq(buf_rst[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 571:128]
node _T_4412 = and(_T_4410, _T_4411) @[el2_lsu_bus_buffer.scala 571:126]
reg _T_4413 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 571:82]
_T_4413 <= _T_4412 @[el2_lsu_bus_buffer.scala 571:82]
node _T_4414 = bits(buf_error, 2, 2) @[el2_lsu_bus_buffer.scala 571:121]
node _T_4415 = mux(buf_error_en[2], UInt<1>("h01"), _T_4414) @[el2_lsu_bus_buffer.scala 571:86]
node _T_4416 = eq(buf_rst[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 571:128]
node _T_4417 = and(_T_4415, _T_4416) @[el2_lsu_bus_buffer.scala 571:126]
reg _T_4418 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 571:82]
_T_4418 <= _T_4417 @[el2_lsu_bus_buffer.scala 571:82]
node _T_4419 = bits(buf_error, 3, 3) @[el2_lsu_bus_buffer.scala 571:121]
node _T_4420 = mux(buf_error_en[3], UInt<1>("h01"), _T_4419) @[el2_lsu_bus_buffer.scala 571:86]
node _T_4421 = eq(buf_rst[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 571:128]
node _T_4422 = and(_T_4420, _T_4421) @[el2_lsu_bus_buffer.scala 571:126]
reg _T_4423 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 571:82]
_T_4423 <= _T_4422 @[el2_lsu_bus_buffer.scala 571:82]
2020-11-08 17:19:41 +08:00
node _T_4424 = cat(_T_4423, _T_4418) @[Cat.scala 29:58]
node _T_4425 = cat(_T_4424, _T_4413) @[Cat.scala 29:58]
node _T_4426 = cat(_T_4425, _T_4408) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
buf_error <= _T_4426 @[el2_lsu_bus_buffer.scala 571:15]
2020-11-08 17:19:41 +08:00
node _T_4427 = cat(buf_data_en[3], buf_data_en[2]) @[Cat.scala 29:58]
node _T_4428 = cat(_T_4427, buf_data_en[1]) @[Cat.scala 29:58]
node _T_4429 = cat(_T_4428, buf_data_en[0]) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
io.data_en <= _T_4429 @[el2_lsu_bus_buffer.scala 572:14]
node _T_4430 = neq(buf_state[0], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 574:60]
node _T_4431 = neq(buf_state[1], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 574:60]
node _T_4432 = neq(buf_state[2], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 574:60]
node _T_4433 = neq(buf_state[3], UInt<3>("h00")) @[el2_lsu_bus_buffer.scala 574:60]
node _T_4434 = add(_T_4433, _T_4432) @[el2_lsu_bus_buffer.scala 574:96]
node _T_4435 = add(_T_4434, _T_4431) @[el2_lsu_bus_buffer.scala 574:96]
node buf_numvld_any = add(_T_4435, _T_4430) @[el2_lsu_bus_buffer.scala 574:96]
node _T_4436 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 575:60]
node _T_4437 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 575:79]
node _T_4438 = and(_T_4436, _T_4437) @[el2_lsu_bus_buffer.scala 575:64]
node _T_4439 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 575:91]
node _T_4440 = and(_T_4438, _T_4439) @[el2_lsu_bus_buffer.scala 575:89]
node _T_4441 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 575:60]
node _T_4442 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 575:79]
node _T_4443 = and(_T_4441, _T_4442) @[el2_lsu_bus_buffer.scala 575:64]
node _T_4444 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 575:91]
node _T_4445 = and(_T_4443, _T_4444) @[el2_lsu_bus_buffer.scala 575:89]
node _T_4446 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 575:60]
node _T_4447 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 575:79]
node _T_4448 = and(_T_4446, _T_4447) @[el2_lsu_bus_buffer.scala 575:64]
node _T_4449 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 575:91]
node _T_4450 = and(_T_4448, _T_4449) @[el2_lsu_bus_buffer.scala 575:89]
node _T_4451 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 575:60]
node _T_4452 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 575:79]
node _T_4453 = and(_T_4451, _T_4452) @[el2_lsu_bus_buffer.scala 575:64]
node _T_4454 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 575:91]
node _T_4455 = and(_T_4453, _T_4454) @[el2_lsu_bus_buffer.scala 575:89]
node _T_4456 = add(_T_4455, _T_4450) @[el2_lsu_bus_buffer.scala 575:142]
node _T_4457 = add(_T_4456, _T_4445) @[el2_lsu_bus_buffer.scala 575:142]
node _T_4458 = add(_T_4457, _T_4440) @[el2_lsu_bus_buffer.scala 575:142]
buf_numvld_wrcmd_any <= _T_4458 @[el2_lsu_bus_buffer.scala 575:24]
node _T_4459 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 576:63]
node _T_4460 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 576:75]
node _T_4461 = and(_T_4459, _T_4460) @[el2_lsu_bus_buffer.scala 576:73]
node _T_4462 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 576:63]
node _T_4463 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 576:75]
node _T_4464 = and(_T_4462, _T_4463) @[el2_lsu_bus_buffer.scala 576:73]
node _T_4465 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 576:63]
node _T_4466 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 576:75]
node _T_4467 = and(_T_4465, _T_4466) @[el2_lsu_bus_buffer.scala 576:73]
node _T_4468 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 576:63]
node _T_4469 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 576:75]
node _T_4470 = and(_T_4468, _T_4469) @[el2_lsu_bus_buffer.scala 576:73]
node _T_4471 = add(_T_4470, _T_4467) @[el2_lsu_bus_buffer.scala 576:126]
node _T_4472 = add(_T_4471, _T_4464) @[el2_lsu_bus_buffer.scala 576:126]
node _T_4473 = add(_T_4472, _T_4461) @[el2_lsu_bus_buffer.scala 576:126]
buf_numvld_cmd_any <= _T_4473 @[el2_lsu_bus_buffer.scala 576:22]
node _T_4474 = eq(buf_state[0], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 577:63]
node _T_4475 = eq(buf_state[0], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 577:90]
node _T_4476 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 577:102]
node _T_4477 = and(_T_4475, _T_4476) @[el2_lsu_bus_buffer.scala 577:100]
node _T_4478 = or(_T_4474, _T_4477) @[el2_lsu_bus_buffer.scala 577:74]
node _T_4479 = eq(buf_state[1], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 577:63]
node _T_4480 = eq(buf_state[1], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 577:90]
node _T_4481 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 577:102]
node _T_4482 = and(_T_4480, _T_4481) @[el2_lsu_bus_buffer.scala 577:100]
node _T_4483 = or(_T_4479, _T_4482) @[el2_lsu_bus_buffer.scala 577:74]
node _T_4484 = eq(buf_state[2], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 577:63]
node _T_4485 = eq(buf_state[2], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 577:90]
node _T_4486 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 577:102]
node _T_4487 = and(_T_4485, _T_4486) @[el2_lsu_bus_buffer.scala 577:100]
node _T_4488 = or(_T_4484, _T_4487) @[el2_lsu_bus_buffer.scala 577:74]
node _T_4489 = eq(buf_state[3], UInt<3>("h01")) @[el2_lsu_bus_buffer.scala 577:63]
node _T_4490 = eq(buf_state[3], UInt<3>("h02")) @[el2_lsu_bus_buffer.scala 577:90]
node _T_4491 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 577:102]
node _T_4492 = and(_T_4490, _T_4491) @[el2_lsu_bus_buffer.scala 577:100]
node _T_4493 = or(_T_4489, _T_4492) @[el2_lsu_bus_buffer.scala 577:74]
node _T_4494 = add(_T_4493, _T_4488) @[el2_lsu_bus_buffer.scala 577:154]
node _T_4495 = add(_T_4494, _T_4483) @[el2_lsu_bus_buffer.scala 577:154]
node _T_4496 = add(_T_4495, _T_4478) @[el2_lsu_bus_buffer.scala 577:154]
buf_numvld_pend_any <= _T_4496 @[el2_lsu_bus_buffer.scala 577:23]
node _T_4497 = eq(buf_state[0], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 578:61]
node _T_4498 = eq(buf_state[1], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 578:61]
node _T_4499 = eq(buf_state[2], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 578:61]
node _T_4500 = eq(buf_state[3], UInt<3>("h05")) @[el2_lsu_bus_buffer.scala 578:61]
node _T_4501 = or(_T_4500, _T_4499) @[el2_lsu_bus_buffer.scala 578:93]
node _T_4502 = or(_T_4501, _T_4498) @[el2_lsu_bus_buffer.scala 578:93]
node _T_4503 = or(_T_4502, _T_4497) @[el2_lsu_bus_buffer.scala 578:93]
any_done_wait_state <= _T_4503 @[el2_lsu_bus_buffer.scala 578:23]
node _T_4504 = orr(buf_numvld_pend_any) @[el2_lsu_bus_buffer.scala 579:53]
io.lsu_bus_buffer_pend_any <= _T_4504 @[el2_lsu_bus_buffer.scala 579:30]
node _T_4505 = and(io.ldst_dual_d, io.dec_lsu_valid_raw_d) @[el2_lsu_bus_buffer.scala 580:52]
node _T_4506 = geq(buf_numvld_any, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 580:92]
node _T_4507 = eq(buf_numvld_any, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 580:119]
node _T_4508 = mux(_T_4505, _T_4506, _T_4507) @[el2_lsu_bus_buffer.scala 580:36]
io.lsu_bus_buffer_full_any <= _T_4508 @[el2_lsu_bus_buffer.scala 580:30]
node _T_4509 = orr(buf_state[0]) @[el2_lsu_bus_buffer.scala 581:52]
node _T_4510 = orr(buf_state[1]) @[el2_lsu_bus_buffer.scala 581:52]
node _T_4511 = orr(buf_state[2]) @[el2_lsu_bus_buffer.scala 581:52]
node _T_4512 = orr(buf_state[3]) @[el2_lsu_bus_buffer.scala 581:52]
node _T_4513 = or(_T_4509, _T_4510) @[el2_lsu_bus_buffer.scala 581:65]
node _T_4514 = or(_T_4513, _T_4511) @[el2_lsu_bus_buffer.scala 581:65]
node _T_4515 = or(_T_4514, _T_4512) @[el2_lsu_bus_buffer.scala 581:65]
node _T_4516 = eq(_T_4515, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 581:34]
node _T_4517 = eq(ibuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 581:72]
node _T_4518 = and(_T_4516, _T_4517) @[el2_lsu_bus_buffer.scala 581:70]
node _T_4519 = eq(obuf_valid, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 581:86]
node _T_4520 = and(_T_4518, _T_4519) @[el2_lsu_bus_buffer.scala 581:84]
io.lsu_bus_buffer_empty_any <= _T_4520 @[el2_lsu_bus_buffer.scala 581:31]
node _T_4521 = and(io.lsu_busreq_m, io.lsu_pkt_m.valid) @[el2_lsu_bus_buffer.scala 583:51]
node _T_4522 = and(_T_4521, io.lsu_pkt_m.load) @[el2_lsu_bus_buffer.scala 583:72]
node _T_4523 = eq(io.flush_m_up, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 583:94]
node _T_4524 = and(_T_4522, _T_4523) @[el2_lsu_bus_buffer.scala 583:92]
node _T_4525 = eq(io.ld_full_hit_m, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 583:111]
node _T_4526 = and(_T_4524, _T_4525) @[el2_lsu_bus_buffer.scala 583:109]
io.lsu_nonblock_load_valid_m <= _T_4526 @[el2_lsu_bus_buffer.scala 583:32]
io.lsu_nonblock_load_tag_m <= WrPtr0_m @[el2_lsu_bus_buffer.scala 584:30]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_load_valid_r : UInt<1>
lsu_nonblock_load_valid_r <= UInt<1>("h00")
2020-11-08 17:42:22 +08:00
node _T_4527 = eq(io.lsu_commit_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 586:61]
node _T_4528 = and(lsu_nonblock_load_valid_r, _T_4527) @[el2_lsu_bus_buffer.scala 586:59]
io.lsu_nonblock_load_inv_r <= _T_4528 @[el2_lsu_bus_buffer.scala 586:30]
io.lsu_nonblock_load_inv_tag_r <= WrPtr0_r @[el2_lsu_bus_buffer.scala 587:34]
node _T_4529 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 588:80]
node _T_4530 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 588:127]
node _T_4531 = and(UInt<1>("h01"), _T_4530) @[el2_lsu_bus_buffer.scala 588:116]
node _T_4532 = eq(_T_4531, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 588:95]
node _T_4533 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 588:80]
node _T_4534 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 588:127]
node _T_4535 = and(UInt<1>("h01"), _T_4534) @[el2_lsu_bus_buffer.scala 588:116]
node _T_4536 = eq(_T_4535, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 588:95]
node _T_4537 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 588:80]
node _T_4538 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 588:127]
node _T_4539 = and(UInt<1>("h01"), _T_4538) @[el2_lsu_bus_buffer.scala 588:116]
node _T_4540 = eq(_T_4539, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 588:95]
node _T_4541 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 588:80]
node _T_4542 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 588:127]
node _T_4543 = and(UInt<1>("h01"), _T_4542) @[el2_lsu_bus_buffer.scala 588:116]
node _T_4544 = eq(_T_4543, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 588:95]
2020-11-08 17:19:41 +08:00
node _T_4545 = mux(_T_4529, _T_4532, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4546 = mux(_T_4533, _T_4536, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4547 = mux(_T_4537, _T_4540, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4548 = mux(_T_4541, _T_4544, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4549 = or(_T_4545, _T_4546) @[Mux.scala 27:72]
node _T_4550 = or(_T_4549, _T_4547) @[Mux.scala 27:72]
node _T_4551 = or(_T_4550, _T_4548) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_load_data_ready : UInt<1> @[Mux.scala 27:72]
2020-11-08 17:19:41 +08:00
lsu_nonblock_load_data_ready <= _T_4551 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
node _T_4552 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 589:80]
node _T_4553 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 589:104]
node _T_4554 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 589:120]
node _T_4555 = eq(_T_4554, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:110]
node _T_4556 = and(_T_4553, _T_4555) @[el2_lsu_bus_buffer.scala 589:108]
node _T_4557 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 589:80]
node _T_4558 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 589:104]
node _T_4559 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 589:120]
node _T_4560 = eq(_T_4559, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:110]
node _T_4561 = and(_T_4558, _T_4560) @[el2_lsu_bus_buffer.scala 589:108]
node _T_4562 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 589:80]
node _T_4563 = bits(buf_error, 2, 2) @[el2_lsu_bus_buffer.scala 589:104]
node _T_4564 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 589:120]
node _T_4565 = eq(_T_4564, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:110]
node _T_4566 = and(_T_4563, _T_4565) @[el2_lsu_bus_buffer.scala 589:108]
node _T_4567 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 589:80]
node _T_4568 = bits(buf_error, 3, 3) @[el2_lsu_bus_buffer.scala 589:104]
node _T_4569 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 589:120]
node _T_4570 = eq(_T_4569, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 589:110]
node _T_4571 = and(_T_4568, _T_4570) @[el2_lsu_bus_buffer.scala 589:108]
2020-11-08 17:19:41 +08:00
node _T_4572 = mux(_T_4552, _T_4556, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4573 = mux(_T_4557, _T_4561, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4574 = mux(_T_4562, _T_4566, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4575 = mux(_T_4567, _T_4571, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4576 = or(_T_4572, _T_4573) @[Mux.scala 27:72]
node _T_4577 = or(_T_4576, _T_4574) @[Mux.scala 27:72]
node _T_4578 = or(_T_4577, _T_4575) @[Mux.scala 27:72]
wire _T_4579 : UInt<1> @[Mux.scala 27:72]
_T_4579 <= _T_4578 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
io.lsu_nonblock_load_data_error <= _T_4579 @[el2_lsu_bus_buffer.scala 589:35]
node _T_4580 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 590:79]
node _T_4581 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 590:102]
node _T_4582 = eq(_T_4581, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:92]
node _T_4583 = and(_T_4580, _T_4582) @[el2_lsu_bus_buffer.scala 590:90]
node _T_4584 = eq(buf_dual[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:109]
node _T_4585 = eq(buf_dualhi[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:124]
node _T_4586 = or(_T_4584, _T_4585) @[el2_lsu_bus_buffer.scala 590:122]
node _T_4587 = and(_T_4583, _T_4586) @[el2_lsu_bus_buffer.scala 590:106]
node _T_4588 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 590:79]
node _T_4589 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 590:102]
node _T_4590 = eq(_T_4589, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:92]
node _T_4591 = and(_T_4588, _T_4590) @[el2_lsu_bus_buffer.scala 590:90]
node _T_4592 = eq(buf_dual[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:109]
node _T_4593 = eq(buf_dualhi[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:124]
node _T_4594 = or(_T_4592, _T_4593) @[el2_lsu_bus_buffer.scala 590:122]
node _T_4595 = and(_T_4591, _T_4594) @[el2_lsu_bus_buffer.scala 590:106]
node _T_4596 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 590:79]
node _T_4597 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 590:102]
node _T_4598 = eq(_T_4597, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:92]
node _T_4599 = and(_T_4596, _T_4598) @[el2_lsu_bus_buffer.scala 590:90]
node _T_4600 = eq(buf_dual[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:109]
node _T_4601 = eq(buf_dualhi[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:124]
node _T_4602 = or(_T_4600, _T_4601) @[el2_lsu_bus_buffer.scala 590:122]
node _T_4603 = and(_T_4599, _T_4602) @[el2_lsu_bus_buffer.scala 590:106]
node _T_4604 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 590:79]
node _T_4605 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 590:102]
node _T_4606 = eq(_T_4605, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:92]
node _T_4607 = and(_T_4604, _T_4606) @[el2_lsu_bus_buffer.scala 590:90]
node _T_4608 = eq(buf_dual[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:109]
node _T_4609 = eq(buf_dualhi[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 590:124]
node _T_4610 = or(_T_4608, _T_4609) @[el2_lsu_bus_buffer.scala 590:122]
node _T_4611 = and(_T_4607, _T_4610) @[el2_lsu_bus_buffer.scala 590:106]
2020-11-08 17:19:41 +08:00
node _T_4612 = mux(_T_4587, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4613 = mux(_T_4595, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4614 = mux(_T_4603, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4615 = mux(_T_4611, UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4616 = or(_T_4612, _T_4613) @[Mux.scala 27:72]
node _T_4617 = or(_T_4616, _T_4614) @[Mux.scala 27:72]
node _T_4618 = or(_T_4617, _T_4615) @[Mux.scala 27:72]
wire _T_4619 : UInt<2> @[Mux.scala 27:72]
_T_4619 <= _T_4618 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
io.lsu_nonblock_load_data_tag <= _T_4619 @[el2_lsu_bus_buffer.scala 590:33]
node _T_4620 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 591:78]
node _T_4621 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 591:101]
node _T_4622 = eq(_T_4621, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:91]
node _T_4623 = and(_T_4620, _T_4622) @[el2_lsu_bus_buffer.scala 591:89]
node _T_4624 = eq(buf_dual[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:108]
node _T_4625 = eq(buf_dualhi[0], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:123]
node _T_4626 = or(_T_4624, _T_4625) @[el2_lsu_bus_buffer.scala 591:121]
node _T_4627 = and(_T_4623, _T_4626) @[el2_lsu_bus_buffer.scala 591:105]
node _T_4628 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 591:78]
node _T_4629 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 591:101]
node _T_4630 = eq(_T_4629, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:91]
node _T_4631 = and(_T_4628, _T_4630) @[el2_lsu_bus_buffer.scala 591:89]
node _T_4632 = eq(buf_dual[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:108]
node _T_4633 = eq(buf_dualhi[1], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:123]
node _T_4634 = or(_T_4632, _T_4633) @[el2_lsu_bus_buffer.scala 591:121]
node _T_4635 = and(_T_4631, _T_4634) @[el2_lsu_bus_buffer.scala 591:105]
node _T_4636 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 591:78]
node _T_4637 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 591:101]
node _T_4638 = eq(_T_4637, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:91]
node _T_4639 = and(_T_4636, _T_4638) @[el2_lsu_bus_buffer.scala 591:89]
node _T_4640 = eq(buf_dual[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:108]
node _T_4641 = eq(buf_dualhi[2], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:123]
node _T_4642 = or(_T_4640, _T_4641) @[el2_lsu_bus_buffer.scala 591:121]
node _T_4643 = and(_T_4639, _T_4642) @[el2_lsu_bus_buffer.scala 591:105]
node _T_4644 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 591:78]
node _T_4645 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 591:101]
node _T_4646 = eq(_T_4645, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:91]
node _T_4647 = and(_T_4644, _T_4646) @[el2_lsu_bus_buffer.scala 591:89]
node _T_4648 = eq(buf_dual[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:108]
node _T_4649 = eq(buf_dualhi[3], UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 591:123]
node _T_4650 = or(_T_4648, _T_4649) @[el2_lsu_bus_buffer.scala 591:121]
node _T_4651 = and(_T_4647, _T_4650) @[el2_lsu_bus_buffer.scala 591:105]
2020-11-08 17:19:41 +08:00
node _T_4652 = mux(_T_4627, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4653 = mux(_T_4635, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4654 = mux(_T_4643, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4655 = mux(_T_4651, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4656 = or(_T_4652, _T_4653) @[Mux.scala 27:72]
node _T_4657 = or(_T_4656, _T_4654) @[Mux.scala 27:72]
node _T_4658 = or(_T_4657, _T_4655) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_load_data_lo : UInt<32> @[Mux.scala 27:72]
2020-11-08 17:19:41 +08:00
lsu_nonblock_load_data_lo <= _T_4658 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
node _T_4659 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 592:78]
node _T_4660 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 592:101]
node _T_4661 = eq(_T_4660, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 592:91]
node _T_4662 = and(_T_4659, _T_4661) @[el2_lsu_bus_buffer.scala 592:89]
node _T_4663 = or(buf_dual[0], buf_dualhi[0]) @[el2_lsu_bus_buffer.scala 592:120]
node _T_4664 = and(_T_4662, _T_4663) @[el2_lsu_bus_buffer.scala 592:105]
node _T_4665 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 592:78]
node _T_4666 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 592:101]
node _T_4667 = eq(_T_4666, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 592:91]
node _T_4668 = and(_T_4665, _T_4667) @[el2_lsu_bus_buffer.scala 592:89]
node _T_4669 = or(buf_dual[1], buf_dualhi[1]) @[el2_lsu_bus_buffer.scala 592:120]
node _T_4670 = and(_T_4668, _T_4669) @[el2_lsu_bus_buffer.scala 592:105]
node _T_4671 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 592:78]
node _T_4672 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 592:101]
node _T_4673 = eq(_T_4672, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 592:91]
node _T_4674 = and(_T_4671, _T_4673) @[el2_lsu_bus_buffer.scala 592:89]
node _T_4675 = or(buf_dual[2], buf_dualhi[2]) @[el2_lsu_bus_buffer.scala 592:120]
node _T_4676 = and(_T_4674, _T_4675) @[el2_lsu_bus_buffer.scala 592:105]
node _T_4677 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 592:78]
node _T_4678 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 592:101]
node _T_4679 = eq(_T_4678, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 592:91]
node _T_4680 = and(_T_4677, _T_4679) @[el2_lsu_bus_buffer.scala 592:89]
node _T_4681 = or(buf_dual[3], buf_dualhi[3]) @[el2_lsu_bus_buffer.scala 592:120]
node _T_4682 = and(_T_4680, _T_4681) @[el2_lsu_bus_buffer.scala 592:105]
2020-11-08 17:19:41 +08:00
node _T_4683 = mux(_T_4664, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4684 = mux(_T_4670, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4685 = mux(_T_4676, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4686 = mux(_T_4682, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4687 = or(_T_4683, _T_4684) @[Mux.scala 27:72]
node _T_4688 = or(_T_4687, _T_4685) @[Mux.scala 27:72]
node _T_4689 = or(_T_4688, _T_4686) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_load_data_hi : UInt<32> @[Mux.scala 27:72]
2020-11-08 17:19:41 +08:00
lsu_nonblock_load_data_hi <= _T_4689 @[Mux.scala 27:72]
node _T_4690 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_4691 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_4692 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_4693 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_4694 = mux(_T_4690, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4695 = mux(_T_4691, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4696 = mux(_T_4692, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4697 = mux(_T_4693, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4698 = or(_T_4694, _T_4695) @[Mux.scala 27:72]
node _T_4699 = or(_T_4698, _T_4696) @[Mux.scala 27:72]
node _T_4700 = or(_T_4699, _T_4697) @[Mux.scala 27:72]
wire _T_4701 : UInt<32> @[Mux.scala 27:72]
_T_4701 <= _T_4700 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
node lsu_nonblock_addr_offset = bits(_T_4701, 1, 0) @[el2_lsu_bus_buffer.scala 593:83]
2020-11-08 17:19:41 +08:00
node _T_4702 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_4703 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_4704 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_4705 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_4706 = mux(_T_4702, buf_sz[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4707 = mux(_T_4703, buf_sz[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4708 = mux(_T_4704, buf_sz[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4709 = mux(_T_4705, buf_sz[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4710 = or(_T_4706, _T_4707) @[Mux.scala 27:72]
2020-11-08 16:40:12 +08:00
node _T_4711 = or(_T_4710, _T_4708) @[Mux.scala 27:72]
2020-11-08 17:19:41 +08:00
node _T_4712 = or(_T_4711, _T_4709) @[Mux.scala 27:72]
wire lsu_nonblock_sz : UInt<2> @[Mux.scala 27:72]
lsu_nonblock_sz <= _T_4712 @[Mux.scala 27:72]
node _T_4713 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_4714 = bits(buf_unsign, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
node _T_4715 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_4716 = bits(buf_unsign, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
node _T_4717 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_4718 = bits(buf_unsign, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
node _T_4719 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_4720 = bits(buf_unsign, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_4721 = mux(_T_4713, _T_4714, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4722 = mux(_T_4715, _T_4716, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4723 = mux(_T_4717, _T_4718, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4724 = mux(_T_4719, _T_4720, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4725 = or(_T_4721, _T_4722) @[Mux.scala 27:72]
node _T_4726 = or(_T_4725, _T_4723) @[Mux.scala 27:72]
node _T_4727 = or(_T_4726, _T_4724) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_unsign : UInt<1> @[Mux.scala 27:72]
2020-11-08 17:19:41 +08:00
lsu_nonblock_unsign <= _T_4727 @[Mux.scala 27:72]
node _T_4728 = cat(buf_dual[3], buf_dual[2]) @[Cat.scala 29:58]
node _T_4729 = cat(_T_4728, buf_dual[1]) @[Cat.scala 29:58]
node _T_4730 = cat(_T_4729, buf_dual[0]) @[Cat.scala 29:58]
node _T_4731 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_4732 = bits(_T_4730, 0, 0) @[el2_lsu_bus_buffer.scala 118:129]
node _T_4733 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_4734 = bits(_T_4730, 1, 1) @[el2_lsu_bus_buffer.scala 118:129]
node _T_4735 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_4736 = bits(_T_4730, 2, 2) @[el2_lsu_bus_buffer.scala 118:129]
node _T_4737 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 118:118]
node _T_4738 = bits(_T_4730, 3, 3) @[el2_lsu_bus_buffer.scala 118:129]
node _T_4739 = mux(_T_4731, _T_4732, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4740 = mux(_T_4733, _T_4734, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4741 = mux(_T_4735, _T_4736, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4742 = mux(_T_4737, _T_4738, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4743 = or(_T_4739, _T_4740) @[Mux.scala 27:72]
node _T_4744 = or(_T_4743, _T_4741) @[Mux.scala 27:72]
node _T_4745 = or(_T_4744, _T_4742) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_nonblock_dual : UInt<1> @[Mux.scala 27:72]
2020-11-08 17:19:41 +08:00
lsu_nonblock_dual <= _T_4745 @[Mux.scala 27:72]
node _T_4746 = cat(lsu_nonblock_load_data_hi, lsu_nonblock_load_data_lo) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_4747 = mul(lsu_nonblock_addr_offset, UInt<4>("h08")) @[el2_lsu_bus_buffer.scala 597:121]
node lsu_nonblock_data_unalgn = dshr(_T_4746, _T_4747) @[el2_lsu_bus_buffer.scala 597:92]
io.data_hi <= lsu_nonblock_load_data_hi @[el2_lsu_bus_buffer.scala 598:14]
io.data_lo <= lsu_nonblock_load_data_lo @[el2_lsu_bus_buffer.scala 599:14]
node _T_4748 = eq(io.lsu_nonblock_load_data_error, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 600:69]
node _T_4749 = and(lsu_nonblock_load_data_ready, _T_4748) @[el2_lsu_bus_buffer.scala 600:67]
io.lsu_nonblock_load_data_valid <= _T_4749 @[el2_lsu_bus_buffer.scala 600:35]
node _T_4750 = eq(lsu_nonblock_sz, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 601:81]
node _T_4751 = and(lsu_nonblock_unsign, _T_4750) @[el2_lsu_bus_buffer.scala 601:63]
node _T_4752 = bits(lsu_nonblock_data_unalgn, 7, 0) @[el2_lsu_bus_buffer.scala 601:131]
2020-11-08 17:19:41 +08:00
node _T_4753 = cat(UInt<24>("h00"), _T_4752) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_4754 = eq(lsu_nonblock_sz, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 602:45]
node _T_4755 = and(lsu_nonblock_unsign, _T_4754) @[el2_lsu_bus_buffer.scala 602:26]
node _T_4756 = bits(lsu_nonblock_data_unalgn, 15, 0) @[el2_lsu_bus_buffer.scala 602:95]
2020-11-08 17:19:41 +08:00
node _T_4757 = cat(UInt<16>("h00"), _T_4756) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_4758 = eq(lsu_nonblock_unsign, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 603:6]
node _T_4759 = eq(lsu_nonblock_sz, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 603:45]
node _T_4760 = and(_T_4758, _T_4759) @[el2_lsu_bus_buffer.scala 603:27]
node _T_4761 = bits(lsu_nonblock_data_unalgn, 7, 7) @[el2_lsu_bus_buffer.scala 603:93]
2020-11-08 17:19:41 +08:00
node _T_4762 = bits(_T_4761, 0, 0) @[Bitwise.scala 72:15]
node _T_4763 = mux(_T_4762, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_4764 = bits(lsu_nonblock_data_unalgn, 7, 0) @[el2_lsu_bus_buffer.scala 603:123]
2020-11-08 17:19:41 +08:00
node _T_4765 = cat(_T_4763, _T_4764) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_4766 = eq(lsu_nonblock_unsign, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 604:6]
node _T_4767 = eq(lsu_nonblock_sz, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 604:45]
node _T_4768 = and(_T_4766, _T_4767) @[el2_lsu_bus_buffer.scala 604:27]
node _T_4769 = bits(lsu_nonblock_data_unalgn, 15, 15) @[el2_lsu_bus_buffer.scala 604:93]
2020-11-08 17:19:41 +08:00
node _T_4770 = bits(_T_4769, 0, 0) @[Bitwise.scala 72:15]
node _T_4771 = mux(_T_4770, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_4772 = bits(lsu_nonblock_data_unalgn, 15, 0) @[el2_lsu_bus_buffer.scala 604:124]
2020-11-08 17:19:41 +08:00
node _T_4773 = cat(_T_4771, _T_4772) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_4774 = eq(lsu_nonblock_sz, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 605:21]
2020-11-08 17:19:41 +08:00
node _T_4775 = mux(_T_4751, _T_4753, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4776 = mux(_T_4755, _T_4757, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4777 = mux(_T_4760, _T_4765, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4778 = mux(_T_4768, _T_4773, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4779 = mux(_T_4774, lsu_nonblock_data_unalgn, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4780 = or(_T_4775, _T_4776) @[Mux.scala 27:72]
node _T_4781 = or(_T_4780, _T_4777) @[Mux.scala 27:72]
node _T_4782 = or(_T_4781, _T_4778) @[Mux.scala 27:72]
node _T_4783 = or(_T_4782, _T_4779) @[Mux.scala 27:72]
wire _T_4784 : UInt<64> @[Mux.scala 27:72]
_T_4784 <= _T_4783 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
io.lsu_nonblock_load_data <= _T_4784 @[el2_lsu_bus_buffer.scala 601:29]
node _T_4785 = eq(buf_state[0], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 606:62]
node _T_4786 = bits(buf_sideeffect, 0, 0) @[el2_lsu_bus_buffer.scala 606:89]
node _T_4787 = and(_T_4785, _T_4786) @[el2_lsu_bus_buffer.scala 606:73]
node _T_4788 = and(_T_4787, io.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 606:93]
node _T_4789 = eq(buf_state[1], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 606:62]
node _T_4790 = bits(buf_sideeffect, 1, 1) @[el2_lsu_bus_buffer.scala 606:89]
node _T_4791 = and(_T_4789, _T_4790) @[el2_lsu_bus_buffer.scala 606:73]
node _T_4792 = and(_T_4791, io.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 606:93]
node _T_4793 = eq(buf_state[2], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 606:62]
node _T_4794 = bits(buf_sideeffect, 2, 2) @[el2_lsu_bus_buffer.scala 606:89]
node _T_4795 = and(_T_4793, _T_4794) @[el2_lsu_bus_buffer.scala 606:73]
node _T_4796 = and(_T_4795, io.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 606:93]
node _T_4797 = eq(buf_state[3], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 606:62]
node _T_4798 = bits(buf_sideeffect, 3, 3) @[el2_lsu_bus_buffer.scala 606:89]
node _T_4799 = and(_T_4797, _T_4798) @[el2_lsu_bus_buffer.scala 606:73]
node _T_4800 = and(_T_4799, io.dec_tlu_sideeffect_posted_disable) @[el2_lsu_bus_buffer.scala 606:93]
node _T_4801 = or(_T_4788, _T_4792) @[el2_lsu_bus_buffer.scala 606:141]
node _T_4802 = or(_T_4801, _T_4796) @[el2_lsu_bus_buffer.scala 606:141]
node _T_4803 = or(_T_4802, _T_4800) @[el2_lsu_bus_buffer.scala 606:141]
bus_sideeffect_pend <= _T_4803 @[el2_lsu_bus_buffer.scala 606:23]
node _T_4804 = eq(buf_state[0], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 607:71]
node _T_4805 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 608:25]
node _T_4806 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 608:50]
node _T_4807 = bits(buf_addr[0], 31, 3) @[el2_lsu_bus_buffer.scala 608:70]
node _T_4808 = eq(_T_4806, _T_4807) @[el2_lsu_bus_buffer.scala 608:56]
node _T_4809 = and(_T_4805, _T_4808) @[el2_lsu_bus_buffer.scala 608:38]
node _T_4810 = eq(obuf_tag0, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 608:92]
node _T_4811 = eq(obuf_tag1, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 608:126]
node _T_4812 = and(obuf_merge, _T_4811) @[el2_lsu_bus_buffer.scala 608:114]
node _T_4813 = or(_T_4810, _T_4812) @[el2_lsu_bus_buffer.scala 608:100]
node _T_4814 = eq(_T_4813, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 608:80]
node _T_4815 = and(_T_4809, _T_4814) @[el2_lsu_bus_buffer.scala 608:78]
node _T_4816 = eq(buf_state[1], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 607:71]
node _T_4817 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 608:25]
node _T_4818 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 608:50]
node _T_4819 = bits(buf_addr[1], 31, 3) @[el2_lsu_bus_buffer.scala 608:70]
node _T_4820 = eq(_T_4818, _T_4819) @[el2_lsu_bus_buffer.scala 608:56]
node _T_4821 = and(_T_4817, _T_4820) @[el2_lsu_bus_buffer.scala 608:38]
node _T_4822 = eq(obuf_tag0, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 608:92]
node _T_4823 = eq(obuf_tag1, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 608:126]
node _T_4824 = and(obuf_merge, _T_4823) @[el2_lsu_bus_buffer.scala 608:114]
node _T_4825 = or(_T_4822, _T_4824) @[el2_lsu_bus_buffer.scala 608:100]
node _T_4826 = eq(_T_4825, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 608:80]
node _T_4827 = and(_T_4821, _T_4826) @[el2_lsu_bus_buffer.scala 608:78]
node _T_4828 = eq(buf_state[2], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 607:71]
node _T_4829 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 608:25]
node _T_4830 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 608:50]
node _T_4831 = bits(buf_addr[2], 31, 3) @[el2_lsu_bus_buffer.scala 608:70]
node _T_4832 = eq(_T_4830, _T_4831) @[el2_lsu_bus_buffer.scala 608:56]
node _T_4833 = and(_T_4829, _T_4832) @[el2_lsu_bus_buffer.scala 608:38]
node _T_4834 = eq(obuf_tag0, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 608:92]
node _T_4835 = eq(obuf_tag1, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 608:126]
node _T_4836 = and(obuf_merge, _T_4835) @[el2_lsu_bus_buffer.scala 608:114]
node _T_4837 = or(_T_4834, _T_4836) @[el2_lsu_bus_buffer.scala 608:100]
node _T_4838 = eq(_T_4837, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 608:80]
node _T_4839 = and(_T_4833, _T_4838) @[el2_lsu_bus_buffer.scala 608:78]
node _T_4840 = eq(buf_state[3], UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 607:71]
node _T_4841 = and(UInt<1>("h01"), obuf_valid) @[el2_lsu_bus_buffer.scala 608:25]
node _T_4842 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 608:50]
node _T_4843 = bits(buf_addr[3], 31, 3) @[el2_lsu_bus_buffer.scala 608:70]
node _T_4844 = eq(_T_4842, _T_4843) @[el2_lsu_bus_buffer.scala 608:56]
node _T_4845 = and(_T_4841, _T_4844) @[el2_lsu_bus_buffer.scala 608:38]
node _T_4846 = eq(obuf_tag0, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 608:92]
node _T_4847 = eq(obuf_tag1, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 608:126]
node _T_4848 = and(obuf_merge, _T_4847) @[el2_lsu_bus_buffer.scala 608:114]
node _T_4849 = or(_T_4846, _T_4848) @[el2_lsu_bus_buffer.scala 608:100]
node _T_4850 = eq(_T_4849, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 608:80]
node _T_4851 = and(_T_4845, _T_4850) @[el2_lsu_bus_buffer.scala 608:78]
2020-11-08 17:19:41 +08:00
node _T_4852 = mux(_T_4804, _T_4815, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4853 = mux(_T_4816, _T_4827, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4854 = mux(_T_4828, _T_4839, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4855 = mux(_T_4840, _T_4851, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4856 = or(_T_4852, _T_4853) @[Mux.scala 27:72]
node _T_4857 = or(_T_4856, _T_4854) @[Mux.scala 27:72]
node _T_4858 = or(_T_4857, _T_4855) @[Mux.scala 27:72]
wire _T_4859 : UInt<1> @[Mux.scala 27:72]
_T_4859 <= _T_4858 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
bus_addr_match_pending <= _T_4859 @[el2_lsu_bus_buffer.scala 607:26]
node _T_4860 = or(obuf_cmd_done, obuf_data_done) @[el2_lsu_bus_buffer.scala 610:54]
node _T_4861 = mux(obuf_cmd_done, io.lsu_axi_wready, io.lsu_axi_awready) @[el2_lsu_bus_buffer.scala 610:75]
node _T_4862 = and(io.lsu_axi_awready, io.lsu_axi_awready) @[el2_lsu_bus_buffer.scala 610:150]
node _T_4863 = mux(_T_4860, _T_4861, _T_4862) @[el2_lsu_bus_buffer.scala 610:39]
node _T_4864 = mux(obuf_write, _T_4863, io.lsu_axi_arready) @[el2_lsu_bus_buffer.scala 610:23]
bus_cmd_ready <= _T_4864 @[el2_lsu_bus_buffer.scala 610:17]
node _T_4865 = and(io.lsu_axi_awvalid, io.lsu_axi_awready) @[el2_lsu_bus_buffer.scala 611:39]
bus_wcmd_sent <= _T_4865 @[el2_lsu_bus_buffer.scala 611:17]
node _T_4866 = and(io.lsu_axi_wvalid, io.lsu_axi_wready) @[el2_lsu_bus_buffer.scala 612:39]
bus_wdata_sent <= _T_4866 @[el2_lsu_bus_buffer.scala 612:18]
node _T_4867 = or(obuf_cmd_done, bus_wcmd_sent) @[el2_lsu_bus_buffer.scala 613:35]
node _T_4868 = or(obuf_data_done, bus_wdata_sent) @[el2_lsu_bus_buffer.scala 613:70]
node _T_4869 = and(_T_4867, _T_4868) @[el2_lsu_bus_buffer.scala 613:52]
node _T_4870 = and(io.lsu_axi_arvalid, io.lsu_axi_arready) @[el2_lsu_bus_buffer.scala 613:111]
node _T_4871 = or(_T_4869, _T_4870) @[el2_lsu_bus_buffer.scala 613:89]
bus_cmd_sent <= _T_4871 @[el2_lsu_bus_buffer.scala 613:16]
node _T_4872 = and(io.lsu_axi_rvalid, io.lsu_axi_rready) @[el2_lsu_bus_buffer.scala 614:37]
bus_rsp_read <= _T_4872 @[el2_lsu_bus_buffer.scala 614:16]
node _T_4873 = and(io.lsu_axi_bvalid, io.lsu_axi_bready) @[el2_lsu_bus_buffer.scala 615:38]
bus_rsp_write <= _T_4873 @[el2_lsu_bus_buffer.scala 615:17]
bus_rsp_read_tag <= io.lsu_axi_rid @[el2_lsu_bus_buffer.scala 616:20]
bus_rsp_write_tag <= io.lsu_axi_bid @[el2_lsu_bus_buffer.scala 617:21]
node _T_4874 = neq(io.lsu_axi_bresp, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 618:60]
node _T_4875 = and(bus_rsp_write, _T_4874) @[el2_lsu_bus_buffer.scala 618:40]
bus_rsp_write_error <= _T_4875 @[el2_lsu_bus_buffer.scala 618:23]
node _T_4876 = neq(io.lsu_axi_bresp, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 619:58]
node _T_4877 = and(bus_rsp_read, _T_4876) @[el2_lsu_bus_buffer.scala 619:38]
bus_rsp_read_error <= _T_4877 @[el2_lsu_bus_buffer.scala 619:22]
bus_rsp_rdata <= io.lsu_axi_rdata @[el2_lsu_bus_buffer.scala 620:17]
node _T_4878 = and(obuf_valid, obuf_write) @[el2_lsu_bus_buffer.scala 623:36]
node _T_4879 = eq(obuf_cmd_done, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 623:51]
node _T_4880 = and(_T_4878, _T_4879) @[el2_lsu_bus_buffer.scala 623:49]
node _T_4881 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 623:68]
node _T_4882 = and(_T_4880, _T_4881) @[el2_lsu_bus_buffer.scala 623:66]
io.lsu_axi_awvalid <= _T_4882 @[el2_lsu_bus_buffer.scala 623:22]
io.lsu_axi_awid <= obuf_tag0 @[el2_lsu_bus_buffer.scala 624:19]
node _T_4883 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 625:69]
2020-11-08 17:19:41 +08:00
node _T_4884 = cat(_T_4883, UInt<3>("h00")) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_4885 = mux(obuf_sideeffect, obuf_addr, _T_4884) @[el2_lsu_bus_buffer.scala 625:27]
io.lsu_axi_awaddr <= _T_4885 @[el2_lsu_bus_buffer.scala 625:21]
2020-11-08 17:19:41 +08:00
node _T_4886 = cat(UInt<1>("h00"), obuf_sz) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_4887 = mux(obuf_sideeffect, _T_4886, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 626:27]
io.lsu_axi_awsize <= _T_4887 @[el2_lsu_bus_buffer.scala 626:21]
io.lsu_axi_awprot <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 627:21]
node _T_4888 = mux(obuf_sideeffect, UInt<1>("h00"), UInt<4>("h0f")) @[el2_lsu_bus_buffer.scala 628:28]
io.lsu_axi_awcache <= _T_4888 @[el2_lsu_bus_buffer.scala 628:22]
node _T_4889 = bits(obuf_addr, 31, 28) @[el2_lsu_bus_buffer.scala 629:35]
io.lsu_axi_awregion <= _T_4889 @[el2_lsu_bus_buffer.scala 629:23]
io.lsu_axi_awlen <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 630:20]
io.lsu_axi_awburst <= UInt<2>("h01") @[el2_lsu_bus_buffer.scala 631:22]
io.lsu_axi_awqos <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 632:20]
io.lsu_axi_awlock <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 633:21]
node _T_4890 = and(obuf_valid, obuf_write) @[el2_lsu_bus_buffer.scala 635:35]
node _T_4891 = eq(obuf_data_done, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 635:50]
node _T_4892 = and(_T_4890, _T_4891) @[el2_lsu_bus_buffer.scala 635:48]
node _T_4893 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 635:68]
node _T_4894 = and(_T_4892, _T_4893) @[el2_lsu_bus_buffer.scala 635:66]
io.lsu_axi_wvalid <= _T_4894 @[el2_lsu_bus_buffer.scala 635:21]
2020-11-08 17:19:41 +08:00
node _T_4895 = bits(obuf_write, 0, 0) @[Bitwise.scala 72:15]
node _T_4896 = mux(_T_4895, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12]
2020-11-08 17:42:22 +08:00
node _T_4897 = and(obuf_byteen, _T_4896) @[el2_lsu_bus_buffer.scala 636:35]
io.lsu_axi_wstrb <= _T_4897 @[el2_lsu_bus_buffer.scala 636:20]
io.lsu_axi_wdata <= obuf_data @[el2_lsu_bus_buffer.scala 637:20]
io.lsu_axi_wlast <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 638:20]
node _T_4898 = eq(obuf_write, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 640:38]
node _T_4899 = and(obuf_valid, _T_4898) @[el2_lsu_bus_buffer.scala 640:36]
node _T_4900 = eq(obuf_nosend, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 640:52]
node _T_4901 = and(_T_4899, _T_4900) @[el2_lsu_bus_buffer.scala 640:50]
node _T_4902 = eq(bus_addr_match_pending, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 640:67]
node _T_4903 = and(_T_4901, _T_4902) @[el2_lsu_bus_buffer.scala 640:65]
io.lsu_axi_arvalid <= _T_4903 @[el2_lsu_bus_buffer.scala 640:22]
io.lsu_axi_arid <= obuf_tag0 @[el2_lsu_bus_buffer.scala 641:19]
node _T_4904 = bits(obuf_addr, 31, 3) @[el2_lsu_bus_buffer.scala 642:69]
2020-11-08 17:19:41 +08:00
node _T_4905 = cat(_T_4904, UInt<3>("h00")) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_4906 = mux(obuf_sideeffect, obuf_addr, _T_4905) @[el2_lsu_bus_buffer.scala 642:27]
io.lsu_axi_araddr <= _T_4906 @[el2_lsu_bus_buffer.scala 642:21]
2020-11-08 17:19:41 +08:00
node _T_4907 = cat(UInt<1>("h00"), obuf_sz) @[Cat.scala 29:58]
2020-11-08 17:42:22 +08:00
node _T_4908 = mux(obuf_sideeffect, _T_4907, UInt<3>("h03")) @[el2_lsu_bus_buffer.scala 643:27]
io.lsu_axi_arsize <= _T_4908 @[el2_lsu_bus_buffer.scala 643:21]
io.lsu_axi_arprot <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 644:21]
node _T_4909 = mux(obuf_sideeffect, UInt<4>("h00"), UInt<4>("h0f")) @[el2_lsu_bus_buffer.scala 645:28]
io.lsu_axi_arcache <= _T_4909 @[el2_lsu_bus_buffer.scala 645:22]
node _T_4910 = bits(obuf_addr, 31, 28) @[el2_lsu_bus_buffer.scala 646:35]
io.lsu_axi_arregion <= _T_4910 @[el2_lsu_bus_buffer.scala 646:23]
io.lsu_axi_arlen <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 647:20]
io.lsu_axi_arburst <= UInt<2>("h01") @[el2_lsu_bus_buffer.scala 648:22]
io.lsu_axi_arqos <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 649:20]
io.lsu_axi_arlock <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 650:21]
io.lsu_axi_bready <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 651:21]
io.lsu_axi_rready <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 652:21]
node _T_4911 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 653:81]
node _T_4912 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 653:125]
node _T_4913 = and(io.lsu_bus_clk_en_q, _T_4912) @[el2_lsu_bus_buffer.scala 653:114]
node _T_4914 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 653:140]
node _T_4915 = and(_T_4913, _T_4914) @[el2_lsu_bus_buffer.scala 653:129]
node _T_4916 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 653:81]
node _T_4917 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 653:125]
node _T_4918 = and(io.lsu_bus_clk_en_q, _T_4917) @[el2_lsu_bus_buffer.scala 653:114]
node _T_4919 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 653:140]
node _T_4920 = and(_T_4918, _T_4919) @[el2_lsu_bus_buffer.scala 653:129]
node _T_4921 = eq(buf_state[2], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 653:81]
node _T_4922 = bits(buf_error, 2, 2) @[el2_lsu_bus_buffer.scala 653:125]
node _T_4923 = and(io.lsu_bus_clk_en_q, _T_4922) @[el2_lsu_bus_buffer.scala 653:114]
node _T_4924 = bits(buf_write, 2, 2) @[el2_lsu_bus_buffer.scala 653:140]
node _T_4925 = and(_T_4923, _T_4924) @[el2_lsu_bus_buffer.scala 653:129]
node _T_4926 = eq(buf_state[3], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 653:81]
node _T_4927 = bits(buf_error, 3, 3) @[el2_lsu_bus_buffer.scala 653:125]
node _T_4928 = and(io.lsu_bus_clk_en_q, _T_4927) @[el2_lsu_bus_buffer.scala 653:114]
node _T_4929 = bits(buf_write, 3, 3) @[el2_lsu_bus_buffer.scala 653:140]
node _T_4930 = and(_T_4928, _T_4929) @[el2_lsu_bus_buffer.scala 653:129]
2020-11-08 17:19:41 +08:00
node _T_4931 = mux(_T_4911, _T_4915, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4932 = mux(_T_4916, _T_4920, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4933 = mux(_T_4921, _T_4925, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4934 = mux(_T_4926, _T_4930, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4935 = or(_T_4931, _T_4932) @[Mux.scala 27:72]
node _T_4936 = or(_T_4935, _T_4933) @[Mux.scala 27:72]
node _T_4937 = or(_T_4936, _T_4934) @[Mux.scala 27:72]
wire _T_4938 : UInt<1> @[Mux.scala 27:72]
_T_4938 <= _T_4937 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
io.lsu_imprecise_error_store_any <= _T_4938 @[el2_lsu_bus_buffer.scala 653:36]
node _T_4939 = eq(buf_state[0], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 654:87]
node _T_4940 = bits(buf_error, 0, 0) @[el2_lsu_bus_buffer.scala 654:109]
node _T_4941 = and(_T_4939, _T_4940) @[el2_lsu_bus_buffer.scala 654:98]
node _T_4942 = bits(buf_write, 0, 0) @[el2_lsu_bus_buffer.scala 654:124]
node _T_4943 = and(_T_4941, _T_4942) @[el2_lsu_bus_buffer.scala 654:113]
node _T_4944 = eq(buf_state[1], UInt<3>("h06")) @[el2_lsu_bus_buffer.scala 654:87]
node _T_4945 = bits(buf_error, 1, 1) @[el2_lsu_bus_buffer.scala 654:109]
node _T_4946 = and(_T_4944, _T_4945) @[el2_lsu_bus_buffer.scala 654:98]
node _T_4947 = bits(buf_write, 1, 1) @[el2_lsu_bus_buffer.scala 654:124]
node _T_4948 = and(_T_4946, _T_4947) @[el2_lsu_bus_buffer.scala 654:113]
2020-11-08 17:19:41 +08:00
node _T_4949 = mux(_T_4943, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4950 = mux(_T_4948, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4951 = or(_T_4949, _T_4950) @[Mux.scala 27:72]
2020-11-06 21:58:23 +08:00
wire lsu_imprecise_error_store_tag : UInt<1> @[Mux.scala 27:72]
2020-11-08 17:19:41 +08:00
lsu_imprecise_error_store_tag <= _T_4951 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
node _T_4952 = eq(io.lsu_imprecise_error_store_any, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 656:72]
node _T_4953 = and(io.lsu_nonblock_load_data_error, _T_4952) @[el2_lsu_bus_buffer.scala 656:70]
io.lsu_imprecise_error_load_any <= _T_4953 @[el2_lsu_bus_buffer.scala 656:35]
2020-11-08 17:19:41 +08:00
node _T_4954 = eq(lsu_imprecise_error_store_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_4955 = eq(lsu_imprecise_error_store_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_4956 = mux(_T_4954, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4957 = mux(_T_4955, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4958 = or(_T_4956, _T_4957) @[Mux.scala 27:72]
wire _T_4959 : UInt<32> @[Mux.scala 27:72]
_T_4959 <= _T_4958 @[Mux.scala 27:72]
node _T_4960 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_4961 = eq(io.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_4962 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_4963 = eq(io.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[el2_lsu_bus_buffer.scala 119:123]
node _T_4964 = mux(_T_4960, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4965 = mux(_T_4961, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4966 = mux(_T_4962, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4967 = mux(_T_4963, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72]
node _T_4968 = or(_T_4964, _T_4965) @[Mux.scala 27:72]
node _T_4969 = or(_T_4968, _T_4966) @[Mux.scala 27:72]
node _T_4970 = or(_T_4969, _T_4967) @[Mux.scala 27:72]
wire _T_4971 : UInt<32> @[Mux.scala 27:72]
_T_4971 <= _T_4970 @[Mux.scala 27:72]
2020-11-08 17:42:22 +08:00
node _T_4972 = mux(io.lsu_imprecise_error_store_any, _T_4959, _T_4971) @[el2_lsu_bus_buffer.scala 657:41]
io.lsu_imprecise_error_addr_any <= _T_4972 @[el2_lsu_bus_buffer.scala 657:35]
lsu_bus_cntr_overflow <= UInt<1>("h00") @[el2_lsu_bus_buffer.scala 658:25]
io.lsu_bus_idle_any <= UInt<1>("h01") @[el2_lsu_bus_buffer.scala 660:23]
node _T_4973 = and(io.lsu_axi_awvalid, io.lsu_axi_awready) @[el2_lsu_bus_buffer.scala 663:46]
node _T_4974 = and(io.lsu_axi_wvalid, io.lsu_axi_wready) @[el2_lsu_bus_buffer.scala 663:89]
node _T_4975 = or(_T_4973, _T_4974) @[el2_lsu_bus_buffer.scala 663:68]
node _T_4976 = and(io.lsu_axi_arvalid, io.lsu_axi_arready) @[el2_lsu_bus_buffer.scala 663:132]
node _T_4977 = or(_T_4975, _T_4976) @[el2_lsu_bus_buffer.scala 663:110]
io.lsu_pmu_bus_trxn <= _T_4977 @[el2_lsu_bus_buffer.scala 663:23]
node _T_4978 = and(io.lsu_busreq_r, io.ldst_dual_r) @[el2_lsu_bus_buffer.scala 664:48]
node _T_4979 = and(_T_4978, io.lsu_commit_r) @[el2_lsu_bus_buffer.scala 664:65]
io.lsu_pmu_bus_misaligned <= _T_4979 @[el2_lsu_bus_buffer.scala 664:29]
node _T_4980 = or(io.lsu_imprecise_error_load_any, io.lsu_imprecise_error_store_any) @[el2_lsu_bus_buffer.scala 665:59]
io.lsu_pmu_bus_error <= _T_4980 @[el2_lsu_bus_buffer.scala 665:24]
node _T_4981 = eq(io.lsu_axi_awready, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 667:48]
node _T_4982 = and(io.lsu_axi_awvalid, _T_4981) @[el2_lsu_bus_buffer.scala 667:46]
node _T_4983 = eq(io.lsu_axi_wready, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 667:92]
node _T_4984 = and(io.lsu_axi_wvalid, _T_4983) @[el2_lsu_bus_buffer.scala 667:90]
node _T_4985 = or(_T_4982, _T_4984) @[el2_lsu_bus_buffer.scala 667:69]
node _T_4986 = eq(io.lsu_axi_arready, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 667:136]
node _T_4987 = and(io.lsu_axi_arvalid, _T_4986) @[el2_lsu_bus_buffer.scala 667:134]
node _T_4988 = or(_T_4985, _T_4987) @[el2_lsu_bus_buffer.scala 667:112]
io.lsu_pmu_bus_busy <= _T_4988 @[el2_lsu_bus_buffer.scala 667:23]
reg _T_4989 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 669:49]
_T_4989 <= WrPtr0_m @[el2_lsu_bus_buffer.scala 669:49]
WrPtr0_r <= _T_4989 @[el2_lsu_bus_buffer.scala 669:12]
reg _T_4990 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 670:49]
_T_4990 <= WrPtr1_m @[el2_lsu_bus_buffer.scala 670:49]
WrPtr1_r <= _T_4990 @[el2_lsu_bus_buffer.scala 670:12]
node _T_4991 = eq(io.flush_r, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 671:75]
node _T_4992 = and(io.lsu_busreq_m, _T_4991) @[el2_lsu_bus_buffer.scala 671:73]
node _T_4993 = eq(io.ld_full_hit_m, UInt<1>("h00")) @[el2_lsu_bus_buffer.scala 671:89]
node _T_4994 = and(_T_4992, _T_4993) @[el2_lsu_bus_buffer.scala 671:87]
reg _T_4995 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 671:56]
_T_4995 <= _T_4994 @[el2_lsu_bus_buffer.scala 671:56]
io.lsu_busreq_r <= _T_4995 @[el2_lsu_bus_buffer.scala 671:19]
reg _T_4996 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[el2_lsu_bus_buffer.scala 672:66]
_T_4996 <= io.lsu_nonblock_load_valid_m @[el2_lsu_bus_buffer.scala 672:66]
lsu_nonblock_load_valid_r <= _T_4996 @[el2_lsu_bus_buffer.scala 672:29]
2020-11-06 21:58:23 +08:00