From 0f1f1348510515e649230b223988fa22b09a7530 Mon Sep 17 00:00:00 2001 From: waleed-lm Date: Fri, 11 Dec 2020 10:09:38 +0500 Subject: [PATCH] DMA Updated --- dbg.fir | 86 +- dbg.v | 203 +- dma_ctrl.fir | 664 +- dma_ctrl.v | 455 +- quasar_wrapper.fir | 20165 ++++++++-------- quasar_wrapper.v | 7634 +++--- src/main/scala/dbg/dbg.scala | 7 +- src/main/scala/dec/dec_tlu_ctl.scala | 2 +- src/main/scala/dma_ctrl.scala | 8 +- src/main/scala/ifu/ifu.scala | 20 +- src/main/scala/ifu/ifu_aln_ctl.scala | 73 +- src/main/scala/ifu/ifu_ifc_ctl.scala | 39 +- src/main/scala/ifu/ifu_mem_ctl.scala | 74 +- src/main/scala/include/bundle.scala | 2 + target/scala-2.12/classes/dbg/dbg$.class | Bin 3820 -> 0 bytes .../classes/dbg/dbg$delayedInit$body.class | Bin 700 -> 0 bytes target/scala-2.12/classes/dbg/dbg.class | Bin 275434 -> 275622 bytes target/scala-2.12/classes/dec/csr_tlu.class | Bin 215922 -> 215967 bytes target/scala-2.12/classes/dma_ctrl.class | Bin 244802 -> 245488 bytes target/scala-2.12/classes/dma_main$.class | Bin 3832 -> 3832 bytes .../classes/dma_main$delayedInit$body.class | Bin 711 -> 711 bytes .../scala-2.12/classes/ifu/ifu$$anon$1.class | Bin 4489 -> 4489 bytes target/scala-2.12/classes/ifu/ifu.class | Bin 121341 -> 121341 bytes .../scala-2.12/classes/ifu/ifu_aln_ctl.class | Bin 191388 -> 191394 bytes .../scala-2.12/classes/ifu/ifu_ifc_ctl.class | Bin 124419 -> 124429 bytes .../scala-2.12/classes/ifu/ifu_mem_ctl.class | Bin 236295 -> 236222 bytes .../classes/include/ahb_channel.class | Bin 1537 -> 1537 bytes .../scala-2.12/classes/include/aln_dec.class | Bin 2031 -> 2031 bytes .../scala-2.12/classes/include/aln_ib.class | Bin 46703 -> 46703 bytes .../classes/include/alu_pkt_t.class | Bin 4169 -> 4169 bytes .../classes/include/axi_channels$.class | Bin 501 -> 501 bytes .../classes/include/axi_channels.class | Bin 45935 -> 45935 bytes .../scala-2.12/classes/include/br_pkt_t.class | Bin 2549 -> 2549 bytes .../classes/include/br_tlu_pkt_t.class | Bin 2108 -> 2108 bytes .../classes/include/cache_debug_pkt_t.class | Bin 2066 -> 2066 bytes .../classes/include/ccm_ext_in_pkt_t.class | Bin 2649 -> 2649 bytes .../classes/include/class_pkt_t.class | Bin 1751 -> 1751 bytes .../scala-2.12/classes/include/dbg_dctl.class | Bin 1632 -> 1632 bytes .../scala-2.12/classes/include/dbg_ib.class | Bin 2340 -> 2340 bytes .../classes/include/dccm_ext_in_pkt_t.class | Bin 2652 -> 2652 bytes .../classes/include/dctl_busbuff.class | Bin 45943 -> 45943 bytes .../scala-2.12/classes/include/dec_aln.class | Bin 44359 -> 44359 bytes .../scala-2.12/classes/include/dec_alu.class | Bin 2443 -> 2443 bytes .../scala-2.12/classes/include/dec_dbg.class | Bin 1349 -> 1349 bytes .../scala-2.12/classes/include/dec_div.class | Bin 2240 -> 2240 bytes .../scala-2.12/classes/include/dec_exu.class | Bin 44843 -> 44843 bytes .../classes/include/dec_mem_ctrl.class | Bin 47560 -> 47560 bytes .../classes/include/dec_pkt_t.class | Bin 8199 -> 8199 bytes .../classes/include/dec_tlu_csr_pkt.class | Bin 13320 -> 13320 bytes .../classes/include/decode_exu.class | Bin 48961 -> 48961 bytes .../classes/include/dest_pkt_t.class | Bin 2551 -> 2551 bytes .../classes/include/div_pkt_t.class | Bin 1605 -> 1605 bytes .../classes/include/dma_dccm_ctl.class | Bin 2834 -> 2834 bytes .../scala-2.12/classes/include/dma_ifc.class | Bin 1369 -> 1369 bytes .../classes/include/dma_lsc_ctl.class | Bin 2541 -> 2541 bytes .../classes/include/dma_mem_ctl.class | Bin 2728 -> 2728 bytes .../scala-2.12/classes/include/exu_bp.class | Bin 45900 -> 45900 bytes .../scala-2.12/classes/include/exu_ifu.class | Bin 1243 -> 1243 bytes .../scala-2.12/classes/include/gpr_exu.class | Bin 1814 -> 1814 bytes .../scala-2.12/classes/include/ib_exu.class | Bin 1836 -> 1836 bytes .../include/ic_data_ext_in_pkt_t.class | Bin 2662 -> 2662 bytes .../scala-2.12/classes/include/ic_mem.class | Bin 48228 -> 48228 bytes .../classes/include/ic_tag_ext_in_pkt_t.class | Bin 2659 -> 2659 bytes .../scala-2.12/classes/include/iccm_mem.class | Bin 45726 -> 45726 bytes .../scala-2.12/classes/include/ifu_dec.class | Bin 1860 -> 1860 bytes .../scala-2.12/classes/include/ifu_dma.class | Bin 1378 -> 1378 bytes .../classes/include/inst_pkt_t$.class | Bin 3015 -> 3015 bytes .../classes/include/load_cam_pkt_t.class | Bin 1750 -> 1750 bytes .../scala-2.12/classes/include/lsu_dec.class | Bin 1415 -> 1415 bytes .../scala-2.12/classes/include/lsu_dma.class | Bin 2565 -> 2565 bytes .../classes/include/lsu_error_pkt_t.class | Bin 2148 -> 2148 bytes .../scala-2.12/classes/include/lsu_exu.class | Bin 1821 -> 1821 bytes .../scala-2.12/classes/include/lsu_pic.class | Bin 2921 -> 2921 bytes .../classes/include/lsu_pkt_t.class | Bin 2874 -> 2874 bytes .../scala-2.12/classes/include/lsu_tlu.class | Bin 1608 -> 1608 bytes .../classes/include/mul_pkt_t.class | Bin 4102 -> 4102 bytes .../classes/include/predict_pkt_t.class | Bin 3328 -> 3328 bytes .../classes/include/read_addr$.class | Bin 495 -> 495 bytes .../classes/include/read_addr.class | Bin 45927 -> 45927 bytes .../classes/include/read_data$.class | Bin 495 -> 495 bytes .../classes/include/read_data.class | Bin 45023 -> 45023 bytes .../classes/include/reg_pkt_t.class | Bin 1738 -> 1738 bytes .../classes/include/rets_pkt_t.class | Bin 1787 -> 1787 bytes .../classes/include/tlu_busbuff.class | Bin 3899 -> 3899 bytes .../scala-2.12/classes/include/tlu_exu.class | Bin 46917 -> 46917 bytes .../classes/include/trace_pkt_t.class | Bin 2835 -> 2835 bytes .../classes/include/trap_pkt_t.class | Bin 2987 -> 2987 bytes .../classes/include/trigger_pkt_t.class | Bin 2395 -> 2395 bytes .../classes/include/write_addr$.class | Bin 497 -> 497 bytes .../classes/include/write_addr.class | Bin 45933 -> 45933 bytes .../classes/include/write_data.class | Bin 44362 -> 44362 bytes .../classes/include/write_resp$.class | Bin 497 -> 497 bytes .../classes/include/write_resp.class | Bin 44620 -> 44620 bytes 93 files changed, 14792 insertions(+), 14640 deletions(-) delete mode 100644 target/scala-2.12/classes/dbg/dbg$.class delete mode 100644 target/scala-2.12/classes/dbg/dbg$delayedInit$body.class diff --git a/dbg.fir b/dbg.fir index d3ba81c9..6a3a7890 100644 --- a/dbg.fir +++ b/dbg.fir @@ -144,6 +144,54 @@ circuit dbg : clkhdr.EN <= io.en @[lib.scala 321:18] clkhdr.SE <= io.scan_mode @[lib.scala 322:18] + extmodule gated_latch_6 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_6 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_6 @[lib.scala 318:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 319:14] + clkhdr.CK <= io.clk @[lib.scala 320:18] + clkhdr.EN <= io.en @[lib.scala 321:18] + clkhdr.SE <= io.scan_mode @[lib.scala 322:18] + + extmodule gated_latch_7 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_7 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_7 @[lib.scala 318:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 319:14] + clkhdr.CK <= io.clk @[lib.scala 320:18] + clkhdr.EN <= io.en @[lib.scala 321:18] + clkhdr.SE <= io.scan_mode @[lib.scala 322:18] + module dbg : input clock : Clock input reset : AsyncReset @@ -640,10 +688,14 @@ circuit dbg : node command_din = cat(_T_300, _T_298) @[Cat.scala 29:58] node _T_301 = eq(dbg_dm_rst_l, UInt<1>("h00")) @[dbg.scala 237:32] node _T_302 = asAsyncReset(_T_301) @[dbg.scala 237:59] - reg command_reg : UInt, clock with : (reset => (_T_302, UInt<1>("h00"))) @[Reg.scala 27:20] - when command_wren : @[Reg.scala 28:19] - command_reg <= command_din @[Reg.scala 28:23] - skip @[Reg.scala 28:19] + inst rvclkhdr_5 of rvclkhdr_5 @[lib.scala 352:23] + rvclkhdr_5.clock <= clock + rvclkhdr_5.reset <= _T_302 + rvclkhdr_5.io.clk <= clock @[lib.scala 354:18] + rvclkhdr_5.io.en <= command_wren @[lib.scala 355:17] + rvclkhdr_5.io.scan_mode <= io.scan_mode @[lib.scala 356:24] + reg command_reg : UInt, rvclkhdr_5.io.l1clk with : (reset => (_T_302, UInt<1>("h00"))) @[lib.scala 358:16] + command_reg <= command_din @[lib.scala 358:16] node _T_303 = and(io.dmi_reg_en, io.dmi_reg_wr_en) @[dbg.scala 241:39] node _T_304 = eq(io.dmi_reg_addr, UInt<3>("h04")) @[dbg.scala 241:77] node _T_305 = and(_T_303, _T_304) @[dbg.scala 241:58] @@ -664,10 +716,14 @@ circuit dbg : node data0_din = or(_T_313, _T_316) @[dbg.scala 245:64] node _T_317 = eq(dbg_dm_rst_l, UInt<1>("h00")) @[dbg.scala 246:30] node _T_318 = asAsyncReset(_T_317) @[dbg.scala 246:57] - reg data0_reg : UInt, clock with : (reset => (_T_318, UInt<1>("h00"))) @[Reg.scala 27:20] - when data0_reg_wren : @[Reg.scala 28:19] - data0_reg <= data0_din @[Reg.scala 28:23] - skip @[Reg.scala 28:19] + inst rvclkhdr_6 of rvclkhdr_6 @[lib.scala 352:23] + rvclkhdr_6.clock <= clock + rvclkhdr_6.reset <= _T_318 + rvclkhdr_6.io.clk <= clock @[lib.scala 354:18] + rvclkhdr_6.io.en <= data0_reg_wren @[lib.scala 355:17] + rvclkhdr_6.io.scan_mode <= io.scan_mode @[lib.scala 356:24] + reg data0_reg : UInt, rvclkhdr_6.io.l1clk with : (reset => (_T_318, UInt<1>("h00"))) @[lib.scala 358:16] + data0_reg <= data0_din @[lib.scala 358:16] node _T_319 = and(io.dmi_reg_en, io.dmi_reg_wr_en) @[dbg.scala 250:39] node _T_320 = eq(io.dmi_reg_addr, UInt<3>("h05")) @[dbg.scala 250:77] node _T_321 = and(_T_319, _T_320) @[dbg.scala 250:58] @@ -678,13 +734,13 @@ circuit dbg : node data1_din = and(_T_324, io.dmi_reg_wdata) @[dbg.scala 251:44] node _T_325 = eq(dbg_dm_rst_l, UInt<1>("h00")) @[dbg.scala 252:27] node _T_326 = asAsyncReset(_T_325) @[dbg.scala 252:54] - inst rvclkhdr_5 of rvclkhdr_5 @[lib.scala 352:23] - rvclkhdr_5.clock <= clock - rvclkhdr_5.reset <= _T_326 - rvclkhdr_5.io.clk <= clock @[lib.scala 354:18] - rvclkhdr_5.io.en <= data1_reg_wren @[lib.scala 355:17] - rvclkhdr_5.io.scan_mode <= io.scan_mode @[lib.scala 356:24] - reg _T_327 : UInt, rvclkhdr_5.io.l1clk with : (reset => (_T_326, UInt<1>("h00"))) @[lib.scala 358:16] + inst rvclkhdr_7 of rvclkhdr_7 @[lib.scala 352:23] + rvclkhdr_7.clock <= clock + rvclkhdr_7.reset <= _T_326 + rvclkhdr_7.io.clk <= clock @[lib.scala 354:18] + rvclkhdr_7.io.en <= data1_reg_wren @[lib.scala 355:17] + rvclkhdr_7.io.scan_mode <= io.scan_mode @[lib.scala 356:24] + reg _T_327 : UInt, rvclkhdr_7.io.l1clk with : (reset => (_T_326, UInt<1>("h00"))) @[lib.scala 358:16] _T_327 <= data1_din @[lib.scala 358:16] data1_reg <= _T_327 @[dbg.scala 252:13] wire dbg_nxtstate : UInt<3> diff --git a/dbg.v b/dbg.v index 3d32b5ff..6a4fd9a3 100644 --- a/dbg.v +++ b/dbg.v @@ -344,29 +344,36 @@ module dbg( wire [20:0] _T_289 = {19'h0,abs_temp_12,1'h0}; // @[Cat.scala 29:58] wire _T_294 = dbg_state == 3'h2; // @[dbg.scala 235:100] wire command_wren = _T_235 & _T_294; // @[dbg.scala 235:87] - wire [31:0] command_din = {io_dmi_reg_wdata[31:24],1'h0,io_dmi_reg_wdata[22:20],3'h0,io_dmi_reg_wdata[16:0]}; // @[Cat.scala 29:58] - reg [31:0] command_reg; // @[Reg.scala 27:20] + wire [19:0] _T_298 = {3'h0,io_dmi_reg_wdata[16:0]}; // @[Cat.scala 29:58] + wire [11:0] _T_300 = {io_dmi_reg_wdata[31:24],1'h0,io_dmi_reg_wdata[22:20]}; // @[Cat.scala 29:58] + wire rvclkhdr_5_io_l1clk; // @[lib.scala 352:23] + wire rvclkhdr_5_io_clk; // @[lib.scala 352:23] + wire rvclkhdr_5_io_en; // @[lib.scala 352:23] + wire rvclkhdr_5_io_scan_mode; // @[lib.scala 352:23] + reg [31:0] command_reg; // @[lib.scala 358:16] wire _T_305 = _T_87 & _T_217; // @[dbg.scala 241:58] wire data0_reg_wren0 = _T_305 & _T_294; // @[dbg.scala 241:89] wire _T_307 = dbg_state == 3'h4; // @[dbg.scala 242:59] wire _T_308 = io_core_dbg_cmd_done & _T_307; // @[dbg.scala 242:46] wire _T_310 = ~command_reg[16]; // @[dbg.scala 242:83] wire data0_reg_wren1 = _T_308 & _T_310; // @[dbg.scala 242:81] - wire data0_reg_wren = data0_reg_wren0 | data0_reg_wren1; // @[dbg.scala 244:40] wire [31:0] _T_312 = data0_reg_wren0 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_313 = _T_312 & io_dmi_reg_wdata; // @[dbg.scala 245:45] wire [31:0] _T_315 = data0_reg_wren1 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_316 = _T_315 & io_core_dbg_rddata; // @[dbg.scala 245:92] - wire [31:0] data0_din = _T_313 | _T_316; // @[dbg.scala 245:64] - reg [31:0] data0_reg; // @[Reg.scala 27:20] + wire rvclkhdr_6_io_l1clk; // @[lib.scala 352:23] + wire rvclkhdr_6_io_clk; // @[lib.scala 352:23] + wire rvclkhdr_6_io_en; // @[lib.scala 352:23] + wire rvclkhdr_6_io_scan_mode; // @[lib.scala 352:23] + reg [31:0] data0_reg; // @[lib.scala 358:16] wire _T_320 = io_dmi_reg_addr == 7'h5; // @[dbg.scala 250:77] wire _T_321 = _T_87 & _T_320; // @[dbg.scala 250:58] wire data1_reg_wren = _T_321 & _T_294; // @[dbg.scala 250:89] wire [31:0] _T_324 = data1_reg_wren ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire rvclkhdr_5_io_l1clk; // @[lib.scala 352:23] - wire rvclkhdr_5_io_clk; // @[lib.scala 352:23] - wire rvclkhdr_5_io_en; // @[lib.scala 352:23] - wire rvclkhdr_5_io_scan_mode; // @[lib.scala 352:23] + wire rvclkhdr_7_io_l1clk; // @[lib.scala 352:23] + wire rvclkhdr_7_io_clk; // @[lib.scala 352:23] + wire rvclkhdr_7_io_en; // @[lib.scala 352:23] + wire rvclkhdr_7_io_scan_mode; // @[lib.scala 352:23] reg [31:0] _T_327; // @[lib.scala 358:16] wire [2:0] dbg_nxtstate; wire _T_328 = 3'h0 == dbg_state; // @[Conditional.scala 37:30] @@ -414,30 +421,30 @@ module dbg( wire _T_424 = 3'h5 == dbg_state; // @[Conditional.scala 37:30] wire _T_433 = 3'h6 == dbg_state; // @[Conditional.scala 37:30] wire _T_436 = dmstatus_reg[17] | dmcontrol_reg[1]; // @[dbg.scala 304:40] - wire _GEN_13 = _T_433 & _T_436; // @[Conditional.scala 39:67] - wire _GEN_14 = _T_433 & _T_356; // @[Conditional.scala 39:67] - wire [2:0] _GEN_15 = _T_424 ? _T_348 : 3'h0; // @[Conditional.scala 39:67] - wire _GEN_16 = _T_424 | _GEN_13; // @[Conditional.scala 39:67] - wire _GEN_17 = _T_424 & dbg_state_en; // @[Conditional.scala 39:67] - wire _GEN_19 = _T_424 ? _T_356 : _GEN_14; // @[Conditional.scala 39:67] - wire [2:0] _GEN_20 = _T_413 ? _T_415 : _GEN_15; // @[Conditional.scala 39:67] - wire _GEN_21 = _T_413 ? _T_417 : _GEN_16; // @[Conditional.scala 39:67] - wire _GEN_22 = _T_413 ? _T_356 : _GEN_19; // @[Conditional.scala 39:67] - wire _GEN_23 = _T_413 ? 1'h0 : _GEN_17; // @[Conditional.scala 39:67] - wire [2:0] _GEN_25 = _T_396 ? _T_401 : _GEN_20; // @[Conditional.scala 39:67] - wire _GEN_26 = _T_396 ? _T_406 : _GEN_21; // @[Conditional.scala 39:67] - wire _GEN_27 = _T_396 ? _T_356 : _GEN_22; // @[Conditional.scala 39:67] - wire _GEN_28 = _T_396 ? 1'h0 : _GEN_23; // @[Conditional.scala 39:67] - wire [2:0] _GEN_30 = _T_358 ? _T_370 : _GEN_25; // @[Conditional.scala 39:67] - wire _GEN_31 = _T_358 ? _T_384 : _GEN_26; // @[Conditional.scala 39:67] - wire _GEN_32 = _T_358 ? _T_386 : _GEN_28; // @[Conditional.scala 39:67] - wire _GEN_34 = _T_358 & _T_388; // @[Conditional.scala 39:67] - wire _GEN_35 = _T_358 ? _T_356 : _GEN_27; // @[Conditional.scala 39:67] - wire [2:0] _GEN_36 = _T_346 ? _T_348 : _GEN_30; // @[Conditional.scala 39:67] - wire _GEN_37 = _T_346 ? _T_351 : _GEN_31; // @[Conditional.scala 39:67] - wire _GEN_38 = _T_346 ? _T_356 : _GEN_35; // @[Conditional.scala 39:67] + wire _GEN_11 = _T_433 & _T_436; // @[Conditional.scala 39:67] + wire _GEN_12 = _T_433 & _T_356; // @[Conditional.scala 39:67] + wire [2:0] _GEN_13 = _T_424 ? _T_348 : 3'h0; // @[Conditional.scala 39:67] + wire _GEN_14 = _T_424 | _GEN_11; // @[Conditional.scala 39:67] + wire _GEN_15 = _T_424 & dbg_state_en; // @[Conditional.scala 39:67] + wire _GEN_17 = _T_424 ? _T_356 : _GEN_12; // @[Conditional.scala 39:67] + wire [2:0] _GEN_18 = _T_413 ? _T_415 : _GEN_13; // @[Conditional.scala 39:67] + wire _GEN_19 = _T_413 ? _T_417 : _GEN_14; // @[Conditional.scala 39:67] + wire _GEN_20 = _T_413 ? _T_356 : _GEN_17; // @[Conditional.scala 39:67] + wire _GEN_21 = _T_413 ? 1'h0 : _GEN_15; // @[Conditional.scala 39:67] + wire [2:0] _GEN_23 = _T_396 ? _T_401 : _GEN_18; // @[Conditional.scala 39:67] + wire _GEN_24 = _T_396 ? _T_406 : _GEN_19; // @[Conditional.scala 39:67] + wire _GEN_25 = _T_396 ? _T_356 : _GEN_20; // @[Conditional.scala 39:67] + wire _GEN_26 = _T_396 ? 1'h0 : _GEN_21; // @[Conditional.scala 39:67] + wire [2:0] _GEN_28 = _T_358 ? _T_370 : _GEN_23; // @[Conditional.scala 39:67] + wire _GEN_29 = _T_358 ? _T_384 : _GEN_24; // @[Conditional.scala 39:67] + wire _GEN_30 = _T_358 ? _T_386 : _GEN_26; // @[Conditional.scala 39:67] + wire _GEN_32 = _T_358 & _T_388; // @[Conditional.scala 39:67] + wire _GEN_33 = _T_358 ? _T_356 : _GEN_25; // @[Conditional.scala 39:67] + wire [2:0] _GEN_34 = _T_346 ? _T_348 : _GEN_28; // @[Conditional.scala 39:67] + wire _GEN_35 = _T_346 ? _T_351 : _GEN_29; // @[Conditional.scala 39:67] + wire _GEN_36 = _T_346 ? _T_356 : _GEN_33; // @[Conditional.scala 39:67] + wire _GEN_37 = _T_346 ? 1'h0 : _GEN_30; // @[Conditional.scala 39:67] wire _GEN_39 = _T_346 ? 1'h0 : _GEN_32; // @[Conditional.scala 39:67] - wire _GEN_41 = _T_346 ? 1'h0 : _GEN_34; // @[Conditional.scala 39:67] wire [31:0] _T_445 = _T_217 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_446 = _T_445 & data0_reg; // @[dbg.scala 308:71] wire [31:0] _T_449 = _T_320 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] @@ -489,8 +496,8 @@ module dbg( wire _T_540 = |io_dmi_reg_wdata[14:12]; // @[dbg.scala 346:65] wire _T_541 = sbcs_wren & _T_540; // @[dbg.scala 346:38] wire _T_543 = io_dmi_reg_wdata[14:12] == 3'h0; // @[dbg.scala 347:27] - wire [2:0] _GEN_118 = {{2'd0}, _T_543}; // @[dbg.scala 347:53] - wire [2:0] _T_545 = _GEN_118 & sbcs_reg[14:12]; // @[dbg.scala 347:53] + wire [2:0] _GEN_116 = {{2'd0}, _T_543}; // @[dbg.scala 347:53] + wire [2:0] _T_545 = _GEN_116 & sbcs_reg[14:12]; // @[dbg.scala 347:53] wire _T_546 = 4'h1 == sb_state; // @[Conditional.scala 37:30] wire _T_547 = sbcs_unaligned | sbcs_illegal_size; // @[dbg.scala 350:41] wire _T_549 = io_dbg_bus_clk_en | sbcs_unaligned; // @[dbg.scala 351:40] @@ -512,39 +519,39 @@ module dbg( wire _T_575 = 4'h8 == sb_state; // @[Conditional.scala 37:30] wire _T_576 = sb_bus_rsp_write & io_dbg_bus_clk_en; // @[dbg.scala 385:39] wire _T_578 = 4'h9 == sb_state; // @[Conditional.scala 37:30] - wire _GEN_53 = _T_578 & sbcs_reg[16]; // @[Conditional.scala 39:67] - wire _GEN_55 = _T_575 ? _T_576 : _T_578; // @[Conditional.scala 39:67] - wire _GEN_56 = _T_575 & _T_574; // @[Conditional.scala 39:67] - wire _GEN_58 = _T_575 ? 1'h0 : _T_578; // @[Conditional.scala 39:67] - wire _GEN_60 = _T_575 ? 1'h0 : _GEN_53; // @[Conditional.scala 39:67] - wire _GEN_62 = _T_572 ? _T_573 : _GEN_55; // @[Conditional.scala 39:67] - wire _GEN_63 = _T_572 ? _T_574 : _GEN_56; // @[Conditional.scala 39:67] + wire _GEN_51 = _T_578 & sbcs_reg[16]; // @[Conditional.scala 39:67] + wire _GEN_53 = _T_575 ? _T_576 : _T_578; // @[Conditional.scala 39:67] + wire _GEN_54 = _T_575 & _T_574; // @[Conditional.scala 39:67] + wire _GEN_56 = _T_575 ? 1'h0 : _T_578; // @[Conditional.scala 39:67] + wire _GEN_58 = _T_575 ? 1'h0 : _GEN_51; // @[Conditional.scala 39:67] + wire _GEN_60 = _T_572 ? _T_573 : _GEN_53; // @[Conditional.scala 39:67] + wire _GEN_61 = _T_572 ? _T_574 : _GEN_54; // @[Conditional.scala 39:67] + wire _GEN_63 = _T_572 ? 1'h0 : _GEN_56; // @[Conditional.scala 39:67] wire _GEN_65 = _T_572 ? 1'h0 : _GEN_58; // @[Conditional.scala 39:67] - wire _GEN_67 = _T_572 ? 1'h0 : _GEN_60; // @[Conditional.scala 39:67] - wire _GEN_69 = _T_570 ? _T_571 : _GEN_62; // @[Conditional.scala 39:67] + wire _GEN_67 = _T_570 ? _T_571 : _GEN_60; // @[Conditional.scala 39:67] + wire _GEN_68 = _T_570 ? 1'h0 : _GEN_61; // @[Conditional.scala 39:67] wire _GEN_70 = _T_570 ? 1'h0 : _GEN_63; // @[Conditional.scala 39:67] wire _GEN_72 = _T_570 ? 1'h0 : _GEN_65; // @[Conditional.scala 39:67] - wire _GEN_74 = _T_570 ? 1'h0 : _GEN_67; // @[Conditional.scala 39:67] - wire _GEN_76 = _T_568 ? _T_569 : _GEN_69; // @[Conditional.scala 39:67] + wire _GEN_74 = _T_568 ? _T_569 : _GEN_67; // @[Conditional.scala 39:67] + wire _GEN_75 = _T_568 ? 1'h0 : _GEN_68; // @[Conditional.scala 39:67] wire _GEN_77 = _T_568 ? 1'h0 : _GEN_70; // @[Conditional.scala 39:67] wire _GEN_79 = _T_568 ? 1'h0 : _GEN_72; // @[Conditional.scala 39:67] - wire _GEN_81 = _T_568 ? 1'h0 : _GEN_74; // @[Conditional.scala 39:67] - wire _GEN_83 = _T_562 ? _T_567 : _GEN_76; // @[Conditional.scala 39:67] + wire _GEN_81 = _T_562 ? _T_567 : _GEN_74; // @[Conditional.scala 39:67] + wire _GEN_82 = _T_562 ? 1'h0 : _GEN_75; // @[Conditional.scala 39:67] wire _GEN_84 = _T_562 ? 1'h0 : _GEN_77; // @[Conditional.scala 39:67] wire _GEN_86 = _T_562 ? 1'h0 : _GEN_79; // @[Conditional.scala 39:67] - wire _GEN_88 = _T_562 ? 1'h0 : _GEN_81; // @[Conditional.scala 39:67] - wire _GEN_90 = _T_560 ? _T_561 : _GEN_83; // @[Conditional.scala 39:67] + wire _GEN_88 = _T_560 ? _T_561 : _GEN_81; // @[Conditional.scala 39:67] + wire _GEN_89 = _T_560 ? 1'h0 : _GEN_82; // @[Conditional.scala 39:67] wire _GEN_91 = _T_560 ? 1'h0 : _GEN_84; // @[Conditional.scala 39:67] wire _GEN_93 = _T_560 ? 1'h0 : _GEN_86; // @[Conditional.scala 39:67] - wire _GEN_95 = _T_560 ? 1'h0 : _GEN_88; // @[Conditional.scala 39:67] - wire _GEN_97 = _T_553 ? _T_550 : _GEN_90; // @[Conditional.scala 39:67] - wire _GEN_98 = _T_553 ? _T_547 : _GEN_91; // @[Conditional.scala 39:67] + wire _GEN_95 = _T_553 ? _T_550 : _GEN_88; // @[Conditional.scala 39:67] + wire _GEN_96 = _T_553 ? _T_547 : _GEN_89; // @[Conditional.scala 39:67] + wire _GEN_98 = _T_553 ? 1'h0 : _GEN_91; // @[Conditional.scala 39:67] wire _GEN_100 = _T_553 ? 1'h0 : _GEN_93; // @[Conditional.scala 39:67] - wire _GEN_102 = _T_553 ? 1'h0 : _GEN_95; // @[Conditional.scala 39:67] - wire _GEN_104 = _T_546 ? _T_550 : _GEN_97; // @[Conditional.scala 39:67] - wire _GEN_105 = _T_546 ? _T_547 : _GEN_98; // @[Conditional.scala 39:67] + wire _GEN_102 = _T_546 ? _T_550 : _GEN_95; // @[Conditional.scala 39:67] + wire _GEN_103 = _T_546 ? _T_547 : _GEN_96; // @[Conditional.scala 39:67] + wire _GEN_105 = _T_546 ? 1'h0 : _GEN_98; // @[Conditional.scala 39:67] wire _GEN_107 = _T_546 ? 1'h0 : _GEN_100; // @[Conditional.scala 39:67] - wire _GEN_109 = _T_546 ? 1'h0 : _GEN_102; // @[Conditional.scala 39:67] reg [3:0] _T_582; // @[Reg.scala 27:20] wire _T_589 = |io_sb_axi_r_bits_resp; // @[dbg.scala 406:69] wire _T_590 = sb_bus_rsp_read & _T_589; // @[dbg.scala 406:39] @@ -569,37 +576,37 @@ module dbg( wire [63:0] _T_638 = _T_634 & _T_637; // @[dbg.scala 420:119] wire [7:0] _T_643 = _T_66 ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] wire [14:0] _T_645 = 15'h1 << sbaddress0_reg[2:0]; // @[dbg.scala 422:82] - wire [14:0] _GEN_119 = {{7'd0}, _T_643}; // @[dbg.scala 422:67] - wire [14:0] _T_646 = _GEN_119 & _T_645; // @[dbg.scala 422:67] + wire [14:0] _GEN_117 = {{7'd0}, _T_643}; // @[dbg.scala 422:67] + wire [14:0] _T_646 = _GEN_117 & _T_645; // @[dbg.scala 422:67] wire [7:0] _T_650 = _T_51 ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] wire [2:0] _T_652 = {sbaddress0_reg[2:1],1'h0}; // @[Cat.scala 29:58] wire [14:0] _T_653 = 15'h3 << _T_652; // @[dbg.scala 423:59] - wire [14:0] _GEN_120 = {{7'd0}, _T_650}; // @[dbg.scala 423:44] - wire [14:0] _T_654 = _GEN_120 & _T_653; // @[dbg.scala 423:44] + wire [14:0] _GEN_118 = {{7'd0}, _T_650}; // @[dbg.scala 423:44] + wire [14:0] _T_654 = _GEN_118 & _T_653; // @[dbg.scala 423:44] wire [14:0] _T_655 = _T_646 | _T_654; // @[dbg.scala 422:107] wire [7:0] _T_659 = _T_55 ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] wire [1:0] _T_661 = {sbaddress0_reg[2],1'h0}; // @[Cat.scala 29:58] wire [10:0] _T_662 = 11'hf << _T_661; // @[dbg.scala 424:59] - wire [10:0] _GEN_121 = {{3'd0}, _T_659}; // @[dbg.scala 424:44] - wire [10:0] _T_663 = _GEN_121 & _T_662; // @[dbg.scala 424:44] - wire [14:0] _GEN_122 = {{4'd0}, _T_663}; // @[dbg.scala 423:97] - wire [14:0] _T_664 = _T_655 | _GEN_122; // @[dbg.scala 423:97] + wire [10:0] _GEN_119 = {{3'd0}, _T_659}; // @[dbg.scala 424:44] + wire [10:0] _T_663 = _GEN_119 & _T_662; // @[dbg.scala 424:44] + wire [14:0] _GEN_120 = {{4'd0}, _T_663}; // @[dbg.scala 423:97] + wire [14:0] _T_664 = _T_655 | _GEN_120; // @[dbg.scala 423:97] wire [7:0] _T_668 = _T_61 ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] - wire [14:0] _GEN_123 = {{7'd0}, _T_668}; // @[dbg.scala 424:95] - wire [14:0] _T_670 = _T_664 | _GEN_123; // @[dbg.scala 424:95] - wire [3:0] _GEN_124 = {{1'd0}, sbaddress0_reg[2:0]}; // @[dbg.scala 441:99] - wire [6:0] _T_681 = 4'h8 * _GEN_124; // @[dbg.scala 441:99] + wire [14:0] _GEN_121 = {{7'd0}, _T_668}; // @[dbg.scala 424:95] + wire [14:0] _T_670 = _T_664 | _GEN_121; // @[dbg.scala 424:95] + wire [3:0] _GEN_122 = {{1'd0}, sbaddress0_reg[2:0]}; // @[dbg.scala 441:99] + wire [6:0] _T_681 = 4'h8 * _GEN_122; // @[dbg.scala 441:99] wire [63:0] _T_682 = io_sb_axi_r_bits_data >> _T_681; // @[dbg.scala 441:92] wire [63:0] _T_683 = _T_682 & 64'hff; // @[dbg.scala 441:123] wire [63:0] _T_684 = _T_608 & _T_683; // @[dbg.scala 441:59] - wire [4:0] _GEN_125 = {{3'd0}, sbaddress0_reg[2:1]}; // @[dbg.scala 442:86] - wire [6:0] _T_691 = 5'h10 * _GEN_125; // @[dbg.scala 442:86] + wire [4:0] _GEN_123 = {{3'd0}, sbaddress0_reg[2:1]}; // @[dbg.scala 442:86] + wire [6:0] _T_691 = 5'h10 * _GEN_123; // @[dbg.scala 442:86] wire [63:0] _T_692 = io_sb_axi_r_bits_data >> _T_691; // @[dbg.scala 442:78] wire [63:0] _T_693 = _T_692 & 64'hffff; // @[dbg.scala 442:110] wire [63:0] _T_694 = _T_617 & _T_693; // @[dbg.scala 442:45] wire [63:0] _T_695 = _T_684 | _T_694; // @[dbg.scala 441:140] - wire [5:0] _GEN_126 = {{5'd0}, sbaddress0_reg[2]}; // @[dbg.scala 443:86] - wire [6:0] _T_702 = 6'h20 * _GEN_126; // @[dbg.scala 443:86] + wire [5:0] _GEN_124 = {{5'd0}, sbaddress0_reg[2]}; // @[dbg.scala 443:86] + wire [6:0] _T_702 = 6'h20 * _GEN_124; // @[dbg.scala 443:86] wire [63:0] _T_703 = io_sb_axi_r_bits_data >> _T_702; // @[dbg.scala 443:78] wire [63:0] _T_704 = _T_703 & 64'hffffffff; // @[dbg.scala 443:107] wire [63:0] _T_705 = _T_626 & _T_704; // @[dbg.scala 443:45] @@ -641,10 +648,22 @@ module dbg( .io_en(rvclkhdr_5_io_en), .io_scan_mode(rvclkhdr_5_io_scan_mode) ); + rvclkhdr rvclkhdr_6 ( // @[lib.scala 352:23] + .io_l1clk(rvclkhdr_6_io_l1clk), + .io_clk(rvclkhdr_6_io_clk), + .io_en(rvclkhdr_6_io_en), + .io_scan_mode(rvclkhdr_6_io_scan_mode) + ); + rvclkhdr rvclkhdr_7 ( // @[lib.scala 352:23] + .io_l1clk(rvclkhdr_7_io_l1clk), + .io_clk(rvclkhdr_7_io_clk), + .io_en(rvclkhdr_7_io_en), + .io_scan_mode(rvclkhdr_7_io_scan_mode) + ); assign io_dbg_cmd_size = command_reg[21:20]; // @[dbg.scala 329:19] assign io_dbg_core_rst_l = ~dmcontrol_reg[1]; // @[dbg.scala 100:21] - assign io_dbg_halt_req = _T_328 ? _T_344 : _GEN_38; // @[dbg.scala 261:19 dbg.scala 267:23 dbg.scala 272:23 dbg.scala 283:23 dbg.scala 288:23 dbg.scala 293:23 dbg.scala 300:23 dbg.scala 305:23] - assign io_dbg_resume_req = _T_328 ? 1'h0 : _GEN_41; // @[dbg.scala 262:21 dbg.scala 282:25] + assign io_dbg_halt_req = _T_328 ? _T_344 : _GEN_36; // @[dbg.scala 261:19 dbg.scala 267:23 dbg.scala 272:23 dbg.scala 283:23 dbg.scala 288:23 dbg.scala 293:23 dbg.scala 300:23 dbg.scala 305:23] + assign io_dbg_resume_req = _T_328 ? 1'h0 : _GEN_39; // @[dbg.scala 262:21 dbg.scala 282:25] assign io_dmi_reg_rdata = _T_502; // @[dbg.scala 320:20] assign io_sb_axi_aw_valid = _T_595 | _T_596; // @[dbg.scala 407:22] assign io_sb_axi_aw_bits_id = 1'h0; // @[dbg.scala 409:24] @@ -686,22 +705,22 @@ module dbg( assign io_dbg_dma_dbg_dctl_dbg_cmd_wrdata = io_dbg_dec_dbg_dctl_dbg_cmd_wrdata; // @[dbg.scala 448:39] assign io_dbg_dma_io_dbg_dma_bubble = _T_515 | _T_307; // @[dbg.scala 330:32] assign dbg_state = _T_499; // @[dbg.scala 315:13] - assign dbg_state_en = _T_328 ? _T_340 : _GEN_37; // @[dbg.scala 258:16 dbg.scala 266:20 dbg.scala 271:20 dbg.scala 278:20 dbg.scala 287:20 dbg.scala 292:20 dbg.scala 297:20 dbg.scala 304:20] + assign dbg_state_en = _T_328 ? _T_340 : _GEN_35; // @[dbg.scala 258:16 dbg.scala 266:20 dbg.scala 271:20 dbg.scala 278:20 dbg.scala 287:20 dbg.scala 292:20 dbg.scala 297:20 dbg.scala 304:20] assign sb_state = _T_582; // @[dbg.scala 397:12] - assign sb_state_en = _T_535 ? _T_538 : _GEN_104; // @[dbg.scala 343:19 dbg.scala 351:19 dbg.scala 357:19 dbg.scala 363:19 dbg.scala 367:19 dbg.scala 371:19 dbg.scala 375:19 dbg.scala 379:19 dbg.scala 385:19 dbg.scala 391:19] + assign sb_state_en = _T_535 ? _T_538 : _GEN_102; // @[dbg.scala 343:19 dbg.scala 351:19 dbg.scala 357:19 dbg.scala 363:19 dbg.scala 367:19 dbg.scala 371:19 dbg.scala 375:19 dbg.scala 379:19 dbg.scala 385:19 dbg.scala 391:19] assign dmcontrol_reg = {_T_157,_T_155}; // @[dbg.scala 178:17] assign sbaddress0_reg = _T_128; // @[dbg.scala 159:18] - assign sbcs_sbbusy_wren = _T_535 ? sb_state_en : _GEN_107; // @[dbg.scala 335:20 dbg.scala 344:24 dbg.scala 392:24] - assign sbcs_sberror_wren = _T_535 ? _T_541 : _GEN_105; // @[dbg.scala 337:21 dbg.scala 346:25 dbg.scala 352:25 dbg.scala 358:25 dbg.scala 380:25 dbg.scala 386:25] + assign sbcs_sbbusy_wren = _T_535 ? sb_state_en : _GEN_105; // @[dbg.scala 335:20 dbg.scala 344:24 dbg.scala 392:24] + assign sbcs_sberror_wren = _T_535 ? _T_541 : _GEN_103; // @[dbg.scala 337:21 dbg.scala 346:25 dbg.scala 352:25 dbg.scala 358:25 dbg.scala 380:25 dbg.scala 386:25] assign sb_bus_rdata = _T_706 | _T_712; // @[dbg.scala 441:16] - assign sbaddress0_reg_wren1 = _T_535 ? 1'h0 : _GEN_109; // @[dbg.scala 339:24 dbg.scala 394:28] + assign sbaddress0_reg_wren1 = _T_535 ? 1'h0 : _GEN_107; // @[dbg.scala 339:24 dbg.scala 394:28] assign dmstatus_reg = {_T_177,_T_173}; // @[dbg.scala 184:16] assign dmstatus_havereset = _T_210; // @[dbg.scala 201:22] assign dmstatus_resumeack = _T_201; // @[dbg.scala 193:22] assign dmstatus_unavail = dmcontrol_reg[1] | _T_194; // @[dbg.scala 191:20] assign dmstatus_running = ~_T_197; // @[dbg.scala 192:20] assign dmstatus_halted = _T_206; // @[dbg.scala 197:19] - assign abstractcs_busy_wren = _T_328 ? 1'h0 : _GEN_39; // @[dbg.scala 259:24 dbg.scala 280:28 dbg.scala 298:28] + assign abstractcs_busy_wren = _T_328 ? 1'h0 : _GEN_37; // @[dbg.scala 259:24 dbg.scala 280:28 dbg.scala 298:28] assign sb_bus_cmd_read = io_sb_axi_ar_valid & io_sb_axi_ar_ready; // @[dbg.scala 401:19] assign sb_bus_cmd_write_addr = io_sb_axi_aw_valid & io_sb_axi_aw_ready; // @[dbg.scala 402:25] assign sb_bus_cmd_write_data = io_sb_axi_w_valid & io_sb_axi_w_ready; // @[dbg.scala 403:25] @@ -728,9 +747,15 @@ module dbg( assign rvclkhdr_4_io_scan_mode = io_scan_mode; // @[lib.scala 356:24] assign abstractcs_reg = {_T_289,_T_287}; // @[dbg.scala 233:18] assign rvclkhdr_5_io_clk = clock; // @[lib.scala 354:18] - assign rvclkhdr_5_io_en = _T_321 & _T_294; // @[lib.scala 355:17] + assign rvclkhdr_5_io_en = _T_235 & _T_294; // @[lib.scala 355:17] assign rvclkhdr_5_io_scan_mode = io_scan_mode; // @[lib.scala 356:24] - assign dbg_nxtstate = _T_328 ? _T_331 : _GEN_36; // @[dbg.scala 257:16 dbg.scala 265:20 dbg.scala 270:20 dbg.scala 275:20 dbg.scala 286:20 dbg.scala 291:20 dbg.scala 296:20 dbg.scala 303:20] + assign rvclkhdr_6_io_clk = clock; // @[lib.scala 354:18] + assign rvclkhdr_6_io_en = data0_reg_wren0 | data0_reg_wren1; // @[lib.scala 355:17] + assign rvclkhdr_6_io_scan_mode = io_scan_mode; // @[lib.scala 356:24] + assign rvclkhdr_7_io_clk = clock; // @[lib.scala 354:18] + assign rvclkhdr_7_io_en = _T_321 & _T_294; // @[lib.scala 355:17] + assign rvclkhdr_7_io_scan_mode = io_scan_mode; // @[lib.scala 356:24] + assign dbg_nxtstate = _T_328 ? _T_331 : _GEN_34; // @[dbg.scala 257:16 dbg.scala 265:20 dbg.scala 270:20 dbg.scala 275:20 dbg.scala 286:20 dbg.scala 291:20 dbg.scala 296:20 dbg.scala 303:20] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE `endif @@ -1029,21 +1054,21 @@ end // initial abs_temp_10_8 <= _T_276 | _T_281; end end - always @(posedge clock or posedge _T_30) begin + always @(posedge rvclkhdr_5_io_l1clk or posedge _T_30) begin if (_T_30) begin command_reg <= 32'h0; - end else if (command_wren) begin - command_reg <= command_din; + end else begin + command_reg <= {_T_300,_T_298}; end end - always @(posedge clock or posedge _T_30) begin + always @(posedge rvclkhdr_6_io_l1clk or posedge _T_30) begin if (_T_30) begin data0_reg <= 32'h0; - end else if (data0_reg_wren) begin - data0_reg <= data0_din; + end else begin + data0_reg <= _T_313 | _T_316; end end - always @(posedge rvclkhdr_5_io_l1clk or posedge _T_30) begin + always @(posedge rvclkhdr_7_io_l1clk or posedge _T_30) begin if (_T_30) begin _T_327 <= 32'h0; end else begin diff --git a/dma_ctrl.fir b/dma_ctrl.fir index 33587952..f7cc89c3 100644 --- a/dma_ctrl.fir +++ b/dma_ctrl.fir @@ -1830,7 +1830,7 @@ circuit dma_ctrl : node _T_987 = add(num_fifo_vld_tmp, num_fifo_vld_tmp2) @[dma_ctrl.scala 295:45] node _T_988 = tail(_T_987, 1) @[dma_ctrl.scala 295:45] num_fifo_vld <= _T_988 @[dma_ctrl.scala 295:25] - node fifo_full_spec = geq(num_fifo_vld_tmp2, UInt<3>("h05")) @[dma_ctrl.scala 297:46] + node fifo_full_spec = geq(num_fifo_vld, UInt<3>("h05")) @[dma_ctrl.scala 297:41] node _T_989 = or(fifo_full, dbg_dma_bubble_bus) @[dma_ctrl.scala 299:39] node dma_fifo_ready = not(_T_989) @[dma_ctrl.scala 299:27] node _T_990 = dshr(fifo_valid, RdPtr) @[dma_ctrl.scala 303:38] @@ -1903,230 +1903,250 @@ circuit dma_ctrl : node _T_1056 = bits(dma_mem_addr_int, 2, 0) @[dma_ctrl.scala 313:26] node _T_1057 = eq(_T_1056, UInt<2>("h03")) @[dma_ctrl.scala 313:32] node _T_1058 = bits(dma_mem_byteen, 6, 3) @[dma_ctrl.scala 313:59] - node _T_1059 = mux(_T_1048, _T_1049, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1060 = mux(_T_1051, _T_1052, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1061 = mux(_T_1054, _T_1055, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1062 = mux(_T_1057, _T_1058, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1063 = or(_T_1059, _T_1060) @[Mux.scala 27:72] - node _T_1064 = or(_T_1063, _T_1061) @[Mux.scala 27:72] - node _T_1065 = or(_T_1064, _T_1062) @[Mux.scala 27:72] - wire _T_1066 : UInt<4> @[Mux.scala 27:72] - _T_1066 <= _T_1065 @[Mux.scala 27:72] - node _T_1067 = neq(_T_1066, UInt<4>("h0f")) @[dma_ctrl.scala 313:68] - node _T_1068 = and(_T_1046, _T_1067) @[dma_ctrl.scala 310:78] - node _T_1069 = or(_T_1043, _T_1068) @[dma_ctrl.scala 309:145] - node _T_1070 = bits(dma_mem_sz_int, 2, 0) @[dma_ctrl.scala 314:62] - node _T_1071 = eq(_T_1070, UInt<2>("h03")) @[dma_ctrl.scala 314:69] - node _T_1072 = and(io.lsu_dma.dma_lsc_ctl.dma_mem_write, _T_1071) @[dma_ctrl.scala 314:45] - node _T_1073 = bits(dma_mem_byteen, 7, 0) @[dma_ctrl.scala 314:97] - node _T_1074 = eq(_T_1073, UInt<4>("h0f")) @[dma_ctrl.scala 314:103] - node _T_1075 = bits(dma_mem_byteen, 7, 0) @[dma_ctrl.scala 314:133] - node _T_1076 = eq(_T_1075, UInt<8>("h0f0")) @[dma_ctrl.scala 314:139] - node _T_1077 = or(_T_1074, _T_1076) @[dma_ctrl.scala 314:116] - node _T_1078 = bits(dma_mem_byteen, 7, 0) @[dma_ctrl.scala 314:169] - node _T_1079 = eq(_T_1078, UInt<8>("h0ff")) @[dma_ctrl.scala 314:175] - node _T_1080 = or(_T_1077, _T_1079) @[dma_ctrl.scala 314:152] - node _T_1081 = eq(_T_1080, UInt<1>("h00")) @[dma_ctrl.scala 314:80] - node _T_1082 = and(_T_1072, _T_1081) @[dma_ctrl.scala 314:78] - node _T_1083 = or(_T_1069, _T_1082) @[dma_ctrl.scala 313:79] - node _T_1084 = and(_T_1010, _T_1083) @[dma_ctrl.scala 304:87] - dma_alignment_error <= _T_1084 @[dma_ctrl.scala 304:25] - node _T_1085 = and(fifo_empty, dbg_dma_bubble_bus) @[dma_ctrl.scala 319:50] - io.dbg_dma_io.dma_dbg_ready <= _T_1085 @[dma_ctrl.scala 319:36] - node _T_1086 = dshr(fifo_valid, RspPtr) @[dma_ctrl.scala 320:39] - node _T_1087 = bits(_T_1086, 0, 0) @[dma_ctrl.scala 320:39] - node _T_1088 = dshr(fifo_dbg, RspPtr) @[dma_ctrl.scala 320:58] - node _T_1089 = bits(_T_1088, 0, 0) @[dma_ctrl.scala 320:58] - node _T_1090 = and(_T_1087, _T_1089) @[dma_ctrl.scala 320:48] - node _T_1091 = dshr(fifo_done, RspPtr) @[dma_ctrl.scala 320:78] - node _T_1092 = bits(_T_1091, 0, 0) @[dma_ctrl.scala 320:78] - node _T_1093 = and(_T_1090, _T_1092) @[dma_ctrl.scala 320:67] - io.dma_dbg_cmd_done <= _T_1093 @[dma_ctrl.scala 320:25] - node _T_1094 = bits(fifo_addr[RspPtr], 2, 2) @[dma_ctrl.scala 321:49] - node _T_1095 = bits(fifo_data[RspPtr], 63, 32) @[dma_ctrl.scala 321:71] - node _T_1096 = bits(fifo_data[RspPtr], 31, 0) @[dma_ctrl.scala 321:98] - node _T_1097 = mux(_T_1094, _T_1095, _T_1096) @[dma_ctrl.scala 321:31] - io.dma_dbg_rddata <= _T_1097 @[dma_ctrl.scala 321:25] - node _T_1098 = orr(fifo_error[RspPtr]) @[dma_ctrl.scala 322:47] - io.dma_dbg_cmd_fail <= _T_1098 @[dma_ctrl.scala 322:25] - node _T_1099 = dshr(fifo_valid, RdPtr) @[dma_ctrl.scala 324:38] - node _T_1100 = bits(_T_1099, 0, 0) @[dma_ctrl.scala 324:38] - node _T_1101 = dshr(fifo_done, RdPtr) @[dma_ctrl.scala 324:58] - node _T_1102 = bits(_T_1101, 0, 0) @[dma_ctrl.scala 324:58] - node _T_1103 = eq(_T_1102, UInt<1>("h00")) @[dma_ctrl.scala 324:48] - node _T_1104 = and(_T_1100, _T_1103) @[dma_ctrl.scala 324:46] - node _T_1105 = dshr(fifo_dbg, RdPtr) @[dma_ctrl.scala 324:76] - node _T_1106 = bits(_T_1105, 0, 0) @[dma_ctrl.scala 324:76] - node _T_1107 = and(_T_1104, _T_1106) @[dma_ctrl.scala 324:66] - node _T_1108 = or(dma_mem_addr_in_dccm, dma_mem_addr_in_iccm) @[dma_ctrl.scala 324:111] - node _T_1109 = or(_T_1108, dma_mem_addr_in_pic) @[dma_ctrl.scala 324:134] - node _T_1110 = not(_T_1109) @[dma_ctrl.scala 324:88] - node _T_1111 = bits(_T_1110, 0, 0) @[dma_ctrl.scala 324:164] - node _T_1112 = bits(dma_mem_sz_int, 1, 0) @[dma_ctrl.scala 324:184] - node _T_1113 = neq(_T_1112, UInt<2>("h02")) @[dma_ctrl.scala 324:191] - node _T_1114 = or(_T_1111, _T_1113) @[dma_ctrl.scala 324:167] - node _T_1115 = and(_T_1107, _T_1114) @[dma_ctrl.scala 324:84] - dma_dbg_cmd_error <= _T_1115 @[dma_ctrl.scala 324:25] - node _T_1116 = or(dma_mem_addr_in_dccm, dma_mem_addr_in_pic) @[dma_ctrl.scala 328:80] - node _T_1117 = and(dma_mem_req, _T_1116) @[dma_ctrl.scala 328:56] - node _T_1118 = geq(dma_nack_count, dma_nack_count_csr) @[dma_ctrl.scala 328:121] - node _T_1119 = and(_T_1117, _T_1118) @[dma_ctrl.scala 328:103] - io.dec_dma.tlu_dma.dma_dccm_stall_any <= _T_1119 @[dma_ctrl.scala 328:41] - node _T_1120 = and(dma_mem_req, dma_mem_addr_in_iccm) @[dma_ctrl.scala 329:56] - node _T_1121 = geq(dma_nack_count, dma_nack_count_csr) @[dma_ctrl.scala 329:97] - node _T_1122 = and(_T_1120, _T_1121) @[dma_ctrl.scala 329:79] - io.ifu_dma.dma_ifc.dma_iccm_stall_any <= _T_1122 @[dma_ctrl.scala 329:41] - io.dec_dma.tlu_dma.dma_iccm_stall_any <= io.ifu_dma.dma_ifc.dma_iccm_stall_any @[dma_ctrl.scala 330:41] - io.dec_dma.dctl_dma.dma_dccm_stall_any <= io.dec_dma.tlu_dma.dma_dccm_stall_any @[dma_ctrl.scala 331:42] - node _T_1123 = orr(fifo_valid) @[dma_ctrl.scala 334:30] - node _T_1124 = not(_T_1123) @[dma_ctrl.scala 334:17] - fifo_empty <= _T_1124 @[dma_ctrl.scala 334:14] - dma_nack_count_csr <= io.dec_dma.tlu_dma.dec_tlu_dma_qos_prty @[dma_ctrl.scala 338:22] - node _T_1125 = geq(dma_nack_count, dma_nack_count_csr) @[dma_ctrl.scala 339:45] - node _T_1126 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 339:115] - node _T_1127 = eq(_T_1126, UInt<1>("h00")) @[dma_ctrl.scala 339:77] - node _T_1128 = bits(_T_1127, 0, 0) @[Bitwise.scala 72:15] - node _T_1129 = mux(_T_1128, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_1130 = bits(dma_nack_count, 2, 0) @[dma_ctrl.scala 339:171] - node _T_1131 = and(_T_1129, _T_1130) @[dma_ctrl.scala 339:155] - node _T_1132 = bits(dma_mem_req, 0, 0) @[dma_ctrl.scala 339:196] - node _T_1133 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 339:243] - node _T_1134 = eq(_T_1133, UInt<1>("h00")) @[dma_ctrl.scala 339:205] - node _T_1135 = and(_T_1132, _T_1134) @[dma_ctrl.scala 339:203] - node _T_1136 = bits(dma_nack_count, 2, 0) @[dma_ctrl.scala 339:298] - node _T_1137 = add(_T_1136, UInt<1>("h01")) @[dma_ctrl.scala 339:304] - node _T_1138 = tail(_T_1137, 1) @[dma_ctrl.scala 339:304] - node _T_1139 = mux(_T_1135, _T_1138, UInt<1>("h00")) @[dma_ctrl.scala 339:182] - node dma_nack_count_d = mux(_T_1125, _T_1131, _T_1139) @[dma_ctrl.scala 339:29] - node _T_1140 = bits(dma_nack_count_d, 2, 0) @[dma_ctrl.scala 342:31] - node _T_1141 = bits(dma_mem_req, 0, 0) @[dma_ctrl.scala 342:55] - reg _T_1142 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_1141 : @[Reg.scala 28:19] - _T_1142 <= _T_1140 @[Reg.scala 28:23] + node _T_1059 = bits(dma_mem_addr_int, 2, 0) @[dma_ctrl.scala 314:26] + node _T_1060 = eq(_T_1059, UInt<3>("h04")) @[dma_ctrl.scala 314:32] + node _T_1061 = bits(dma_mem_byteen, 7, 4) @[dma_ctrl.scala 314:59] + node _T_1062 = bits(dma_mem_addr_int, 2, 0) @[dma_ctrl.scala 315:26] + node _T_1063 = eq(_T_1062, UInt<3>("h05")) @[dma_ctrl.scala 315:32] + node _T_1064 = bits(dma_mem_byteen, 7, 5) @[dma_ctrl.scala 315:59] + node _T_1065 = bits(dma_mem_addr_int, 2, 0) @[dma_ctrl.scala 316:26] + node _T_1066 = eq(_T_1065, UInt<3>("h06")) @[dma_ctrl.scala 316:32] + node _T_1067 = bits(dma_mem_byteen, 7, 6) @[dma_ctrl.scala 316:59] + node _T_1068 = bits(dma_mem_addr_int, 2, 0) @[dma_ctrl.scala 317:26] + node _T_1069 = eq(_T_1068, UInt<3>("h07")) @[dma_ctrl.scala 317:32] + node _T_1070 = bits(dma_mem_byteen, 7, 7) @[dma_ctrl.scala 317:59] + node _T_1071 = mux(_T_1048, _T_1049, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1072 = mux(_T_1051, _T_1052, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1073 = mux(_T_1054, _T_1055, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1074 = mux(_T_1057, _T_1058, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1075 = mux(_T_1060, _T_1061, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1076 = mux(_T_1063, _T_1064, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1077 = mux(_T_1066, _T_1067, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1078 = mux(_T_1069, _T_1070, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1079 = or(_T_1071, _T_1072) @[Mux.scala 27:72] + node _T_1080 = or(_T_1079, _T_1073) @[Mux.scala 27:72] + node _T_1081 = or(_T_1080, _T_1074) @[Mux.scala 27:72] + node _T_1082 = or(_T_1081, _T_1075) @[Mux.scala 27:72] + node _T_1083 = or(_T_1082, _T_1076) @[Mux.scala 27:72] + node _T_1084 = or(_T_1083, _T_1077) @[Mux.scala 27:72] + node _T_1085 = or(_T_1084, _T_1078) @[Mux.scala 27:72] + wire _T_1086 : UInt<4> @[Mux.scala 27:72] + _T_1086 <= _T_1085 @[Mux.scala 27:72] + node _T_1087 = neq(_T_1086, UInt<4>("h0f")) @[dma_ctrl.scala 317:66] + node _T_1088 = and(_T_1046, _T_1087) @[dma_ctrl.scala 310:78] + node _T_1089 = or(_T_1043, _T_1088) @[dma_ctrl.scala 309:145] + node _T_1090 = bits(dma_mem_sz_int, 2, 0) @[dma_ctrl.scala 318:62] + node _T_1091 = eq(_T_1090, UInt<2>("h03")) @[dma_ctrl.scala 318:69] + node _T_1092 = and(io.lsu_dma.dma_lsc_ctl.dma_mem_write, _T_1091) @[dma_ctrl.scala 318:45] + node _T_1093 = bits(dma_mem_byteen, 7, 0) @[dma_ctrl.scala 318:97] + node _T_1094 = eq(_T_1093, UInt<4>("h0f")) @[dma_ctrl.scala 318:103] + node _T_1095 = bits(dma_mem_byteen, 7, 0) @[dma_ctrl.scala 318:133] + node _T_1096 = eq(_T_1095, UInt<8>("h0f0")) @[dma_ctrl.scala 318:139] + node _T_1097 = or(_T_1094, _T_1096) @[dma_ctrl.scala 318:116] + node _T_1098 = bits(dma_mem_byteen, 7, 0) @[dma_ctrl.scala 318:169] + node _T_1099 = eq(_T_1098, UInt<8>("h0ff")) @[dma_ctrl.scala 318:175] + node _T_1100 = or(_T_1097, _T_1099) @[dma_ctrl.scala 318:152] + node _T_1101 = eq(_T_1100, UInt<1>("h00")) @[dma_ctrl.scala 318:80] + node _T_1102 = and(_T_1092, _T_1101) @[dma_ctrl.scala 318:78] + node _T_1103 = or(_T_1089, _T_1102) @[dma_ctrl.scala 317:79] + node _T_1104 = and(_T_1010, _T_1103) @[dma_ctrl.scala 304:87] + dma_alignment_error <= _T_1104 @[dma_ctrl.scala 304:25] + node _T_1105 = and(fifo_empty, dbg_dma_bubble_bus) @[dma_ctrl.scala 323:50] + io.dbg_dma_io.dma_dbg_ready <= _T_1105 @[dma_ctrl.scala 323:36] + node _T_1106 = dshr(fifo_valid, RspPtr) @[dma_ctrl.scala 324:39] + node _T_1107 = bits(_T_1106, 0, 0) @[dma_ctrl.scala 324:39] + node _T_1108 = dshr(fifo_dbg, RspPtr) @[dma_ctrl.scala 324:58] + node _T_1109 = bits(_T_1108, 0, 0) @[dma_ctrl.scala 324:58] + node _T_1110 = and(_T_1107, _T_1109) @[dma_ctrl.scala 324:48] + node _T_1111 = dshr(fifo_done, RspPtr) @[dma_ctrl.scala 324:78] + node _T_1112 = bits(_T_1111, 0, 0) @[dma_ctrl.scala 324:78] + node _T_1113 = and(_T_1110, _T_1112) @[dma_ctrl.scala 324:67] + io.dma_dbg_cmd_done <= _T_1113 @[dma_ctrl.scala 324:25] + node _T_1114 = bits(fifo_addr[RspPtr], 2, 2) @[dma_ctrl.scala 325:49] + node _T_1115 = bits(fifo_data[RspPtr], 63, 32) @[dma_ctrl.scala 325:71] + node _T_1116 = bits(fifo_data[RspPtr], 31, 0) @[dma_ctrl.scala 325:98] + node _T_1117 = mux(_T_1114, _T_1115, _T_1116) @[dma_ctrl.scala 325:31] + io.dma_dbg_rddata <= _T_1117 @[dma_ctrl.scala 325:25] + node _T_1118 = orr(fifo_error[RspPtr]) @[dma_ctrl.scala 326:47] + io.dma_dbg_cmd_fail <= _T_1118 @[dma_ctrl.scala 326:25] + node _T_1119 = dshr(fifo_valid, RdPtr) @[dma_ctrl.scala 328:38] + node _T_1120 = bits(_T_1119, 0, 0) @[dma_ctrl.scala 328:38] + node _T_1121 = dshr(fifo_done, RdPtr) @[dma_ctrl.scala 328:58] + node _T_1122 = bits(_T_1121, 0, 0) @[dma_ctrl.scala 328:58] + node _T_1123 = eq(_T_1122, UInt<1>("h00")) @[dma_ctrl.scala 328:48] + node _T_1124 = and(_T_1120, _T_1123) @[dma_ctrl.scala 328:46] + node _T_1125 = dshr(fifo_dbg, RdPtr) @[dma_ctrl.scala 328:76] + node _T_1126 = bits(_T_1125, 0, 0) @[dma_ctrl.scala 328:76] + node _T_1127 = and(_T_1124, _T_1126) @[dma_ctrl.scala 328:66] + node _T_1128 = or(dma_mem_addr_in_dccm, dma_mem_addr_in_iccm) @[dma_ctrl.scala 328:111] + node _T_1129 = or(_T_1128, dma_mem_addr_in_pic) @[dma_ctrl.scala 328:134] + node _T_1130 = not(_T_1129) @[dma_ctrl.scala 328:88] + node _T_1131 = bits(_T_1130, 0, 0) @[dma_ctrl.scala 328:164] + node _T_1132 = bits(dma_mem_sz_int, 1, 0) @[dma_ctrl.scala 328:184] + node _T_1133 = neq(_T_1132, UInt<2>("h02")) @[dma_ctrl.scala 328:191] + node _T_1134 = or(_T_1131, _T_1133) @[dma_ctrl.scala 328:167] + node _T_1135 = and(_T_1127, _T_1134) @[dma_ctrl.scala 328:84] + dma_dbg_cmd_error <= _T_1135 @[dma_ctrl.scala 328:25] + node _T_1136 = or(dma_mem_addr_in_dccm, dma_mem_addr_in_pic) @[dma_ctrl.scala 332:80] + node _T_1137 = and(dma_mem_req, _T_1136) @[dma_ctrl.scala 332:56] + node _T_1138 = geq(dma_nack_count, dma_nack_count_csr) @[dma_ctrl.scala 332:121] + node _T_1139 = and(_T_1137, _T_1138) @[dma_ctrl.scala 332:103] + io.dec_dma.tlu_dma.dma_dccm_stall_any <= _T_1139 @[dma_ctrl.scala 332:41] + node _T_1140 = and(dma_mem_req, dma_mem_addr_in_iccm) @[dma_ctrl.scala 333:56] + node _T_1141 = geq(dma_nack_count, dma_nack_count_csr) @[dma_ctrl.scala 333:97] + node _T_1142 = and(_T_1140, _T_1141) @[dma_ctrl.scala 333:79] + io.ifu_dma.dma_ifc.dma_iccm_stall_any <= _T_1142 @[dma_ctrl.scala 333:41] + io.dec_dma.tlu_dma.dma_iccm_stall_any <= io.ifu_dma.dma_ifc.dma_iccm_stall_any @[dma_ctrl.scala 334:41] + io.dec_dma.dctl_dma.dma_dccm_stall_any <= io.dec_dma.tlu_dma.dma_dccm_stall_any @[dma_ctrl.scala 335:42] + node _T_1143 = orr(fifo_valid) @[dma_ctrl.scala 338:30] + node _T_1144 = not(_T_1143) @[dma_ctrl.scala 338:17] + fifo_empty <= _T_1144 @[dma_ctrl.scala 338:14] + dma_nack_count_csr <= io.dec_dma.tlu_dma.dec_tlu_dma_qos_prty @[dma_ctrl.scala 342:22] + node _T_1145 = geq(dma_nack_count, dma_nack_count_csr) @[dma_ctrl.scala 343:45] + node _T_1146 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 343:115] + node _T_1147 = eq(_T_1146, UInt<1>("h00")) @[dma_ctrl.scala 343:77] + node _T_1148 = bits(_T_1147, 0, 0) @[Bitwise.scala 72:15] + node _T_1149 = mux(_T_1148, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] + node _T_1150 = bits(dma_nack_count, 2, 0) @[dma_ctrl.scala 343:171] + node _T_1151 = and(_T_1149, _T_1150) @[dma_ctrl.scala 343:155] + node _T_1152 = bits(dma_mem_req, 0, 0) @[dma_ctrl.scala 343:196] + node _T_1153 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 343:243] + node _T_1154 = eq(_T_1153, UInt<1>("h00")) @[dma_ctrl.scala 343:205] + node _T_1155 = and(_T_1152, _T_1154) @[dma_ctrl.scala 343:203] + node _T_1156 = bits(dma_nack_count, 2, 0) @[dma_ctrl.scala 343:298] + node _T_1157 = add(_T_1156, UInt<1>("h01")) @[dma_ctrl.scala 343:304] + node _T_1158 = tail(_T_1157, 1) @[dma_ctrl.scala 343:304] + node _T_1159 = mux(_T_1155, _T_1158, UInt<1>("h00")) @[dma_ctrl.scala 343:182] + node dma_nack_count_d = mux(_T_1145, _T_1151, _T_1159) @[dma_ctrl.scala 343:29] + node _T_1160 = bits(dma_nack_count_d, 2, 0) @[dma_ctrl.scala 346:31] + node _T_1161 = bits(dma_mem_req, 0, 0) @[dma_ctrl.scala 346:55] + reg _T_1162 : UInt, dma_free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1161 : @[Reg.scala 28:19] + _T_1162 <= _T_1160 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - dma_nack_count <= _T_1142 @[dma_ctrl.scala 341:22] - node _T_1143 = dshr(fifo_valid, RdPtr) @[dma_ctrl.scala 347:33] - node _T_1144 = bits(_T_1143, 0, 0) @[dma_ctrl.scala 347:33] - node _T_1145 = dshr(fifo_rpend, RdPtr) @[dma_ctrl.scala 347:54] - node _T_1146 = bits(_T_1145, 0, 0) @[dma_ctrl.scala 347:54] - node _T_1147 = eq(_T_1146, UInt<1>("h00")) @[dma_ctrl.scala 347:43] - node _T_1148 = and(_T_1144, _T_1147) @[dma_ctrl.scala 347:41] - node _T_1149 = dshr(fifo_done, RdPtr) @[dma_ctrl.scala 347:74] - node _T_1150 = bits(_T_1149, 0, 0) @[dma_ctrl.scala 347:74] - node _T_1151 = eq(_T_1150, UInt<1>("h00")) @[dma_ctrl.scala 347:64] - node _T_1152 = and(_T_1148, _T_1151) @[dma_ctrl.scala 347:62] - node _T_1153 = or(dma_address_error, dma_alignment_error) @[dma_ctrl.scala 347:104] - node _T_1154 = or(_T_1153, dma_dbg_cmd_error) @[dma_ctrl.scala 347:126] - node _T_1155 = eq(_T_1154, UInt<1>("h00")) @[dma_ctrl.scala 347:84] - node _T_1156 = and(_T_1152, _T_1155) @[dma_ctrl.scala 347:82] - dma_mem_req <= _T_1156 @[dma_ctrl.scala 347:20] - node _T_1157 = or(dma_mem_addr_in_dccm, dma_mem_addr_in_pic) @[dma_ctrl.scala 348:79] - node _T_1158 = and(dma_mem_req, _T_1157) @[dma_ctrl.scala 348:55] - node _T_1159 = and(_T_1158, io.lsu_dma.dccm_ready) @[dma_ctrl.scala 348:102] - io.lsu_dma.dma_lsc_ctl.dma_dccm_req <= _T_1159 @[dma_ctrl.scala 348:40] - node _T_1160 = and(dma_mem_req, dma_mem_addr_in_iccm) @[dma_ctrl.scala 349:55] - node _T_1161 = and(_T_1160, io.iccm_ready) @[dma_ctrl.scala 349:78] - io.ifu_dma.dma_mem_ctl.dma_iccm_req <= _T_1161 @[dma_ctrl.scala 349:40] - io.lsu_dma.dma_mem_tag <= RdPtr @[dma_ctrl.scala 350:28] - dma_mem_addr_int <= fifo_addr[RdPtr] @[dma_ctrl.scala 351:20] - dma_mem_sz_int <= fifo_sz[RdPtr] @[dma_ctrl.scala 352:20] - node _T_1162 = bits(dma_mem_byteen, 7, 0) @[dma_ctrl.scala 353:101] - node _T_1163 = eq(_T_1162, UInt<8>("h0f0")) @[dma_ctrl.scala 353:107] - node _T_1164 = and(io.lsu_dma.dma_lsc_ctl.dma_mem_write, _T_1163) @[dma_ctrl.scala 353:84] - node _T_1165 = bits(dma_mem_addr_int, 31, 3) @[dma_ctrl.scala 353:141] - node _T_1166 = bits(dma_mem_addr_int, 1, 0) @[dma_ctrl.scala 353:171] - node _T_1167 = cat(_T_1165, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_1168 = cat(_T_1167, _T_1166) @[Cat.scala 29:58] - node _T_1169 = bits(dma_mem_addr_int, 31, 0) @[dma_ctrl.scala 353:196] - node _T_1170 = mux(_T_1164, _T_1168, _T_1169) @[dma_ctrl.scala 353:46] - io.lsu_dma.dma_lsc_ctl.dma_mem_addr <= _T_1170 @[dma_ctrl.scala 353:40] - node _T_1171 = bits(dma_mem_byteen, 7, 0) @[dma_ctrl.scala 354:102] - node _T_1172 = eq(_T_1171, UInt<4>("h0f")) @[dma_ctrl.scala 354:108] - node _T_1173 = bits(dma_mem_byteen, 7, 0) @[dma_ctrl.scala 354:138] - node _T_1174 = eq(_T_1173, UInt<8>("h0f0")) @[dma_ctrl.scala 354:144] - node _T_1175 = or(_T_1172, _T_1174) @[dma_ctrl.scala 354:121] - node _T_1176 = and(io.lsu_dma.dma_lsc_ctl.dma_mem_write, _T_1175) @[dma_ctrl.scala 354:84] - node _T_1177 = bits(dma_mem_sz_int, 2, 0) @[dma_ctrl.scala 354:178] - node _T_1178 = mux(_T_1176, UInt<2>("h02"), _T_1177) @[dma_ctrl.scala 354:46] - io.lsu_dma.dma_lsc_ctl.dma_mem_sz <= _T_1178 @[dma_ctrl.scala 354:40] - dma_mem_byteen <= fifo_byteen[RdPtr] @[dma_ctrl.scala 355:20] - node _T_1179 = dshr(fifo_write, RdPtr) @[dma_ctrl.scala 356:53] - node _T_1180 = bits(_T_1179, 0, 0) @[dma_ctrl.scala 356:53] - io.lsu_dma.dma_lsc_ctl.dma_mem_write <= _T_1180 @[dma_ctrl.scala 356:40] - io.lsu_dma.dma_lsc_ctl.dma_mem_wdata <= fifo_data[RdPtr] @[dma_ctrl.scala 357:40] - node _T_1181 = eq(io.lsu_dma.dma_lsc_ctl.dma_mem_write, UInt<1>("h00")) @[dma_ctrl.scala 361:83] - node _T_1182 = and(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, _T_1181) @[dma_ctrl.scala 361:81] - io.dec_dma.tlu_dma.dma_pmu_dccm_read <= _T_1182 @[dma_ctrl.scala 361:42] - node _T_1183 = and(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[dma_ctrl.scala 362:81] - io.dec_dma.tlu_dma.dma_pmu_dccm_write <= _T_1183 @[dma_ctrl.scala 362:42] - node _T_1184 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 363:82] - node _T_1185 = eq(io.lsu_dma.dma_lsc_ctl.dma_mem_write, UInt<1>("h00")) @[dma_ctrl.scala 363:123] - node _T_1186 = and(_T_1184, _T_1185) @[dma_ctrl.scala 363:121] - io.dec_dma.tlu_dma.dma_pmu_any_read <= _T_1186 @[dma_ctrl.scala 363:42] - node _T_1187 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 364:82] - node _T_1188 = and(_T_1187, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[dma_ctrl.scala 364:121] - io.dec_dma.tlu_dma.dma_pmu_any_write <= _T_1188 @[dma_ctrl.scala 364:42] - reg _T_1189 : UInt<1>, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 369:12] - _T_1189 <= fifo_full_spec @[dma_ctrl.scala 369:12] - fifo_full <= _T_1189 @[dma_ctrl.scala 368:22] - reg _T_1190 : UInt<1>, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 373:12] - _T_1190 <= io.dbg_dma_io.dbg_dma_bubble @[dma_ctrl.scala 373:12] - dbg_dma_bubble_bus <= _T_1190 @[dma_ctrl.scala 372:22] - reg _T_1191 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 377:12] - _T_1191 <= io.dma_dbg_cmd_done @[dma_ctrl.scala 377:12] - dma_dbg_cmd_done_q <= _T_1191 @[dma_ctrl.scala 376:22] - node _T_1192 = and(bus_cmd_valid, io.dma_bus_clk_en) @[dma_ctrl.scala 382:44] - node _T_1193 = or(_T_1192, io.dbg_dma.dbg_ib.dbg_cmd_valid) @[dma_ctrl.scala 382:65] - node dma_buffer_c1_clken = or(_T_1193, io.clk_override) @[dma_ctrl.scala 382:99] - node _T_1194 = or(bus_cmd_valid, bus_rsp_valid) @[dma_ctrl.scala 383:44] - node _T_1195 = or(_T_1194, io.dbg_dma.dbg_ib.dbg_cmd_valid) @[dma_ctrl.scala 383:60] - node _T_1196 = or(_T_1195, io.dma_dbg_cmd_done) @[dma_ctrl.scala 383:94] - node _T_1197 = or(_T_1196, dma_dbg_cmd_done_q) @[dma_ctrl.scala 383:116] - node _T_1198 = orr(fifo_valid) @[dma_ctrl.scala 383:151] - node _T_1199 = or(_T_1197, _T_1198) @[dma_ctrl.scala 383:137] - node dma_free_clken = or(_T_1199, io.clk_override) @[dma_ctrl.scala 383:156] - inst dma_buffer_c1cgc of rvclkhdr_10 @[dma_ctrl.scala 385:32] + dma_nack_count <= _T_1162 @[dma_ctrl.scala 345:22] + node _T_1163 = dshr(fifo_valid, RdPtr) @[dma_ctrl.scala 351:33] + node _T_1164 = bits(_T_1163, 0, 0) @[dma_ctrl.scala 351:33] + node _T_1165 = dshr(fifo_rpend, RdPtr) @[dma_ctrl.scala 351:54] + node _T_1166 = bits(_T_1165, 0, 0) @[dma_ctrl.scala 351:54] + node _T_1167 = eq(_T_1166, UInt<1>("h00")) @[dma_ctrl.scala 351:43] + node _T_1168 = and(_T_1164, _T_1167) @[dma_ctrl.scala 351:41] + node _T_1169 = dshr(fifo_done, RdPtr) @[dma_ctrl.scala 351:74] + node _T_1170 = bits(_T_1169, 0, 0) @[dma_ctrl.scala 351:74] + node _T_1171 = eq(_T_1170, UInt<1>("h00")) @[dma_ctrl.scala 351:64] + node _T_1172 = and(_T_1168, _T_1171) @[dma_ctrl.scala 351:62] + node _T_1173 = or(dma_address_error, dma_alignment_error) @[dma_ctrl.scala 351:104] + node _T_1174 = or(_T_1173, dma_dbg_cmd_error) @[dma_ctrl.scala 351:126] + node _T_1175 = eq(_T_1174, UInt<1>("h00")) @[dma_ctrl.scala 351:84] + node _T_1176 = and(_T_1172, _T_1175) @[dma_ctrl.scala 351:82] + dma_mem_req <= _T_1176 @[dma_ctrl.scala 351:20] + node _T_1177 = or(dma_mem_addr_in_dccm, dma_mem_addr_in_pic) @[dma_ctrl.scala 352:79] + node _T_1178 = and(dma_mem_req, _T_1177) @[dma_ctrl.scala 352:55] + node _T_1179 = and(_T_1178, io.lsu_dma.dccm_ready) @[dma_ctrl.scala 352:102] + io.lsu_dma.dma_lsc_ctl.dma_dccm_req <= _T_1179 @[dma_ctrl.scala 352:40] + node _T_1180 = and(dma_mem_req, dma_mem_addr_in_iccm) @[dma_ctrl.scala 353:55] + node _T_1181 = and(_T_1180, io.iccm_ready) @[dma_ctrl.scala 353:78] + io.ifu_dma.dma_mem_ctl.dma_iccm_req <= _T_1181 @[dma_ctrl.scala 353:40] + io.lsu_dma.dma_mem_tag <= RdPtr @[dma_ctrl.scala 354:28] + dma_mem_addr_int <= fifo_addr[RdPtr] @[dma_ctrl.scala 355:20] + dma_mem_sz_int <= fifo_sz[RdPtr] @[dma_ctrl.scala 356:20] + node _T_1182 = bits(dma_mem_byteen, 7, 0) @[dma_ctrl.scala 357:101] + node _T_1183 = eq(_T_1182, UInt<8>("h0f0")) @[dma_ctrl.scala 357:107] + node _T_1184 = and(io.lsu_dma.dma_lsc_ctl.dma_mem_write, _T_1183) @[dma_ctrl.scala 357:84] + node _T_1185 = bits(dma_mem_addr_int, 31, 3) @[dma_ctrl.scala 357:141] + node _T_1186 = bits(dma_mem_addr_int, 1, 0) @[dma_ctrl.scala 357:171] + node _T_1187 = cat(_T_1185, UInt<1>("h01")) @[Cat.scala 29:58] + node _T_1188 = cat(_T_1187, _T_1186) @[Cat.scala 29:58] + node _T_1189 = bits(dma_mem_addr_int, 31, 0) @[dma_ctrl.scala 357:196] + node _T_1190 = mux(_T_1184, _T_1188, _T_1189) @[dma_ctrl.scala 357:46] + io.lsu_dma.dma_lsc_ctl.dma_mem_addr <= _T_1190 @[dma_ctrl.scala 357:40] + node _T_1191 = bits(dma_mem_byteen, 7, 0) @[dma_ctrl.scala 358:102] + node _T_1192 = eq(_T_1191, UInt<4>("h0f")) @[dma_ctrl.scala 358:108] + node _T_1193 = bits(dma_mem_byteen, 7, 0) @[dma_ctrl.scala 358:138] + node _T_1194 = eq(_T_1193, UInt<8>("h0f0")) @[dma_ctrl.scala 358:144] + node _T_1195 = or(_T_1192, _T_1194) @[dma_ctrl.scala 358:121] + node _T_1196 = and(io.lsu_dma.dma_lsc_ctl.dma_mem_write, _T_1195) @[dma_ctrl.scala 358:84] + node _T_1197 = bits(dma_mem_sz_int, 2, 0) @[dma_ctrl.scala 358:178] + node _T_1198 = mux(_T_1196, UInt<2>("h02"), _T_1197) @[dma_ctrl.scala 358:46] + io.lsu_dma.dma_lsc_ctl.dma_mem_sz <= _T_1198 @[dma_ctrl.scala 358:40] + dma_mem_byteen <= fifo_byteen[RdPtr] @[dma_ctrl.scala 359:20] + node _T_1199 = dshr(fifo_write, RdPtr) @[dma_ctrl.scala 360:53] + node _T_1200 = bits(_T_1199, 0, 0) @[dma_ctrl.scala 360:53] + io.lsu_dma.dma_lsc_ctl.dma_mem_write <= _T_1200 @[dma_ctrl.scala 360:40] + io.lsu_dma.dma_lsc_ctl.dma_mem_wdata <= fifo_data[RdPtr] @[dma_ctrl.scala 361:40] + node _T_1201 = eq(io.lsu_dma.dma_lsc_ctl.dma_mem_write, UInt<1>("h00")) @[dma_ctrl.scala 365:83] + node _T_1202 = and(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, _T_1201) @[dma_ctrl.scala 365:81] + io.dec_dma.tlu_dma.dma_pmu_dccm_read <= _T_1202 @[dma_ctrl.scala 365:42] + node _T_1203 = and(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[dma_ctrl.scala 366:81] + io.dec_dma.tlu_dma.dma_pmu_dccm_write <= _T_1203 @[dma_ctrl.scala 366:42] + node _T_1204 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 367:82] + node _T_1205 = eq(io.lsu_dma.dma_lsc_ctl.dma_mem_write, UInt<1>("h00")) @[dma_ctrl.scala 367:123] + node _T_1206 = and(_T_1204, _T_1205) @[dma_ctrl.scala 367:121] + io.dec_dma.tlu_dma.dma_pmu_any_read <= _T_1206 @[dma_ctrl.scala 367:42] + node _T_1207 = or(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.ifu_dma.dma_mem_ctl.dma_iccm_req) @[dma_ctrl.scala 368:82] + node _T_1208 = and(_T_1207, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[dma_ctrl.scala 368:121] + io.dec_dma.tlu_dma.dma_pmu_any_write <= _T_1208 @[dma_ctrl.scala 368:42] + reg _T_1209 : UInt<1>, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 373:12] + _T_1209 <= fifo_full_spec @[dma_ctrl.scala 373:12] + fifo_full <= _T_1209 @[dma_ctrl.scala 372:22] + reg _T_1210 : UInt<1>, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 377:12] + _T_1210 <= io.dbg_dma_io.dbg_dma_bubble @[dma_ctrl.scala 377:12] + dbg_dma_bubble_bus <= _T_1210 @[dma_ctrl.scala 376:22] + reg _T_1211 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 381:12] + _T_1211 <= io.dma_dbg_cmd_done @[dma_ctrl.scala 381:12] + dma_dbg_cmd_done_q <= _T_1211 @[dma_ctrl.scala 380:22] + node _T_1212 = and(bus_cmd_valid, io.dma_bus_clk_en) @[dma_ctrl.scala 386:44] + node _T_1213 = or(_T_1212, io.dbg_dma.dbg_ib.dbg_cmd_valid) @[dma_ctrl.scala 386:65] + node dma_buffer_c1_clken = or(_T_1213, io.clk_override) @[dma_ctrl.scala 386:99] + node _T_1214 = or(bus_cmd_valid, bus_rsp_valid) @[dma_ctrl.scala 387:44] + node _T_1215 = or(_T_1214, io.dbg_dma.dbg_ib.dbg_cmd_valid) @[dma_ctrl.scala 387:60] + node _T_1216 = or(_T_1215, io.dma_dbg_cmd_done) @[dma_ctrl.scala 387:94] + node _T_1217 = or(_T_1216, dma_dbg_cmd_done_q) @[dma_ctrl.scala 387:116] + node _T_1218 = orr(fifo_valid) @[dma_ctrl.scala 387:151] + node _T_1219 = or(_T_1217, _T_1218) @[dma_ctrl.scala 387:137] + node dma_free_clken = or(_T_1219, io.clk_override) @[dma_ctrl.scala 387:156] + inst dma_buffer_c1cgc of rvclkhdr_10 @[dma_ctrl.scala 389:32] dma_buffer_c1cgc.clock <= clock dma_buffer_c1cgc.reset <= reset - dma_buffer_c1cgc.io.en <= dma_buffer_c1_clken @[dma_ctrl.scala 386:33] - dma_buffer_c1cgc.io.scan_mode <= io.scan_mode @[dma_ctrl.scala 387:33] - dma_buffer_c1cgc.io.clk <= clock @[dma_ctrl.scala 388:33] - dma_buffer_c1_clk <= dma_buffer_c1cgc.io.l1clk @[dma_ctrl.scala 389:33] - inst dma_free_cgc of rvclkhdr_11 @[dma_ctrl.scala 391:28] + dma_buffer_c1cgc.io.en <= dma_buffer_c1_clken @[dma_ctrl.scala 390:33] + dma_buffer_c1cgc.io.scan_mode <= io.scan_mode @[dma_ctrl.scala 391:33] + dma_buffer_c1cgc.io.clk <= clock @[dma_ctrl.scala 392:33] + dma_buffer_c1_clk <= dma_buffer_c1cgc.io.l1clk @[dma_ctrl.scala 393:33] + inst dma_free_cgc of rvclkhdr_11 @[dma_ctrl.scala 395:28] dma_free_cgc.clock <= clock dma_free_cgc.reset <= reset - dma_free_cgc.io.en <= dma_free_clken @[dma_ctrl.scala 392:29] - dma_free_cgc.io.scan_mode <= io.scan_mode @[dma_ctrl.scala 393:29] - dma_free_cgc.io.clk <= clock @[dma_ctrl.scala 394:29] - dma_free_clk <= dma_free_cgc.io.l1clk @[dma_ctrl.scala 395:29] - inst dma_bus_cgc of rvclkhdr_12 @[dma_ctrl.scala 397:27] + dma_free_cgc.io.en <= dma_free_clken @[dma_ctrl.scala 396:29] + dma_free_cgc.io.scan_mode <= io.scan_mode @[dma_ctrl.scala 397:29] + dma_free_cgc.io.clk <= clock @[dma_ctrl.scala 398:29] + dma_free_clk <= dma_free_cgc.io.l1clk @[dma_ctrl.scala 399:29] + inst dma_bus_cgc of rvclkhdr_12 @[dma_ctrl.scala 401:27] dma_bus_cgc.clock <= clock dma_bus_cgc.reset <= reset - dma_bus_cgc.io.en <= io.dma_bus_clk_en @[dma_ctrl.scala 398:28] - dma_bus_cgc.io.scan_mode <= io.scan_mode @[dma_ctrl.scala 399:28] - dma_bus_cgc.io.clk <= clock @[dma_ctrl.scala 400:28] - dma_bus_clk <= dma_bus_cgc.io.l1clk @[dma_ctrl.scala 401:28] - node wrbuf_en = and(io.dma_axi.aw.valid, io.dma_axi.aw.ready) @[dma_ctrl.scala 405:47] - node wrbuf_data_en = and(io.dma_axi.w.valid, io.dma_axi.w.ready) @[dma_ctrl.scala 406:46] - node wrbuf_cmd_sent = and(axi_mstr_prty_en, bus_cmd_write) @[dma_ctrl.scala 407:40] - node _T_1200 = bits(wrbuf_cmd_sent, 0, 0) @[dma_ctrl.scala 408:42] - node _T_1201 = eq(wrbuf_en, UInt<1>("h00")) @[dma_ctrl.scala 408:51] - node wrbuf_rst = and(_T_1200, _T_1201) @[dma_ctrl.scala 408:49] - node _T_1202 = bits(wrbuf_cmd_sent, 0, 0) @[dma_ctrl.scala 409:42] - node _T_1203 = eq(wrbuf_data_en, UInt<1>("h00")) @[dma_ctrl.scala 409:51] - node wrbuf_data_rst = and(_T_1202, _T_1203) @[dma_ctrl.scala 409:49] - node _T_1204 = mux(wrbuf_en, UInt<1>("h01"), wrbuf_vld) @[dma_ctrl.scala 411:63] - node _T_1205 = eq(wrbuf_rst, UInt<1>("h00")) @[dma_ctrl.scala 411:92] - node _T_1206 = and(_T_1204, _T_1205) @[dma_ctrl.scala 411:90] - reg _T_1207 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 411:59] - _T_1207 <= _T_1206 @[dma_ctrl.scala 411:59] - wrbuf_vld <= _T_1207 @[dma_ctrl.scala 411:25] - node _T_1208 = mux(wrbuf_data_en, UInt<1>("h01"), wrbuf_data_vld) @[dma_ctrl.scala 413:63] - node _T_1209 = eq(wrbuf_data_rst, UInt<1>("h00")) @[dma_ctrl.scala 413:102] - node _T_1210 = and(_T_1208, _T_1209) @[dma_ctrl.scala 413:100] - reg _T_1211 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 413:59] - _T_1211 <= _T_1210 @[dma_ctrl.scala 413:59] - wrbuf_data_vld <= _T_1211 @[dma_ctrl.scala 413:25] + dma_bus_cgc.io.en <= io.dma_bus_clk_en @[dma_ctrl.scala 402:28] + dma_bus_cgc.io.scan_mode <= io.scan_mode @[dma_ctrl.scala 403:28] + dma_bus_cgc.io.clk <= clock @[dma_ctrl.scala 404:28] + dma_bus_clk <= dma_bus_cgc.io.l1clk @[dma_ctrl.scala 405:28] + node wrbuf_en = and(io.dma_axi.aw.valid, io.dma_axi.aw.ready) @[dma_ctrl.scala 409:47] + node wrbuf_data_en = and(io.dma_axi.w.valid, io.dma_axi.w.ready) @[dma_ctrl.scala 410:46] + node wrbuf_cmd_sent = and(axi_mstr_prty_en, bus_cmd_write) @[dma_ctrl.scala 411:40] + node _T_1220 = bits(wrbuf_cmd_sent, 0, 0) @[dma_ctrl.scala 412:42] + node _T_1221 = eq(wrbuf_en, UInt<1>("h00")) @[dma_ctrl.scala 412:51] + node wrbuf_rst = and(_T_1220, _T_1221) @[dma_ctrl.scala 412:49] + node _T_1222 = bits(wrbuf_cmd_sent, 0, 0) @[dma_ctrl.scala 413:42] + node _T_1223 = eq(wrbuf_data_en, UInt<1>("h00")) @[dma_ctrl.scala 413:51] + node wrbuf_data_rst = and(_T_1222, _T_1223) @[dma_ctrl.scala 413:49] + node _T_1224 = mux(wrbuf_en, UInt<1>("h01"), wrbuf_vld) @[dma_ctrl.scala 415:63] + node _T_1225 = eq(wrbuf_rst, UInt<1>("h00")) @[dma_ctrl.scala 415:92] + node _T_1226 = and(_T_1224, _T_1225) @[dma_ctrl.scala 415:90] + reg _T_1227 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 415:59] + _T_1227 <= _T_1226 @[dma_ctrl.scala 415:59] + wrbuf_vld <= _T_1227 @[dma_ctrl.scala 415:25] + node _T_1228 = mux(wrbuf_data_en, UInt<1>("h01"), wrbuf_data_vld) @[dma_ctrl.scala 417:63] + node _T_1229 = eq(wrbuf_data_rst, UInt<1>("h00")) @[dma_ctrl.scala 417:102] + node _T_1230 = and(_T_1228, _T_1229) @[dma_ctrl.scala 417:100] + reg _T_1231 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 417:59] + _T_1231 <= _T_1230 @[dma_ctrl.scala 417:59] + wrbuf_data_vld <= _T_1231 @[dma_ctrl.scala 417:25] reg wrbuf_tag : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when wrbuf_en : @[Reg.scala 28:19] wrbuf_tag <= io.dma_axi.aw.bits.id @[Reg.scala 28:23] @@ -2135,21 +2155,21 @@ circuit dma_ctrl : when wrbuf_en : @[Reg.scala 28:19] wrbuf_sz <= io.dma_axi.aw.bits.size @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_1212 = and(wrbuf_en, io.dma_bus_clk_en) @[dma_ctrl.scala 423:68] + node _T_1232 = and(wrbuf_en, io.dma_bus_clk_en) @[dma_ctrl.scala 427:68] inst rvclkhdr_10 of rvclkhdr_13 @[lib.scala 352:23] rvclkhdr_10.clock <= clock rvclkhdr_10.reset <= reset rvclkhdr_10.io.clk <= clock @[lib.scala 354:18] - rvclkhdr_10.io.en <= _T_1212 @[lib.scala 355:17] + rvclkhdr_10.io.en <= _T_1232 @[lib.scala 355:17] rvclkhdr_10.io.scan_mode <= io.scan_mode @[lib.scala 356:24] reg wrbuf_addr : UInt, rvclkhdr_10.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] wrbuf_addr <= io.dma_axi.aw.bits.addr @[lib.scala 358:16] - node _T_1213 = and(wrbuf_data_en, io.dma_bus_clk_en) @[dma_ctrl.scala 425:72] + node _T_1233 = and(wrbuf_data_en, io.dma_bus_clk_en) @[dma_ctrl.scala 429:72] inst rvclkhdr_11 of rvclkhdr_14 @[lib.scala 352:23] rvclkhdr_11.clock <= clock rvclkhdr_11.reset <= reset rvclkhdr_11.io.clk <= clock @[lib.scala 354:18] - rvclkhdr_11.io.en <= _T_1213 @[lib.scala 355:17] + rvclkhdr_11.io.en <= _T_1233 @[lib.scala 355:17] rvclkhdr_11.io.scan_mode <= io.scan_mode @[lib.scala 356:24] reg wrbuf_data : UInt, rvclkhdr_11.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] wrbuf_data <= io.dma_axi.w.bits.data @[lib.scala 358:16] @@ -2157,18 +2177,18 @@ circuit dma_ctrl : when wrbuf_data_en : @[Reg.scala 28:19] wrbuf_byteen <= io.dma_axi.w.bits.strb @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node rdbuf_en = and(io.dma_axi.ar.valid, io.dma_axi.ar.ready) @[dma_ctrl.scala 433:59] - node _T_1214 = eq(bus_cmd_write, UInt<1>("h00")) @[dma_ctrl.scala 434:44] - node rdbuf_cmd_sent = and(axi_mstr_prty_en, _T_1214) @[dma_ctrl.scala 434:42] - node _T_1215 = bits(rdbuf_cmd_sent, 0, 0) @[dma_ctrl.scala 435:54] - node _T_1216 = eq(rdbuf_en, UInt<1>("h00")) @[dma_ctrl.scala 435:63] - node rdbuf_rst = and(_T_1215, _T_1216) @[dma_ctrl.scala 435:61] - node _T_1217 = mux(rdbuf_en, UInt<1>("h01"), rdbuf_vld) @[dma_ctrl.scala 437:51] - node _T_1218 = eq(rdbuf_rst, UInt<1>("h00")) @[dma_ctrl.scala 437:80] - node _T_1219 = and(_T_1217, _T_1218) @[dma_ctrl.scala 437:78] - reg _T_1220 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 437:47] - _T_1220 <= _T_1219 @[dma_ctrl.scala 437:47] - rdbuf_vld <= _T_1220 @[dma_ctrl.scala 437:13] + node rdbuf_en = and(io.dma_axi.ar.valid, io.dma_axi.ar.ready) @[dma_ctrl.scala 437:59] + node _T_1234 = eq(bus_cmd_write, UInt<1>("h00")) @[dma_ctrl.scala 438:44] + node rdbuf_cmd_sent = and(axi_mstr_prty_en, _T_1234) @[dma_ctrl.scala 438:42] + node _T_1235 = bits(rdbuf_cmd_sent, 0, 0) @[dma_ctrl.scala 439:54] + node _T_1236 = eq(rdbuf_en, UInt<1>("h00")) @[dma_ctrl.scala 439:63] + node rdbuf_rst = and(_T_1235, _T_1236) @[dma_ctrl.scala 439:61] + node _T_1237 = mux(rdbuf_en, UInt<1>("h01"), rdbuf_vld) @[dma_ctrl.scala 441:51] + node _T_1238 = eq(rdbuf_rst, UInt<1>("h00")) @[dma_ctrl.scala 441:80] + node _T_1239 = and(_T_1237, _T_1238) @[dma_ctrl.scala 441:78] + reg _T_1240 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[dma_ctrl.scala 441:47] + _T_1240 <= _T_1239 @[dma_ctrl.scala 441:47] + rdbuf_vld <= _T_1240 @[dma_ctrl.scala 441:13] reg rdbuf_tag : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when rdbuf_en : @[Reg.scala 28:19] rdbuf_tag <= io.dma_axi.ar.bits.id @[Reg.scala 28:23] @@ -2177,100 +2197,100 @@ circuit dma_ctrl : when rdbuf_en : @[Reg.scala 28:19] rdbuf_sz <= io.dma_axi.ar.bits.size @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_1221 = and(rdbuf_en, io.dma_bus_clk_en) @[dma_ctrl.scala 447:61] + node _T_1241 = and(rdbuf_en, io.dma_bus_clk_en) @[dma_ctrl.scala 451:61] inst rvclkhdr_12 of rvclkhdr_15 @[lib.scala 352:23] rvclkhdr_12.clock <= clock rvclkhdr_12.reset <= reset rvclkhdr_12.io.clk <= clock @[lib.scala 354:18] - rvclkhdr_12.io.en <= _T_1221 @[lib.scala 355:17] + rvclkhdr_12.io.en <= _T_1241 @[lib.scala 355:17] rvclkhdr_12.io.scan_mode <= io.scan_mode @[lib.scala 356:24] reg rdbuf_addr : UInt, rvclkhdr_12.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] rdbuf_addr <= io.dma_axi.ar.bits.addr @[lib.scala 358:16] - node _T_1222 = eq(wrbuf_cmd_sent, UInt<1>("h00")) @[dma_ctrl.scala 449:44] - node _T_1223 = and(wrbuf_vld, _T_1222) @[dma_ctrl.scala 449:42] - node _T_1224 = not(_T_1223) @[dma_ctrl.scala 449:30] - io.dma_axi.aw.ready <= _T_1224 @[dma_ctrl.scala 449:27] - node _T_1225 = eq(wrbuf_cmd_sent, UInt<1>("h00")) @[dma_ctrl.scala 450:49] - node _T_1226 = and(wrbuf_data_vld, _T_1225) @[dma_ctrl.scala 450:47] - node _T_1227 = not(_T_1226) @[dma_ctrl.scala 450:30] - io.dma_axi.w.ready <= _T_1227 @[dma_ctrl.scala 450:27] - node _T_1228 = eq(rdbuf_cmd_sent, UInt<1>("h00")) @[dma_ctrl.scala 451:44] - node _T_1229 = and(rdbuf_vld, _T_1228) @[dma_ctrl.scala 451:42] - node _T_1230 = not(_T_1229) @[dma_ctrl.scala 451:30] - io.dma_axi.ar.ready <= _T_1230 @[dma_ctrl.scala 451:27] - node _T_1231 = and(wrbuf_vld, wrbuf_data_vld) @[dma_ctrl.scala 455:51] - node _T_1232 = or(_T_1231, rdbuf_vld) @[dma_ctrl.scala 455:69] - bus_cmd_valid <= _T_1232 @[dma_ctrl.scala 455:37] - node _T_1233 = and(bus_cmd_valid, dma_fifo_ready) @[dma_ctrl.scala 456:54] - axi_mstr_prty_en <= _T_1233 @[dma_ctrl.scala 456:37] - bus_cmd_write <= axi_mstr_sel @[dma_ctrl.scala 457:37] - bus_cmd_posted_write <= UInt<1>("h00") @[dma_ctrl.scala 458:25] - node _T_1234 = bits(axi_mstr_sel, 0, 0) @[dma_ctrl.scala 459:57] - node _T_1235 = mux(_T_1234, wrbuf_addr, rdbuf_addr) @[dma_ctrl.scala 459:43] - bus_cmd_addr <= _T_1235 @[dma_ctrl.scala 459:37] - node _T_1236 = bits(axi_mstr_sel, 0, 0) @[dma_ctrl.scala 460:59] - node _T_1237 = mux(_T_1236, wrbuf_sz, rdbuf_sz) @[dma_ctrl.scala 460:45] - bus_cmd_sz <= _T_1237 @[dma_ctrl.scala 460:39] - bus_cmd_wdata <= wrbuf_data @[dma_ctrl.scala 461:37] - bus_cmd_byteen <= wrbuf_byteen @[dma_ctrl.scala 462:37] - node _T_1238 = bits(axi_mstr_sel, 0, 0) @[dma_ctrl.scala 463:57] - node _T_1239 = mux(_T_1238, wrbuf_tag, rdbuf_tag) @[dma_ctrl.scala 463:43] - bus_cmd_tag <= _T_1239 @[dma_ctrl.scala 463:37] - bus_cmd_mid <= UInt<1>("h00") @[dma_ctrl.scala 464:37] - bus_cmd_prty <= UInt<1>("h00") @[dma_ctrl.scala 465:37] - node _T_1240 = and(wrbuf_vld, wrbuf_data_vld) @[dma_ctrl.scala 469:43] - node _T_1241 = and(_T_1240, rdbuf_vld) @[dma_ctrl.scala 469:60] - node _T_1242 = eq(_T_1241, UInt<1>("h01")) @[dma_ctrl.scala 469:73] - node _T_1243 = and(wrbuf_vld, wrbuf_data_vld) @[dma_ctrl.scala 469:111] - node _T_1244 = mux(_T_1242, axi_mstr_priority, _T_1243) @[dma_ctrl.scala 469:31] - axi_mstr_sel <= _T_1244 @[dma_ctrl.scala 469:25] - node axi_mstr_prty_in = not(axi_mstr_priority) @[dma_ctrl.scala 470:27] - node _T_1245 = bits(axi_mstr_prty_en, 0, 0) @[dma_ctrl.scala 474:55] - reg _T_1246 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_1245 : @[Reg.scala 28:19] - _T_1246 <= axi_mstr_prty_in @[Reg.scala 28:23] + node _T_1242 = eq(wrbuf_cmd_sent, UInt<1>("h00")) @[dma_ctrl.scala 453:44] + node _T_1243 = and(wrbuf_vld, _T_1242) @[dma_ctrl.scala 453:42] + node _T_1244 = not(_T_1243) @[dma_ctrl.scala 453:30] + io.dma_axi.aw.ready <= _T_1244 @[dma_ctrl.scala 453:27] + node _T_1245 = eq(wrbuf_cmd_sent, UInt<1>("h00")) @[dma_ctrl.scala 454:49] + node _T_1246 = and(wrbuf_data_vld, _T_1245) @[dma_ctrl.scala 454:47] + node _T_1247 = not(_T_1246) @[dma_ctrl.scala 454:30] + io.dma_axi.w.ready <= _T_1247 @[dma_ctrl.scala 454:27] + node _T_1248 = eq(rdbuf_cmd_sent, UInt<1>("h00")) @[dma_ctrl.scala 455:44] + node _T_1249 = and(rdbuf_vld, _T_1248) @[dma_ctrl.scala 455:42] + node _T_1250 = not(_T_1249) @[dma_ctrl.scala 455:30] + io.dma_axi.ar.ready <= _T_1250 @[dma_ctrl.scala 455:27] + node _T_1251 = and(wrbuf_vld, wrbuf_data_vld) @[dma_ctrl.scala 459:51] + node _T_1252 = or(_T_1251, rdbuf_vld) @[dma_ctrl.scala 459:69] + bus_cmd_valid <= _T_1252 @[dma_ctrl.scala 459:37] + node _T_1253 = and(bus_cmd_valid, dma_fifo_ready) @[dma_ctrl.scala 460:54] + axi_mstr_prty_en <= _T_1253 @[dma_ctrl.scala 460:37] + bus_cmd_write <= axi_mstr_sel @[dma_ctrl.scala 461:37] + bus_cmd_posted_write <= UInt<1>("h00") @[dma_ctrl.scala 462:25] + node _T_1254 = bits(axi_mstr_sel, 0, 0) @[dma_ctrl.scala 463:57] + node _T_1255 = mux(_T_1254, wrbuf_addr, rdbuf_addr) @[dma_ctrl.scala 463:43] + bus_cmd_addr <= _T_1255 @[dma_ctrl.scala 463:37] + node _T_1256 = bits(axi_mstr_sel, 0, 0) @[dma_ctrl.scala 464:59] + node _T_1257 = mux(_T_1256, wrbuf_sz, rdbuf_sz) @[dma_ctrl.scala 464:45] + bus_cmd_sz <= _T_1257 @[dma_ctrl.scala 464:39] + bus_cmd_wdata <= wrbuf_data @[dma_ctrl.scala 465:37] + bus_cmd_byteen <= wrbuf_byteen @[dma_ctrl.scala 466:37] + node _T_1258 = bits(axi_mstr_sel, 0, 0) @[dma_ctrl.scala 467:57] + node _T_1259 = mux(_T_1258, wrbuf_tag, rdbuf_tag) @[dma_ctrl.scala 467:43] + bus_cmd_tag <= _T_1259 @[dma_ctrl.scala 467:37] + bus_cmd_mid <= UInt<1>("h00") @[dma_ctrl.scala 468:37] + bus_cmd_prty <= UInt<1>("h00") @[dma_ctrl.scala 469:37] + node _T_1260 = and(wrbuf_vld, wrbuf_data_vld) @[dma_ctrl.scala 473:43] + node _T_1261 = and(_T_1260, rdbuf_vld) @[dma_ctrl.scala 473:60] + node _T_1262 = eq(_T_1261, UInt<1>("h01")) @[dma_ctrl.scala 473:73] + node _T_1263 = and(wrbuf_vld, wrbuf_data_vld) @[dma_ctrl.scala 473:111] + node _T_1264 = mux(_T_1262, axi_mstr_priority, _T_1263) @[dma_ctrl.scala 473:31] + axi_mstr_sel <= _T_1264 @[dma_ctrl.scala 473:25] + node axi_mstr_prty_in = not(axi_mstr_priority) @[dma_ctrl.scala 474:27] + node _T_1265 = bits(axi_mstr_prty_en, 0, 0) @[dma_ctrl.scala 478:55] + reg _T_1266 : UInt, dma_bus_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1265 : @[Reg.scala 28:19] + _T_1266 <= axi_mstr_prty_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - axi_mstr_priority <= _T_1246 @[dma_ctrl.scala 473:27] - node _T_1247 = dshr(fifo_valid, RspPtr) @[dma_ctrl.scala 477:39] - node _T_1248 = bits(_T_1247, 0, 0) @[dma_ctrl.scala 477:39] - node _T_1249 = dshr(fifo_dbg, RspPtr) @[dma_ctrl.scala 477:59] - node _T_1250 = bits(_T_1249, 0, 0) @[dma_ctrl.scala 477:59] - node _T_1251 = eq(_T_1250, UInt<1>("h00")) @[dma_ctrl.scala 477:50] - node _T_1252 = and(_T_1248, _T_1251) @[dma_ctrl.scala 477:48] - node _T_1253 = dshr(fifo_done_bus, RspPtr) @[dma_ctrl.scala 477:83] - node _T_1254 = bits(_T_1253, 0, 0) @[dma_ctrl.scala 477:83] - node axi_rsp_valid = and(_T_1252, _T_1254) @[dma_ctrl.scala 477:68] - node _T_1255 = dshr(fifo_write, RspPtr) @[dma_ctrl.scala 479:39] - node axi_rsp_write = bits(_T_1255, 0, 0) @[dma_ctrl.scala 479:39] - node _T_1256 = bits(fifo_error[RspPtr], 0, 0) @[dma_ctrl.scala 480:51] - node _T_1257 = bits(fifo_error[RspPtr], 1, 1) @[dma_ctrl.scala 480:83] - node _T_1258 = mux(_T_1257, UInt<2>("h03"), UInt<1>("h00")) @[dma_ctrl.scala 480:64] - node axi_rsp_error = mux(_T_1256, UInt<2>("h02"), _T_1258) @[dma_ctrl.scala 480:32] - node _T_1259 = and(axi_rsp_valid, axi_rsp_write) @[dma_ctrl.scala 486:44] - io.dma_axi.b.valid <= _T_1259 @[dma_ctrl.scala 486:27] - node _T_1260 = bits(axi_rsp_error, 1, 0) @[dma_ctrl.scala 487:57] - io.dma_axi.b.bits.resp <= _T_1260 @[dma_ctrl.scala 487:41] - io.dma_axi.b.bits.id <= fifo_tag[RspPtr] @[dma_ctrl.scala 488:33] - node _T_1261 = eq(axi_rsp_write, UInt<1>("h00")) @[dma_ctrl.scala 490:46] - node _T_1262 = and(axi_rsp_valid, _T_1261) @[dma_ctrl.scala 490:44] - io.dma_axi.r.valid <= _T_1262 @[dma_ctrl.scala 490:27] - io.dma_axi.r.bits.resp <= axi_rsp_error @[dma_ctrl.scala 491:41] - node _T_1263 = bits(fifo_data[RspPtr], 63, 0) @[dma_ctrl.scala 492:59] - io.dma_axi.r.bits.data <= _T_1263 @[dma_ctrl.scala 492:43] - io.dma_axi.r.bits.last <= UInt<1>("h01") @[dma_ctrl.scala 493:41] - io.dma_axi.r.bits.id <= fifo_tag[RspPtr] @[dma_ctrl.scala 494:37] - bus_posted_write_done <= UInt<1>("h00") @[dma_ctrl.scala 496:25] - node _T_1264 = or(io.dma_axi.b.valid, io.dma_axi.r.valid) @[dma_ctrl.scala 497:60] - bus_rsp_valid <= _T_1264 @[dma_ctrl.scala 497:37] - node _T_1265 = and(io.dma_axi.b.valid, io.dma_axi.b.ready) @[dma_ctrl.scala 498:61] - node _T_1266 = and(io.dma_axi.r.valid, io.dma_axi.r.ready) @[dma_ctrl.scala 498:105] - node _T_1267 = or(_T_1265, _T_1266) @[dma_ctrl.scala 498:83] - bus_rsp_sent <= _T_1267 @[dma_ctrl.scala 498:37] - io.lsu_dma.dma_dccm_ctl.dma_mem_addr <= io.lsu_dma.dma_lsc_ctl.dma_mem_addr @[dma_ctrl.scala 499:40] - io.lsu_dma.dma_dccm_ctl.dma_mem_wdata <= io.lsu_dma.dma_lsc_ctl.dma_mem_wdata @[dma_ctrl.scala 500:41] - io.ifu_dma.dma_mem_ctl.dma_mem_sz <= io.lsu_dma.dma_lsc_ctl.dma_mem_sz @[dma_ctrl.scala 501:37] - io.ifu_dma.dma_mem_ctl.dma_mem_addr <= io.lsu_dma.dma_lsc_ctl.dma_mem_addr @[dma_ctrl.scala 502:39] - io.ifu_dma.dma_mem_ctl.dma_mem_wdata <= io.lsu_dma.dma_lsc_ctl.dma_mem_wdata @[dma_ctrl.scala 503:40] - io.ifu_dma.dma_mem_ctl.dma_mem_write <= io.lsu_dma.dma_lsc_ctl.dma_mem_write @[dma_ctrl.scala 504:40] - io.ifu_dma.dma_mem_ctl.dma_mem_tag <= io.lsu_dma.dma_mem_tag @[dma_ctrl.scala 505:38] + axi_mstr_priority <= _T_1266 @[dma_ctrl.scala 477:27] + node _T_1267 = dshr(fifo_valid, RspPtr) @[dma_ctrl.scala 481:39] + node _T_1268 = bits(_T_1267, 0, 0) @[dma_ctrl.scala 481:39] + node _T_1269 = dshr(fifo_dbg, RspPtr) @[dma_ctrl.scala 481:59] + node _T_1270 = bits(_T_1269, 0, 0) @[dma_ctrl.scala 481:59] + node _T_1271 = eq(_T_1270, UInt<1>("h00")) @[dma_ctrl.scala 481:50] + node _T_1272 = and(_T_1268, _T_1271) @[dma_ctrl.scala 481:48] + node _T_1273 = dshr(fifo_done_bus, RspPtr) @[dma_ctrl.scala 481:83] + node _T_1274 = bits(_T_1273, 0, 0) @[dma_ctrl.scala 481:83] + node axi_rsp_valid = and(_T_1272, _T_1274) @[dma_ctrl.scala 481:68] + node _T_1275 = dshr(fifo_write, RspPtr) @[dma_ctrl.scala 483:39] + node axi_rsp_write = bits(_T_1275, 0, 0) @[dma_ctrl.scala 483:39] + node _T_1276 = bits(fifo_error[RspPtr], 0, 0) @[dma_ctrl.scala 484:51] + node _T_1277 = bits(fifo_error[RspPtr], 1, 1) @[dma_ctrl.scala 484:83] + node _T_1278 = mux(_T_1277, UInt<2>("h03"), UInt<1>("h00")) @[dma_ctrl.scala 484:64] + node axi_rsp_error = mux(_T_1276, UInt<2>("h02"), _T_1278) @[dma_ctrl.scala 484:32] + node _T_1279 = and(axi_rsp_valid, axi_rsp_write) @[dma_ctrl.scala 490:44] + io.dma_axi.b.valid <= _T_1279 @[dma_ctrl.scala 490:27] + node _T_1280 = bits(axi_rsp_error, 1, 0) @[dma_ctrl.scala 491:57] + io.dma_axi.b.bits.resp <= _T_1280 @[dma_ctrl.scala 491:41] + io.dma_axi.b.bits.id <= fifo_tag[RspPtr] @[dma_ctrl.scala 492:33] + node _T_1281 = eq(axi_rsp_write, UInt<1>("h00")) @[dma_ctrl.scala 494:46] + node _T_1282 = and(axi_rsp_valid, _T_1281) @[dma_ctrl.scala 494:44] + io.dma_axi.r.valid <= _T_1282 @[dma_ctrl.scala 494:27] + io.dma_axi.r.bits.resp <= axi_rsp_error @[dma_ctrl.scala 495:41] + node _T_1283 = bits(fifo_data[RspPtr], 63, 0) @[dma_ctrl.scala 496:59] + io.dma_axi.r.bits.data <= _T_1283 @[dma_ctrl.scala 496:43] + io.dma_axi.r.bits.last <= UInt<1>("h01") @[dma_ctrl.scala 497:41] + io.dma_axi.r.bits.id <= fifo_tag[RspPtr] @[dma_ctrl.scala 498:37] + bus_posted_write_done <= UInt<1>("h00") @[dma_ctrl.scala 500:25] + node _T_1284 = or(io.dma_axi.b.valid, io.dma_axi.r.valid) @[dma_ctrl.scala 501:60] + bus_rsp_valid <= _T_1284 @[dma_ctrl.scala 501:37] + node _T_1285 = and(io.dma_axi.b.valid, io.dma_axi.b.ready) @[dma_ctrl.scala 502:61] + node _T_1286 = and(io.dma_axi.r.valid, io.dma_axi.r.ready) @[dma_ctrl.scala 502:105] + node _T_1287 = or(_T_1285, _T_1286) @[dma_ctrl.scala 502:83] + bus_rsp_sent <= _T_1287 @[dma_ctrl.scala 502:37] + io.lsu_dma.dma_dccm_ctl.dma_mem_addr <= io.lsu_dma.dma_lsc_ctl.dma_mem_addr @[dma_ctrl.scala 503:40] + io.lsu_dma.dma_dccm_ctl.dma_mem_wdata <= io.lsu_dma.dma_lsc_ctl.dma_mem_wdata @[dma_ctrl.scala 504:41] + io.ifu_dma.dma_mem_ctl.dma_mem_sz <= io.lsu_dma.dma_lsc_ctl.dma_mem_sz @[dma_ctrl.scala 505:37] + io.ifu_dma.dma_mem_ctl.dma_mem_addr <= io.lsu_dma.dma_lsc_ctl.dma_mem_addr @[dma_ctrl.scala 506:39] + io.ifu_dma.dma_mem_ctl.dma_mem_wdata <= io.lsu_dma.dma_lsc_ctl.dma_mem_wdata @[dma_ctrl.scala 507:40] + io.ifu_dma.dma_mem_ctl.dma_mem_write <= io.lsu_dma.dma_lsc_ctl.dma_mem_write @[dma_ctrl.scala 508:40] + io.ifu_dma.dma_mem_ctl.dma_mem_tag <= io.lsu_dma.dma_mem_tag @[dma_ctrl.scala 509:38] diff --git a/dma_ctrl.v b/dma_ctrl.v index 27cdb2ae..fa7e5608 100644 --- a/dma_ctrl.v +++ b/dma_ctrl.v @@ -231,18 +231,18 @@ module dma_ctrl( wire rvclkhdr_9_io_clk; // @[lib.scala 352:23] wire rvclkhdr_9_io_en; // @[lib.scala 352:23] wire rvclkhdr_9_io_scan_mode; // @[lib.scala 352:23] - wire dma_buffer_c1cgc_io_l1clk; // @[dma_ctrl.scala 385:32] - wire dma_buffer_c1cgc_io_clk; // @[dma_ctrl.scala 385:32] - wire dma_buffer_c1cgc_io_en; // @[dma_ctrl.scala 385:32] - wire dma_buffer_c1cgc_io_scan_mode; // @[dma_ctrl.scala 385:32] - wire dma_free_cgc_io_l1clk; // @[dma_ctrl.scala 391:28] - wire dma_free_cgc_io_clk; // @[dma_ctrl.scala 391:28] - wire dma_free_cgc_io_en; // @[dma_ctrl.scala 391:28] - wire dma_free_cgc_io_scan_mode; // @[dma_ctrl.scala 391:28] - wire dma_bus_cgc_io_l1clk; // @[dma_ctrl.scala 397:27] - wire dma_bus_cgc_io_clk; // @[dma_ctrl.scala 397:27] - wire dma_bus_cgc_io_en; // @[dma_ctrl.scala 397:27] - wire dma_bus_cgc_io_scan_mode; // @[dma_ctrl.scala 397:27] + wire dma_buffer_c1cgc_io_l1clk; // @[dma_ctrl.scala 389:32] + wire dma_buffer_c1cgc_io_clk; // @[dma_ctrl.scala 389:32] + wire dma_buffer_c1cgc_io_en; // @[dma_ctrl.scala 389:32] + wire dma_buffer_c1cgc_io_scan_mode; // @[dma_ctrl.scala 389:32] + wire dma_free_cgc_io_l1clk; // @[dma_ctrl.scala 395:28] + wire dma_free_cgc_io_clk; // @[dma_ctrl.scala 395:28] + wire dma_free_cgc_io_en; // @[dma_ctrl.scala 395:28] + wire dma_free_cgc_io_scan_mode; // @[dma_ctrl.scala 395:28] + wire dma_bus_cgc_io_l1clk; // @[dma_ctrl.scala 401:27] + wire dma_bus_cgc_io_clk; // @[dma_ctrl.scala 401:27] + wire dma_bus_cgc_io_en; // @[dma_ctrl.scala 401:27] + wire dma_bus_cgc_io_scan_mode; // @[dma_ctrl.scala 401:27] wire rvclkhdr_10_io_l1clk; // @[lib.scala 352:23] wire rvclkhdr_10_io_clk; // @[lib.scala 352:23] wire rvclkhdr_10_io_en; // @[lib.scala 352:23] @@ -255,31 +255,31 @@ module dma_ctrl( wire rvclkhdr_12_io_clk; // @[lib.scala 352:23] wire rvclkhdr_12_io_en; // @[lib.scala 352:23] wire rvclkhdr_12_io_scan_mode; // @[lib.scala 352:23] - wire dma_free_clk = dma_free_cgc_io_l1clk; // @[dma_ctrl.scala 168:26 dma_ctrl.scala 395:29] + wire dma_free_clk = dma_free_cgc_io_l1clk; // @[dma_ctrl.scala 168:26 dma_ctrl.scala 399:29] reg [2:0] RdPtr; // @[Reg.scala 27:20] reg [31:0] fifo_addr_4; // @[lib.scala 358:16] reg [31:0] fifo_addr_3; // @[lib.scala 358:16] reg [31:0] fifo_addr_2; // @[lib.scala 358:16] reg [31:0] fifo_addr_1; // @[lib.scala 358:16] reg [31:0] fifo_addr_0; // @[lib.scala 358:16] - wire [31:0] _GEN_60 = 3'h1 == RdPtr ? fifo_addr_1 : fifo_addr_0; // @[dma_ctrl.scala 351:20] - wire [31:0] _GEN_61 = 3'h2 == RdPtr ? fifo_addr_2 : _GEN_60; // @[dma_ctrl.scala 351:20] - wire [31:0] _GEN_62 = 3'h3 == RdPtr ? fifo_addr_3 : _GEN_61; // @[dma_ctrl.scala 351:20] - wire [31:0] dma_mem_addr_int = 3'h4 == RdPtr ? fifo_addr_4 : _GEN_62; // @[dma_ctrl.scala 351:20] + wire [31:0] _GEN_60 = 3'h1 == RdPtr ? fifo_addr_1 : fifo_addr_0; // @[dma_ctrl.scala 355:20] + wire [31:0] _GEN_61 = 3'h2 == RdPtr ? fifo_addr_2 : _GEN_60; // @[dma_ctrl.scala 355:20] + wire [31:0] _GEN_62 = 3'h3 == RdPtr ? fifo_addr_3 : _GEN_61; // @[dma_ctrl.scala 355:20] + wire [31:0] dma_mem_addr_int = 3'h4 == RdPtr ? fifo_addr_4 : _GEN_62; // @[dma_ctrl.scala 355:20] wire dma_mem_addr_in_dccm = dma_mem_addr_int[31:16] == 16'hf004; // @[lib.scala 345:39] wire dma_mem_addr_in_pic = dma_mem_addr_int[31:15] == 17'h1e018; // @[lib.scala 345:39] wire dma_mem_addr_in_iccm = dma_mem_addr_int[31:16] == 16'hee00; // @[lib.scala 345:39] - wire dma_bus_clk = dma_bus_cgc_io_l1clk; // @[dma_ctrl.scala 170:25 dma_ctrl.scala 401:28] - reg wrbuf_vld; // @[dma_ctrl.scala 411:59] - reg wrbuf_data_vld; // @[dma_ctrl.scala 413:59] - wire _T_1240 = wrbuf_vld & wrbuf_data_vld; // @[dma_ctrl.scala 469:43] - reg rdbuf_vld; // @[dma_ctrl.scala 437:47] - wire _T_1241 = _T_1240 & rdbuf_vld; // @[dma_ctrl.scala 469:60] + wire dma_bus_clk = dma_bus_cgc_io_l1clk; // @[dma_ctrl.scala 170:25 dma_ctrl.scala 405:28] + reg wrbuf_vld; // @[dma_ctrl.scala 415:59] + reg wrbuf_data_vld; // @[dma_ctrl.scala 417:59] + wire _T_1260 = wrbuf_vld & wrbuf_data_vld; // @[dma_ctrl.scala 473:43] + reg rdbuf_vld; // @[dma_ctrl.scala 441:47] + wire _T_1261 = _T_1260 & rdbuf_vld; // @[dma_ctrl.scala 473:60] reg axi_mstr_priority; // @[Reg.scala 27:20] - wire axi_mstr_sel = _T_1241 ? axi_mstr_priority : _T_1240; // @[dma_ctrl.scala 469:31] + wire axi_mstr_sel = _T_1261 ? axi_mstr_priority : _T_1260; // @[dma_ctrl.scala 473:31] reg [31:0] wrbuf_addr; // @[lib.scala 358:16] reg [31:0] rdbuf_addr; // @[lib.scala 358:16] - wire [31:0] bus_cmd_addr = axi_mstr_sel ? wrbuf_addr : rdbuf_addr; // @[dma_ctrl.scala 459:43] + wire [31:0] bus_cmd_addr = axi_mstr_sel ? wrbuf_addr : rdbuf_addr; // @[dma_ctrl.scala 463:43] wire [2:0] _GEN_90 = {{2'd0}, io_dbg_dma_dbg_ib_dbg_cmd_addr[2]}; // @[dma_ctrl.scala 195:91] wire [3:0] _T_17 = 3'h4 * _GEN_90; // @[dma_ctrl.scala 195:91] wire [18:0] _T_18 = 19'hf << _T_17; // @[dma_ctrl.scala 195:83] @@ -288,15 +288,15 @@ module dma_ctrl( wire [2:0] _T_23 = {1'h0,io_dbg_cmd_size}; // @[Cat.scala 29:58] reg [2:0] wrbuf_sz; // @[Reg.scala 27:20] reg [2:0] rdbuf_sz; // @[Reg.scala 27:20] - wire [2:0] bus_cmd_sz = axi_mstr_sel ? wrbuf_sz : rdbuf_sz; // @[dma_ctrl.scala 460:45] + wire [2:0] bus_cmd_sz = axi_mstr_sel ? wrbuf_sz : rdbuf_sz; // @[dma_ctrl.scala 464:45] wire [2:0] fifo_sz_in = io_dbg_dma_dbg_ib_dbg_cmd_valid ? _T_23 : bus_cmd_sz; // @[dma_ctrl.scala 197:33] wire fifo_write_in = io_dbg_dma_dbg_ib_dbg_cmd_valid ? io_dbg_dma_dbg_ib_dbg_cmd_write : axi_mstr_sel; // @[dma_ctrl.scala 199:33] - wire bus_cmd_valid = _T_1240 | rdbuf_vld; // @[dma_ctrl.scala 455:69] - reg fifo_full; // @[dma_ctrl.scala 369:12] - reg dbg_dma_bubble_bus; // @[dma_ctrl.scala 373:12] + wire bus_cmd_valid = _T_1260 | rdbuf_vld; // @[dma_ctrl.scala 459:69] + reg fifo_full; // @[dma_ctrl.scala 373:12] + reg dbg_dma_bubble_bus; // @[dma_ctrl.scala 377:12] wire _T_989 = fifo_full | dbg_dma_bubble_bus; // @[dma_ctrl.scala 299:39] wire dma_fifo_ready = ~_T_989; // @[dma_ctrl.scala 299:27] - wire axi_mstr_prty_en = bus_cmd_valid & dma_fifo_ready; // @[dma_ctrl.scala 456:54] + wire axi_mstr_prty_en = bus_cmd_valid & dma_fifo_ready; // @[dma_ctrl.scala 460:54] wire _T_28 = axi_mstr_prty_en & io_dma_bus_clk_en; // @[dma_ctrl.scala 206:80] wire _T_31 = io_dbg_dma_dbg_ib_dbg_cmd_valid & io_dbg_dma_dbg_ib_dbg_cmd_type[1]; // @[dma_ctrl.scala 206:136] wire _T_32 = _T_28 | _T_31; // @[dma_ctrl.scala 206:101] @@ -333,7 +333,7 @@ module dma_ctrl( wire [4:0] _T_992 = fifo_done >> RdPtr; // @[dma_ctrl.scala 303:58] wire _T_994 = ~_T_992[0]; // @[dma_ctrl.scala 303:48] wire _T_995 = _T_990[0] & _T_994; // @[dma_ctrl.scala 303:46] - wire dma_buffer_c1_clk = dma_buffer_c1cgc_io_l1clk; // @[dma_ctrl.scala 172:31 dma_ctrl.scala 389:33] + wire dma_buffer_c1_clk = dma_buffer_c1cgc_io_l1clk; // @[dma_ctrl.scala 172:31 dma_ctrl.scala 393:33] reg _T_886; // @[Reg.scala 27:20] reg _T_884; // @[Reg.scala 27:20] reg _T_882; // @[Reg.scala 27:20] @@ -353,10 +353,10 @@ module dma_ctrl( reg [2:0] fifo_sz_2; // @[Reg.scala 27:20] reg [2:0] fifo_sz_1; // @[Reg.scala 27:20] reg [2:0] fifo_sz_0; // @[Reg.scala 27:20] - wire [2:0] _GEN_65 = 3'h1 == RdPtr ? fifo_sz_1 : fifo_sz_0; // @[dma_ctrl.scala 352:20] - wire [2:0] _GEN_66 = 3'h2 == RdPtr ? fifo_sz_2 : _GEN_65; // @[dma_ctrl.scala 352:20] - wire [2:0] _GEN_67 = 3'h3 == RdPtr ? fifo_sz_3 : _GEN_66; // @[dma_ctrl.scala 352:20] - wire [2:0] dma_mem_sz_int = 3'h4 == RdPtr ? fifo_sz_4 : _GEN_67; // @[dma_ctrl.scala 352:20] + wire [2:0] _GEN_65 = 3'h1 == RdPtr ? fifo_sz_1 : fifo_sz_0; // @[dma_ctrl.scala 356:20] + wire [2:0] _GEN_66 = 3'h2 == RdPtr ? fifo_sz_2 : _GEN_65; // @[dma_ctrl.scala 356:20] + wire [2:0] _GEN_67 = 3'h3 == RdPtr ? fifo_sz_3 : _GEN_66; // @[dma_ctrl.scala 356:20] + wire [2:0] dma_mem_sz_int = 3'h4 == RdPtr ? fifo_sz_4 : _GEN_67; // @[dma_ctrl.scala 356:20] wire _T_1012 = dma_mem_sz_int == 3'h1; // @[dma_ctrl.scala 305:28] wire _T_1014 = _T_1012 & dma_mem_addr_int[0]; // @[dma_ctrl.scala 305:37] wire _T_1016 = dma_mem_sz_int == 3'h2; // @[dma_ctrl.scala 306:29] @@ -383,33 +383,48 @@ module dma_ctrl( reg [7:0] fifo_byteen_2; // @[Reg.scala 27:20] reg [7:0] fifo_byteen_1; // @[Reg.scala 27:20] reg [7:0] fifo_byteen_0; // @[Reg.scala 27:20] - wire [7:0] _GEN_70 = 3'h1 == RdPtr ? fifo_byteen_1 : fifo_byteen_0; // @[dma_ctrl.scala 355:20] - wire [7:0] _GEN_71 = 3'h2 == RdPtr ? fifo_byteen_2 : _GEN_70; // @[dma_ctrl.scala 355:20] - wire [7:0] _GEN_72 = 3'h3 == RdPtr ? fifo_byteen_3 : _GEN_71; // @[dma_ctrl.scala 355:20] - wire [7:0] dma_mem_byteen = 3'h4 == RdPtr ? fifo_byteen_4 : _GEN_72; // @[dma_ctrl.scala 355:20] - wire [3:0] _T_1059 = _T_1048 ? dma_mem_byteen[3:0] : 4'h0; // @[Mux.scala 27:72] + wire [7:0] _GEN_70 = 3'h1 == RdPtr ? fifo_byteen_1 : fifo_byteen_0; // @[dma_ctrl.scala 359:20] + wire [7:0] _GEN_71 = 3'h2 == RdPtr ? fifo_byteen_2 : _GEN_70; // @[dma_ctrl.scala 359:20] + wire [7:0] _GEN_72 = 3'h3 == RdPtr ? fifo_byteen_3 : _GEN_71; // @[dma_ctrl.scala 359:20] + wire [7:0] dma_mem_byteen = 3'h4 == RdPtr ? fifo_byteen_4 : _GEN_72; // @[dma_ctrl.scala 359:20] + wire [3:0] _T_1071 = _T_1048 ? dma_mem_byteen[3:0] : 4'h0; // @[Mux.scala 27:72] wire _T_1051 = dma_mem_addr_int[2:0] == 3'h1; // @[dma_ctrl.scala 311:32] - wire [3:0] _T_1060 = _T_1051 ? dma_mem_byteen[4:1] : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_1063 = _T_1059 | _T_1060; // @[Mux.scala 27:72] + wire [3:0] _T_1072 = _T_1051 ? dma_mem_byteen[4:1] : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1079 = _T_1071 | _T_1072; // @[Mux.scala 27:72] wire _T_1054 = dma_mem_addr_int[2:0] == 3'h2; // @[dma_ctrl.scala 312:32] - wire [3:0] _T_1061 = _T_1054 ? dma_mem_byteen[5:2] : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_1064 = _T_1063 | _T_1061; // @[Mux.scala 27:72] + wire [3:0] _T_1073 = _T_1054 ? dma_mem_byteen[5:2] : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1080 = _T_1079 | _T_1073; // @[Mux.scala 27:72] wire _T_1057 = dma_mem_addr_int[2:0] == 3'h3; // @[dma_ctrl.scala 313:32] - wire [3:0] _T_1062 = _T_1057 ? dma_mem_byteen[6:3] : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_1065 = _T_1064 | _T_1062; // @[Mux.scala 27:72] - wire _T_1067 = _T_1065 != 4'hf; // @[dma_ctrl.scala 313:68] - wire _T_1068 = _T_1046 & _T_1067; // @[dma_ctrl.scala 310:78] - wire _T_1069 = _T_1043 | _T_1068; // @[dma_ctrl.scala 309:145] - wire _T_1072 = io_lsu_dma_dma_lsc_ctl_dma_mem_write & _T_1022; // @[dma_ctrl.scala 314:45] - wire _T_1074 = dma_mem_byteen == 8'hf; // @[dma_ctrl.scala 314:103] - wire _T_1076 = dma_mem_byteen == 8'hf0; // @[dma_ctrl.scala 314:139] - wire _T_1077 = _T_1074 | _T_1076; // @[dma_ctrl.scala 314:116] - wire _T_1079 = dma_mem_byteen == 8'hff; // @[dma_ctrl.scala 314:175] - wire _T_1080 = _T_1077 | _T_1079; // @[dma_ctrl.scala 314:152] - wire _T_1081 = ~_T_1080; // @[dma_ctrl.scala 314:80] - wire _T_1082 = _T_1072 & _T_1081; // @[dma_ctrl.scala 314:78] - wire _T_1083 = _T_1069 | _T_1082; // @[dma_ctrl.scala 313:79] - wire dma_alignment_error = _T_1010 & _T_1083; // @[dma_ctrl.scala 304:87] + wire [3:0] _T_1074 = _T_1057 ? dma_mem_byteen[6:3] : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1081 = _T_1080 | _T_1074; // @[Mux.scala 27:72] + wire _T_1060 = dma_mem_addr_int[2:0] == 3'h4; // @[dma_ctrl.scala 314:32] + wire [3:0] _T_1075 = _T_1060 ? dma_mem_byteen[7:4] : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1082 = _T_1081 | _T_1075; // @[Mux.scala 27:72] + wire _T_1063 = dma_mem_addr_int[2:0] == 3'h5; // @[dma_ctrl.scala 315:32] + wire [2:0] _T_1076 = _T_1063 ? dma_mem_byteen[7:5] : 3'h0; // @[Mux.scala 27:72] + wire [3:0] _GEN_91 = {{1'd0}, _T_1076}; // @[Mux.scala 27:72] + wire [3:0] _T_1083 = _T_1082 | _GEN_91; // @[Mux.scala 27:72] + wire _T_1066 = dma_mem_addr_int[2:0] == 3'h6; // @[dma_ctrl.scala 316:32] + wire [1:0] _T_1077 = _T_1066 ? dma_mem_byteen[7:6] : 2'h0; // @[Mux.scala 27:72] + wire [3:0] _GEN_92 = {{2'd0}, _T_1077}; // @[Mux.scala 27:72] + wire [3:0] _T_1084 = _T_1083 | _GEN_92; // @[Mux.scala 27:72] + wire _T_1069 = dma_mem_addr_int[2:0] == 3'h7; // @[dma_ctrl.scala 317:32] + wire _T_1078 = _T_1069 & dma_mem_byteen[7]; // @[Mux.scala 27:72] + wire [3:0] _GEN_93 = {{3'd0}, _T_1078}; // @[Mux.scala 27:72] + wire [3:0] _T_1085 = _T_1084 | _GEN_93; // @[Mux.scala 27:72] + wire _T_1087 = _T_1085 != 4'hf; // @[dma_ctrl.scala 317:66] + wire _T_1088 = _T_1046 & _T_1087; // @[dma_ctrl.scala 310:78] + wire _T_1089 = _T_1043 | _T_1088; // @[dma_ctrl.scala 309:145] + wire _T_1092 = io_lsu_dma_dma_lsc_ctl_dma_mem_write & _T_1022; // @[dma_ctrl.scala 318:45] + wire _T_1094 = dma_mem_byteen == 8'hf; // @[dma_ctrl.scala 318:103] + wire _T_1096 = dma_mem_byteen == 8'hf0; // @[dma_ctrl.scala 318:139] + wire _T_1097 = _T_1094 | _T_1096; // @[dma_ctrl.scala 318:116] + wire _T_1099 = dma_mem_byteen == 8'hff; // @[dma_ctrl.scala 318:175] + wire _T_1100 = _T_1097 | _T_1099; // @[dma_ctrl.scala 318:152] + wire _T_1101 = ~_T_1100; // @[dma_ctrl.scala 318:80] + wire _T_1102 = _T_1092 & _T_1101; // @[dma_ctrl.scala 318:78] + wire _T_1103 = _T_1089 | _T_1102; // @[dma_ctrl.scala 317:79] + wire dma_alignment_error = _T_1010 & _T_1103; // @[dma_ctrl.scala 304:87] wire _T_79 = dma_address_error | dma_alignment_error; // @[dma_ctrl.scala 208:258] wire _T_80 = 3'h0 == RdPtr; // @[dma_ctrl.scala 208:288] wire _T_81 = _T_79 & _T_80; // @[dma_ctrl.scala 208:281] @@ -470,12 +485,12 @@ module dma_ctrl( wire _T_184 = _T_167 & _T_134; // @[dma_ctrl.scala 210:174] wire _T_189 = _T_167 & _T_152; // @[dma_ctrl.scala 210:174] wire [4:0] fifo_pend_en = {_T_189,_T_184,_T_179,_T_174,_T_169}; // @[Cat.scala 29:58] - wire _T_1107 = _T_995 & _T_996[0]; // @[dma_ctrl.scala 324:66] - wire _T_1109 = _T_1000 | dma_mem_addr_in_pic; // @[dma_ctrl.scala 324:134] - wire _T_1110 = ~_T_1109; // @[dma_ctrl.scala 324:88] - wire _T_1113 = dma_mem_sz_int[1:0] != 2'h2; // @[dma_ctrl.scala 324:191] - wire _T_1114 = _T_1110 | _T_1113; // @[dma_ctrl.scala 324:167] - wire dma_dbg_cmd_error = _T_1107 & _T_1114; // @[dma_ctrl.scala 324:84] + wire _T_1127 = _T_995 & _T_996[0]; // @[dma_ctrl.scala 328:66] + wire _T_1129 = _T_1000 | dma_mem_addr_in_pic; // @[dma_ctrl.scala 328:134] + wire _T_1130 = ~_T_1129; // @[dma_ctrl.scala 328:88] + wire _T_1133 = dma_mem_sz_int[1:0] != 2'h2; // @[dma_ctrl.scala 328:191] + wire _T_1134 = _T_1130 | _T_1133; // @[dma_ctrl.scala 328:167] + wire dma_dbg_cmd_error = _T_1127 & _T_1134; // @[dma_ctrl.scala 328:84] wire _T_197 = _T_79 | dma_dbg_cmd_error; // @[dma_ctrl.scala 212:114] wire _T_199 = _T_197 & _T_80; // @[dma_ctrl.scala 212:135] wire _T_200 = io_lsu_dma_dma_dccm_ctl_dccm_dma_rvalid & io_lsu_dma_dma_dccm_ctl_dccm_dma_ecc_error; // @[dma_ctrl.scala 212:198] @@ -571,9 +586,9 @@ module dma_ctrl( wire _T_399 = fifo_done_en[4] | fifo_done[4]; // @[dma_ctrl.scala 218:75] wire _T_400 = _T_399 & io_dma_bus_clk_en; // @[dma_ctrl.scala 218:91] wire [4:0] fifo_done_bus_en = {_T_400,_T_396,_T_392,_T_388,_T_384}; // @[Cat.scala 29:58] - wire _T_1265 = io_dma_axi_b_valid & io_dma_axi_b_ready; // @[dma_ctrl.scala 498:61] - wire _T_1266 = io_dma_axi_r_valid & io_dma_axi_r_ready; // @[dma_ctrl.scala 498:105] - wire bus_rsp_sent = _T_1265 | _T_1266; // @[dma_ctrl.scala 498:83] + wire _T_1285 = io_dma_axi_b_valid & io_dma_axi_b_ready; // @[dma_ctrl.scala 502:61] + wire _T_1286 = io_dma_axi_r_valid & io_dma_axi_r_ready; // @[dma_ctrl.scala 502:105] + wire bus_rsp_sent = _T_1285 | _T_1286; // @[dma_ctrl.scala 502:83] wire _T_406 = bus_rsp_sent & io_dma_bus_clk_en; // @[dma_ctrl.scala 220:99] wire _T_407 = _T_406 | io_dma_dbg_cmd_done; // @[dma_ctrl.scala 220:120] reg [2:0] RspPtr; // @[Reg.scala 27:20] @@ -658,7 +673,7 @@ module dma_ctrl( reg fifo_tag_0; // @[Reg.scala 27:20] reg wrbuf_tag; // @[Reg.scala 27:20] reg rdbuf_tag; // @[Reg.scala 27:20] - wire bus_cmd_tag = axi_mstr_sel ? wrbuf_tag : rdbuf_tag; // @[dma_ctrl.scala 463:43] + wire bus_cmd_tag = axi_mstr_sel ? wrbuf_tag : rdbuf_tag; // @[dma_ctrl.scala 467:43] reg fifo_tag_1; // @[Reg.scala 27:20] reg fifo_tag_2; // @[Reg.scala 27:20] reg fifo_tag_3; // @[Reg.scala 27:20] @@ -672,6 +687,9 @@ module dma_ctrl( wire WrPtrEn = |fifo_cmd_en; // @[dma_ctrl.scala 266:30] wire RdPtrEn = _T_165 | _T_197; // @[dma_ctrl.scala 268:93] wire RspPtrEn = io_dma_dbg_cmd_done | _T_406; // @[dma_ctrl.scala 270:39] + wire [3:0] _T_959 = {3'h0,axi_mstr_prty_en}; // @[Cat.scala 29:58] + wire [3:0] _T_961 = {3'h0,bus_rsp_sent}; // @[Cat.scala 29:58] + wire [3:0] num_fifo_vld_tmp = _T_959 - _T_961; // @[dma_ctrl.scala 291:62] wire [3:0] _T_966 = {3'h0,fifo_valid[0]}; // @[Cat.scala 29:58] wire [3:0] _T_969 = {3'h0,fifo_valid[1]}; // @[Cat.scala 29:58] wire [3:0] _T_972 = {3'h0,fifo_valid[2]}; // @[Cat.scala 29:58] @@ -681,91 +699,92 @@ module dma_ctrl( wire [3:0] _T_982 = _T_980 + _T_972; // @[dma_ctrl.scala 293:102] wire [3:0] _T_984 = _T_982 + _T_975; // @[dma_ctrl.scala 293:102] wire [3:0] num_fifo_vld_tmp2 = _T_984 + _T_978; // @[dma_ctrl.scala 293:102] - wire _T_1123 = |fifo_valid; // @[dma_ctrl.scala 334:30] - wire fifo_empty = ~_T_1123; // @[dma_ctrl.scala 334:17] - wire [4:0] _T_1086 = fifo_valid >> RspPtr; // @[dma_ctrl.scala 320:39] - wire [4:0] _T_1088 = fifo_dbg >> RspPtr; // @[dma_ctrl.scala 320:58] - wire _T_1090 = _T_1086[0] & _T_1088[0]; // @[dma_ctrl.scala 320:48] - wire [4:0] _T_1091 = fifo_done >> RspPtr; // @[dma_ctrl.scala 320:78] - wire [31:0] _GEN_44 = 3'h1 == RspPtr ? fifo_addr_1 : fifo_addr_0; // @[dma_ctrl.scala 321:49] - wire [31:0] _GEN_45 = 3'h2 == RspPtr ? fifo_addr_2 : _GEN_44; // @[dma_ctrl.scala 321:49] - wire [31:0] _GEN_46 = 3'h3 == RspPtr ? fifo_addr_3 : _GEN_45; // @[dma_ctrl.scala 321:49] - wire [31:0] _GEN_47 = 3'h4 == RspPtr ? fifo_addr_4 : _GEN_46; // @[dma_ctrl.scala 321:49] - wire [63:0] _GEN_49 = 3'h1 == RspPtr ? fifo_data_1 : fifo_data_0; // @[dma_ctrl.scala 321:71] - wire [63:0] _GEN_50 = 3'h2 == RspPtr ? fifo_data_2 : _GEN_49; // @[dma_ctrl.scala 321:71] - wire [63:0] _GEN_51 = 3'h3 == RspPtr ? fifo_data_3 : _GEN_50; // @[dma_ctrl.scala 321:71] - wire [63:0] _GEN_52 = 3'h4 == RspPtr ? fifo_data_4 : _GEN_51; // @[dma_ctrl.scala 321:71] - wire [1:0] _GEN_54 = 3'h1 == RspPtr ? fifo_error_1 : fifo_error_0; // @[dma_ctrl.scala 322:47] - wire [1:0] _GEN_55 = 3'h2 == RspPtr ? fifo_error_2 : _GEN_54; // @[dma_ctrl.scala 322:47] - wire [1:0] _GEN_56 = 3'h3 == RspPtr ? fifo_error_3 : _GEN_55; // @[dma_ctrl.scala 322:47] - wire [1:0] _GEN_57 = 3'h4 == RspPtr ? fifo_error_4 : _GEN_56; // @[dma_ctrl.scala 322:47] - wire _T_1116 = dma_mem_addr_in_dccm | dma_mem_addr_in_pic; // @[dma_ctrl.scala 328:80] - wire [4:0] _T_1145 = fifo_rpend >> RdPtr; // @[dma_ctrl.scala 347:54] - wire _T_1147 = ~_T_1145[0]; // @[dma_ctrl.scala 347:43] - wire _T_1148 = _T_990[0] & _T_1147; // @[dma_ctrl.scala 347:41] - wire _T_1152 = _T_1148 & _T_994; // @[dma_ctrl.scala 347:62] - wire _T_1155 = ~_T_197; // @[dma_ctrl.scala 347:84] - wire dma_mem_req = _T_1152 & _T_1155; // @[dma_ctrl.scala 347:82] - wire _T_1117 = dma_mem_req & _T_1116; // @[dma_ctrl.scala 328:56] + wire [3:0] num_fifo_vld = num_fifo_vld_tmp + num_fifo_vld_tmp2; // @[dma_ctrl.scala 295:45] + wire _T_1143 = |fifo_valid; // @[dma_ctrl.scala 338:30] + wire fifo_empty = ~_T_1143; // @[dma_ctrl.scala 338:17] + wire [4:0] _T_1106 = fifo_valid >> RspPtr; // @[dma_ctrl.scala 324:39] + wire [4:0] _T_1108 = fifo_dbg >> RspPtr; // @[dma_ctrl.scala 324:58] + wire _T_1110 = _T_1106[0] & _T_1108[0]; // @[dma_ctrl.scala 324:48] + wire [4:0] _T_1111 = fifo_done >> RspPtr; // @[dma_ctrl.scala 324:78] + wire [31:0] _GEN_44 = 3'h1 == RspPtr ? fifo_addr_1 : fifo_addr_0; // @[dma_ctrl.scala 325:49] + wire [31:0] _GEN_45 = 3'h2 == RspPtr ? fifo_addr_2 : _GEN_44; // @[dma_ctrl.scala 325:49] + wire [31:0] _GEN_46 = 3'h3 == RspPtr ? fifo_addr_3 : _GEN_45; // @[dma_ctrl.scala 325:49] + wire [31:0] _GEN_47 = 3'h4 == RspPtr ? fifo_addr_4 : _GEN_46; // @[dma_ctrl.scala 325:49] + wire [63:0] _GEN_49 = 3'h1 == RspPtr ? fifo_data_1 : fifo_data_0; // @[dma_ctrl.scala 325:71] + wire [63:0] _GEN_50 = 3'h2 == RspPtr ? fifo_data_2 : _GEN_49; // @[dma_ctrl.scala 325:71] + wire [63:0] _GEN_51 = 3'h3 == RspPtr ? fifo_data_3 : _GEN_50; // @[dma_ctrl.scala 325:71] + wire [63:0] _GEN_52 = 3'h4 == RspPtr ? fifo_data_4 : _GEN_51; // @[dma_ctrl.scala 325:71] + wire [1:0] _GEN_54 = 3'h1 == RspPtr ? fifo_error_1 : fifo_error_0; // @[dma_ctrl.scala 326:47] + wire [1:0] _GEN_55 = 3'h2 == RspPtr ? fifo_error_2 : _GEN_54; // @[dma_ctrl.scala 326:47] + wire [1:0] _GEN_56 = 3'h3 == RspPtr ? fifo_error_3 : _GEN_55; // @[dma_ctrl.scala 326:47] + wire [1:0] _GEN_57 = 3'h4 == RspPtr ? fifo_error_4 : _GEN_56; // @[dma_ctrl.scala 326:47] + wire _T_1136 = dma_mem_addr_in_dccm | dma_mem_addr_in_pic; // @[dma_ctrl.scala 332:80] + wire [4:0] _T_1165 = fifo_rpend >> RdPtr; // @[dma_ctrl.scala 351:54] + wire _T_1167 = ~_T_1165[0]; // @[dma_ctrl.scala 351:43] + wire _T_1168 = _T_990[0] & _T_1167; // @[dma_ctrl.scala 351:41] + wire _T_1172 = _T_1168 & _T_994; // @[dma_ctrl.scala 351:62] + wire _T_1175 = ~_T_197; // @[dma_ctrl.scala 351:84] + wire dma_mem_req = _T_1172 & _T_1175; // @[dma_ctrl.scala 351:82] + wire _T_1137 = dma_mem_req & _T_1136; // @[dma_ctrl.scala 332:56] reg [2:0] dma_nack_count; // @[Reg.scala 27:20] - wire _T_1118 = dma_nack_count >= io_dec_dma_tlu_dma_dec_tlu_dma_qos_prty; // @[dma_ctrl.scala 328:121] - wire _T_1120 = dma_mem_req & dma_mem_addr_in_iccm; // @[dma_ctrl.scala 329:56] - wire _T_1127 = ~_T_165; // @[dma_ctrl.scala 339:77] - wire [2:0] _T_1129 = _T_1127 ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] - wire [2:0] _T_1131 = _T_1129 & dma_nack_count; // @[dma_ctrl.scala 339:155] - wire _T_1135 = dma_mem_req & _T_1127; // @[dma_ctrl.scala 339:203] - wire [2:0] _T_1138 = dma_nack_count + 3'h1; // @[dma_ctrl.scala 339:304] - wire _T_1164 = io_lsu_dma_dma_lsc_ctl_dma_mem_write & _T_1076; // @[dma_ctrl.scala 353:84] - wire [31:0] _T_1168 = {dma_mem_addr_int[31:3],1'h1,dma_mem_addr_int[1:0]}; // @[Cat.scala 29:58] - wire _T_1176 = io_lsu_dma_dma_lsc_ctl_dma_mem_write & _T_1077; // @[dma_ctrl.scala 354:84] - wire [4:0] _T_1179 = fifo_write >> RdPtr; // @[dma_ctrl.scala 356:53] - wire [63:0] _GEN_75 = 3'h1 == RdPtr ? fifo_data_1 : fifo_data_0; // @[dma_ctrl.scala 357:40] - wire [63:0] _GEN_76 = 3'h2 == RdPtr ? fifo_data_2 : _GEN_75; // @[dma_ctrl.scala 357:40] - wire [63:0] _GEN_77 = 3'h3 == RdPtr ? fifo_data_3 : _GEN_76; // @[dma_ctrl.scala 357:40] - reg dma_dbg_cmd_done_q; // @[dma_ctrl.scala 377:12] - wire _T_1192 = bus_cmd_valid & io_dma_bus_clk_en; // @[dma_ctrl.scala 382:44] - wire _T_1193 = _T_1192 | io_dbg_dma_dbg_ib_dbg_cmd_valid; // @[dma_ctrl.scala 382:65] - wire bus_rsp_valid = io_dma_axi_b_valid | io_dma_axi_r_valid; // @[dma_ctrl.scala 497:60] - wire _T_1194 = bus_cmd_valid | bus_rsp_valid; // @[dma_ctrl.scala 383:44] - wire _T_1195 = _T_1194 | io_dbg_dma_dbg_ib_dbg_cmd_valid; // @[dma_ctrl.scala 383:60] - wire _T_1196 = _T_1195 | io_dma_dbg_cmd_done; // @[dma_ctrl.scala 383:94] - wire _T_1197 = _T_1196 | dma_dbg_cmd_done_q; // @[dma_ctrl.scala 383:116] - wire _T_1199 = _T_1197 | _T_1123; // @[dma_ctrl.scala 383:137] - wire wrbuf_en = io_dma_axi_aw_valid & io_dma_axi_aw_ready; // @[dma_ctrl.scala 405:47] - wire wrbuf_data_en = io_dma_axi_w_valid & io_dma_axi_w_ready; // @[dma_ctrl.scala 406:46] - wire wrbuf_cmd_sent = axi_mstr_prty_en & axi_mstr_sel; // @[dma_ctrl.scala 407:40] - wire _T_1201 = ~wrbuf_en; // @[dma_ctrl.scala 408:51] - wire wrbuf_rst = wrbuf_cmd_sent & _T_1201; // @[dma_ctrl.scala 408:49] - wire _T_1203 = ~wrbuf_data_en; // @[dma_ctrl.scala 409:51] - wire wrbuf_data_rst = wrbuf_cmd_sent & _T_1203; // @[dma_ctrl.scala 409:49] - wire _T_1204 = wrbuf_en | wrbuf_vld; // @[dma_ctrl.scala 411:63] - wire _T_1205 = ~wrbuf_rst; // @[dma_ctrl.scala 411:92] - wire _T_1208 = wrbuf_data_en | wrbuf_data_vld; // @[dma_ctrl.scala 413:63] - wire _T_1209 = ~wrbuf_data_rst; // @[dma_ctrl.scala 413:102] - wire rdbuf_en = io_dma_axi_ar_valid & io_dma_axi_ar_ready; // @[dma_ctrl.scala 433:59] - wire _T_1214 = ~axi_mstr_sel; // @[dma_ctrl.scala 434:44] - wire rdbuf_cmd_sent = axi_mstr_prty_en & _T_1214; // @[dma_ctrl.scala 434:42] - wire _T_1216 = ~rdbuf_en; // @[dma_ctrl.scala 435:63] - wire rdbuf_rst = rdbuf_cmd_sent & _T_1216; // @[dma_ctrl.scala 435:61] - wire _T_1217 = rdbuf_en | rdbuf_vld; // @[dma_ctrl.scala 437:51] - wire _T_1218 = ~rdbuf_rst; // @[dma_ctrl.scala 437:80] - wire _T_1222 = ~wrbuf_cmd_sent; // @[dma_ctrl.scala 449:44] - wire _T_1223 = wrbuf_vld & _T_1222; // @[dma_ctrl.scala 449:42] - wire _T_1226 = wrbuf_data_vld & _T_1222; // @[dma_ctrl.scala 450:47] - wire _T_1228 = ~rdbuf_cmd_sent; // @[dma_ctrl.scala 451:44] - wire _T_1229 = rdbuf_vld & _T_1228; // @[dma_ctrl.scala 451:42] - wire axi_mstr_prty_in = ~axi_mstr_priority; // @[dma_ctrl.scala 470:27] - wire _T_1251 = ~_T_1088[0]; // @[dma_ctrl.scala 477:50] - wire _T_1252 = _T_1086[0] & _T_1251; // @[dma_ctrl.scala 477:48] - wire [4:0] _T_1253 = fifo_done_bus >> RspPtr; // @[dma_ctrl.scala 477:83] - wire axi_rsp_valid = _T_1252 & _T_1253[0]; // @[dma_ctrl.scala 477:68] - wire [4:0] _T_1255 = fifo_write >> RspPtr; // @[dma_ctrl.scala 479:39] - wire axi_rsp_write = _T_1255[0]; // @[dma_ctrl.scala 479:39] - wire [1:0] _T_1258 = _GEN_57[1] ? 2'h3 : 2'h0; // @[dma_ctrl.scala 480:64] - wire _GEN_86 = 3'h1 == RspPtr ? fifo_tag_1 : fifo_tag_0; // @[dma_ctrl.scala 488:33] - wire _GEN_87 = 3'h2 == RspPtr ? fifo_tag_2 : _GEN_86; // @[dma_ctrl.scala 488:33] - wire _GEN_88 = 3'h3 == RspPtr ? fifo_tag_3 : _GEN_87; // @[dma_ctrl.scala 488:33] - wire _T_1261 = ~axi_rsp_write; // @[dma_ctrl.scala 490:46] + wire _T_1138 = dma_nack_count >= io_dec_dma_tlu_dma_dec_tlu_dma_qos_prty; // @[dma_ctrl.scala 332:121] + wire _T_1140 = dma_mem_req & dma_mem_addr_in_iccm; // @[dma_ctrl.scala 333:56] + wire _T_1147 = ~_T_165; // @[dma_ctrl.scala 343:77] + wire [2:0] _T_1149 = _T_1147 ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] + wire [2:0] _T_1151 = _T_1149 & dma_nack_count; // @[dma_ctrl.scala 343:155] + wire _T_1155 = dma_mem_req & _T_1147; // @[dma_ctrl.scala 343:203] + wire [2:0] _T_1158 = dma_nack_count + 3'h1; // @[dma_ctrl.scala 343:304] + wire _T_1184 = io_lsu_dma_dma_lsc_ctl_dma_mem_write & _T_1096; // @[dma_ctrl.scala 357:84] + wire [31:0] _T_1188 = {dma_mem_addr_int[31:3],1'h1,dma_mem_addr_int[1:0]}; // @[Cat.scala 29:58] + wire _T_1196 = io_lsu_dma_dma_lsc_ctl_dma_mem_write & _T_1097; // @[dma_ctrl.scala 358:84] + wire [4:0] _T_1199 = fifo_write >> RdPtr; // @[dma_ctrl.scala 360:53] + wire [63:0] _GEN_75 = 3'h1 == RdPtr ? fifo_data_1 : fifo_data_0; // @[dma_ctrl.scala 361:40] + wire [63:0] _GEN_76 = 3'h2 == RdPtr ? fifo_data_2 : _GEN_75; // @[dma_ctrl.scala 361:40] + wire [63:0] _GEN_77 = 3'h3 == RdPtr ? fifo_data_3 : _GEN_76; // @[dma_ctrl.scala 361:40] + reg dma_dbg_cmd_done_q; // @[dma_ctrl.scala 381:12] + wire _T_1212 = bus_cmd_valid & io_dma_bus_clk_en; // @[dma_ctrl.scala 386:44] + wire _T_1213 = _T_1212 | io_dbg_dma_dbg_ib_dbg_cmd_valid; // @[dma_ctrl.scala 386:65] + wire bus_rsp_valid = io_dma_axi_b_valid | io_dma_axi_r_valid; // @[dma_ctrl.scala 501:60] + wire _T_1214 = bus_cmd_valid | bus_rsp_valid; // @[dma_ctrl.scala 387:44] + wire _T_1215 = _T_1214 | io_dbg_dma_dbg_ib_dbg_cmd_valid; // @[dma_ctrl.scala 387:60] + wire _T_1216 = _T_1215 | io_dma_dbg_cmd_done; // @[dma_ctrl.scala 387:94] + wire _T_1217 = _T_1216 | dma_dbg_cmd_done_q; // @[dma_ctrl.scala 387:116] + wire _T_1219 = _T_1217 | _T_1143; // @[dma_ctrl.scala 387:137] + wire wrbuf_en = io_dma_axi_aw_valid & io_dma_axi_aw_ready; // @[dma_ctrl.scala 409:47] + wire wrbuf_data_en = io_dma_axi_w_valid & io_dma_axi_w_ready; // @[dma_ctrl.scala 410:46] + wire wrbuf_cmd_sent = axi_mstr_prty_en & axi_mstr_sel; // @[dma_ctrl.scala 411:40] + wire _T_1221 = ~wrbuf_en; // @[dma_ctrl.scala 412:51] + wire wrbuf_rst = wrbuf_cmd_sent & _T_1221; // @[dma_ctrl.scala 412:49] + wire _T_1223 = ~wrbuf_data_en; // @[dma_ctrl.scala 413:51] + wire wrbuf_data_rst = wrbuf_cmd_sent & _T_1223; // @[dma_ctrl.scala 413:49] + wire _T_1224 = wrbuf_en | wrbuf_vld; // @[dma_ctrl.scala 415:63] + wire _T_1225 = ~wrbuf_rst; // @[dma_ctrl.scala 415:92] + wire _T_1228 = wrbuf_data_en | wrbuf_data_vld; // @[dma_ctrl.scala 417:63] + wire _T_1229 = ~wrbuf_data_rst; // @[dma_ctrl.scala 417:102] + wire rdbuf_en = io_dma_axi_ar_valid & io_dma_axi_ar_ready; // @[dma_ctrl.scala 437:59] + wire _T_1234 = ~axi_mstr_sel; // @[dma_ctrl.scala 438:44] + wire rdbuf_cmd_sent = axi_mstr_prty_en & _T_1234; // @[dma_ctrl.scala 438:42] + wire _T_1236 = ~rdbuf_en; // @[dma_ctrl.scala 439:63] + wire rdbuf_rst = rdbuf_cmd_sent & _T_1236; // @[dma_ctrl.scala 439:61] + wire _T_1237 = rdbuf_en | rdbuf_vld; // @[dma_ctrl.scala 441:51] + wire _T_1238 = ~rdbuf_rst; // @[dma_ctrl.scala 441:80] + wire _T_1242 = ~wrbuf_cmd_sent; // @[dma_ctrl.scala 453:44] + wire _T_1243 = wrbuf_vld & _T_1242; // @[dma_ctrl.scala 453:42] + wire _T_1246 = wrbuf_data_vld & _T_1242; // @[dma_ctrl.scala 454:47] + wire _T_1248 = ~rdbuf_cmd_sent; // @[dma_ctrl.scala 455:44] + wire _T_1249 = rdbuf_vld & _T_1248; // @[dma_ctrl.scala 455:42] + wire axi_mstr_prty_in = ~axi_mstr_priority; // @[dma_ctrl.scala 474:27] + wire _T_1271 = ~_T_1108[0]; // @[dma_ctrl.scala 481:50] + wire _T_1272 = _T_1106[0] & _T_1271; // @[dma_ctrl.scala 481:48] + wire [4:0] _T_1273 = fifo_done_bus >> RspPtr; // @[dma_ctrl.scala 481:83] + wire axi_rsp_valid = _T_1272 & _T_1273[0]; // @[dma_ctrl.scala 481:68] + wire [4:0] _T_1275 = fifo_write >> RspPtr; // @[dma_ctrl.scala 483:39] + wire axi_rsp_write = _T_1275[0]; // @[dma_ctrl.scala 483:39] + wire [1:0] _T_1278 = _GEN_57[1] ? 2'h3 : 2'h0; // @[dma_ctrl.scala 484:64] + wire _GEN_86 = 3'h1 == RspPtr ? fifo_tag_1 : fifo_tag_0; // @[dma_ctrl.scala 492:33] + wire _GEN_87 = 3'h2 == RspPtr ? fifo_tag_2 : _GEN_86; // @[dma_ctrl.scala 492:33] + wire _GEN_88 = 3'h3 == RspPtr ? fifo_tag_3 : _GEN_87; // @[dma_ctrl.scala 492:33] + wire _T_1281 = ~axi_rsp_write; // @[dma_ctrl.scala 494:46] rvclkhdr rvclkhdr ( // @[lib.scala 352:23] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), @@ -826,19 +845,19 @@ module dma_ctrl( .io_en(rvclkhdr_9_io_en), .io_scan_mode(rvclkhdr_9_io_scan_mode) ); - rvclkhdr dma_buffer_c1cgc ( // @[dma_ctrl.scala 385:32] + rvclkhdr dma_buffer_c1cgc ( // @[dma_ctrl.scala 389:32] .io_l1clk(dma_buffer_c1cgc_io_l1clk), .io_clk(dma_buffer_c1cgc_io_clk), .io_en(dma_buffer_c1cgc_io_en), .io_scan_mode(dma_buffer_c1cgc_io_scan_mode) ); - rvclkhdr dma_free_cgc ( // @[dma_ctrl.scala 391:28] + rvclkhdr dma_free_cgc ( // @[dma_ctrl.scala 395:28] .io_l1clk(dma_free_cgc_io_l1clk), .io_clk(dma_free_cgc_io_clk), .io_en(dma_free_cgc_io_en), .io_scan_mode(dma_free_cgc_io_scan_mode) ); - rvclkhdr dma_bus_cgc ( // @[dma_ctrl.scala 397:27] + rvclkhdr dma_bus_cgc ( // @[dma_ctrl.scala 401:27] .io_l1clk(dma_bus_cgc_io_l1clk), .io_clk(dma_bus_cgc_io_clk), .io_en(dma_bus_cgc_io_en), @@ -862,43 +881,43 @@ module dma_ctrl( .io_en(rvclkhdr_12_io_en), .io_scan_mode(rvclkhdr_12_io_scan_mode) ); - assign io_dma_dbg_rddata = _GEN_47[2] ? _GEN_52[63:32] : _GEN_52[31:0]; // @[dma_ctrl.scala 321:25] - assign io_dma_dbg_cmd_done = _T_1090 & _T_1091[0]; // @[dma_ctrl.scala 320:25] - assign io_dma_dbg_cmd_fail = |_GEN_57; // @[dma_ctrl.scala 322:25] - assign io_dbg_dma_io_dma_dbg_ready = fifo_empty & dbg_dma_bubble_bus; // @[dma_ctrl.scala 319:36] - assign io_dec_dma_dctl_dma_dma_dccm_stall_any = io_dec_dma_tlu_dma_dma_dccm_stall_any; // @[dma_ctrl.scala 331:42] - assign io_dec_dma_tlu_dma_dma_pmu_dccm_read = io_lsu_dma_dma_lsc_ctl_dma_dccm_req & _T_166; // @[dma_ctrl.scala 361:42] - assign io_dec_dma_tlu_dma_dma_pmu_dccm_write = io_lsu_dma_dma_lsc_ctl_dma_dccm_req & io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[dma_ctrl.scala 362:42] - assign io_dec_dma_tlu_dma_dma_pmu_any_read = _T_165 & _T_166; // @[dma_ctrl.scala 363:42] - assign io_dec_dma_tlu_dma_dma_pmu_any_write = _T_165 & io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[dma_ctrl.scala 364:42] - assign io_dec_dma_tlu_dma_dma_dccm_stall_any = _T_1117 & _T_1118; // @[dma_ctrl.scala 328:41] - assign io_dec_dma_tlu_dma_dma_iccm_stall_any = io_ifu_dma_dma_ifc_dma_iccm_stall_any; // @[dma_ctrl.scala 330:41] - assign io_dma_axi_aw_ready = ~_T_1223; // @[dma_ctrl.scala 449:27] - assign io_dma_axi_w_ready = ~_T_1226; // @[dma_ctrl.scala 450:27] - assign io_dma_axi_b_valid = axi_rsp_valid & axi_rsp_write; // @[dma_ctrl.scala 486:27] - assign io_dma_axi_b_bits_resp = _GEN_57[0] ? 2'h2 : _T_1258; // @[dma_ctrl.scala 487:41] - assign io_dma_axi_b_bits_id = 3'h4 == RspPtr ? fifo_tag_4 : _GEN_88; // @[dma_ctrl.scala 488:33] - assign io_dma_axi_ar_ready = ~_T_1229; // @[dma_ctrl.scala 451:27] - assign io_dma_axi_r_valid = axi_rsp_valid & _T_1261; // @[dma_ctrl.scala 490:27] - assign io_dma_axi_r_bits_id = 3'h4 == RspPtr ? fifo_tag_4 : _GEN_88; // @[dma_ctrl.scala 494:37] - assign io_dma_axi_r_bits_data = 3'h4 == RspPtr ? fifo_data_4 : _GEN_51; // @[dma_ctrl.scala 492:43] - assign io_dma_axi_r_bits_resp = _GEN_57[0] ? 2'h2 : _T_1258; // @[dma_ctrl.scala 491:41] - assign io_dma_axi_r_bits_last = 1'h1; // @[dma_ctrl.scala 493:41] - assign io_lsu_dma_dma_lsc_ctl_dma_dccm_req = _T_1117 & io_lsu_dma_dccm_ready; // @[dma_ctrl.scala 348:40] - assign io_lsu_dma_dma_lsc_ctl_dma_mem_addr = _T_1164 ? _T_1168 : dma_mem_addr_int; // @[dma_ctrl.scala 353:40] - assign io_lsu_dma_dma_lsc_ctl_dma_mem_sz = _T_1176 ? 3'h2 : dma_mem_sz_int; // @[dma_ctrl.scala 354:40] - assign io_lsu_dma_dma_lsc_ctl_dma_mem_write = _T_1179[0]; // @[dma_ctrl.scala 356:40] - assign io_lsu_dma_dma_lsc_ctl_dma_mem_wdata = 3'h4 == RdPtr ? fifo_data_4 : _GEN_77; // @[dma_ctrl.scala 357:40] - assign io_lsu_dma_dma_dccm_ctl_dma_mem_addr = io_lsu_dma_dma_lsc_ctl_dma_mem_addr; // @[dma_ctrl.scala 499:40] - assign io_lsu_dma_dma_dccm_ctl_dma_mem_wdata = io_lsu_dma_dma_lsc_ctl_dma_mem_wdata; // @[dma_ctrl.scala 500:41] - assign io_lsu_dma_dma_mem_tag = RdPtr; // @[dma_ctrl.scala 350:28] - assign io_ifu_dma_dma_ifc_dma_iccm_stall_any = _T_1120 & _T_1118; // @[dma_ctrl.scala 329:41] - assign io_ifu_dma_dma_mem_ctl_dma_iccm_req = _T_1120 & io_iccm_ready; // @[dma_ctrl.scala 349:40] - assign io_ifu_dma_dma_mem_ctl_dma_mem_addr = io_lsu_dma_dma_lsc_ctl_dma_mem_addr; // @[dma_ctrl.scala 502:39] - assign io_ifu_dma_dma_mem_ctl_dma_mem_sz = io_lsu_dma_dma_lsc_ctl_dma_mem_sz; // @[dma_ctrl.scala 501:37] - assign io_ifu_dma_dma_mem_ctl_dma_mem_write = io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[dma_ctrl.scala 504:40] - assign io_ifu_dma_dma_mem_ctl_dma_mem_wdata = io_lsu_dma_dma_lsc_ctl_dma_mem_wdata; // @[dma_ctrl.scala 503:40] - assign io_ifu_dma_dma_mem_ctl_dma_mem_tag = io_lsu_dma_dma_mem_tag; // @[dma_ctrl.scala 505:38] + assign io_dma_dbg_rddata = _GEN_47[2] ? _GEN_52[63:32] : _GEN_52[31:0]; // @[dma_ctrl.scala 325:25] + assign io_dma_dbg_cmd_done = _T_1110 & _T_1111[0]; // @[dma_ctrl.scala 324:25] + assign io_dma_dbg_cmd_fail = |_GEN_57; // @[dma_ctrl.scala 326:25] + assign io_dbg_dma_io_dma_dbg_ready = fifo_empty & dbg_dma_bubble_bus; // @[dma_ctrl.scala 323:36] + assign io_dec_dma_dctl_dma_dma_dccm_stall_any = io_dec_dma_tlu_dma_dma_dccm_stall_any; // @[dma_ctrl.scala 335:42] + assign io_dec_dma_tlu_dma_dma_pmu_dccm_read = io_lsu_dma_dma_lsc_ctl_dma_dccm_req & _T_166; // @[dma_ctrl.scala 365:42] + assign io_dec_dma_tlu_dma_dma_pmu_dccm_write = io_lsu_dma_dma_lsc_ctl_dma_dccm_req & io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[dma_ctrl.scala 366:42] + assign io_dec_dma_tlu_dma_dma_pmu_any_read = _T_165 & _T_166; // @[dma_ctrl.scala 367:42] + assign io_dec_dma_tlu_dma_dma_pmu_any_write = _T_165 & io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[dma_ctrl.scala 368:42] + assign io_dec_dma_tlu_dma_dma_dccm_stall_any = _T_1137 & _T_1138; // @[dma_ctrl.scala 332:41] + assign io_dec_dma_tlu_dma_dma_iccm_stall_any = io_ifu_dma_dma_ifc_dma_iccm_stall_any; // @[dma_ctrl.scala 334:41] + assign io_dma_axi_aw_ready = ~_T_1243; // @[dma_ctrl.scala 453:27] + assign io_dma_axi_w_ready = ~_T_1246; // @[dma_ctrl.scala 454:27] + assign io_dma_axi_b_valid = axi_rsp_valid & axi_rsp_write; // @[dma_ctrl.scala 490:27] + assign io_dma_axi_b_bits_resp = _GEN_57[0] ? 2'h2 : _T_1278; // @[dma_ctrl.scala 491:41] + assign io_dma_axi_b_bits_id = 3'h4 == RspPtr ? fifo_tag_4 : _GEN_88; // @[dma_ctrl.scala 492:33] + assign io_dma_axi_ar_ready = ~_T_1249; // @[dma_ctrl.scala 455:27] + assign io_dma_axi_r_valid = axi_rsp_valid & _T_1281; // @[dma_ctrl.scala 494:27] + assign io_dma_axi_r_bits_id = 3'h4 == RspPtr ? fifo_tag_4 : _GEN_88; // @[dma_ctrl.scala 498:37] + assign io_dma_axi_r_bits_data = 3'h4 == RspPtr ? fifo_data_4 : _GEN_51; // @[dma_ctrl.scala 496:43] + assign io_dma_axi_r_bits_resp = _GEN_57[0] ? 2'h2 : _T_1278; // @[dma_ctrl.scala 495:41] + assign io_dma_axi_r_bits_last = 1'h1; // @[dma_ctrl.scala 497:41] + assign io_lsu_dma_dma_lsc_ctl_dma_dccm_req = _T_1137 & io_lsu_dma_dccm_ready; // @[dma_ctrl.scala 352:40] + assign io_lsu_dma_dma_lsc_ctl_dma_mem_addr = _T_1184 ? _T_1188 : dma_mem_addr_int; // @[dma_ctrl.scala 357:40] + assign io_lsu_dma_dma_lsc_ctl_dma_mem_sz = _T_1196 ? 3'h2 : dma_mem_sz_int; // @[dma_ctrl.scala 358:40] + assign io_lsu_dma_dma_lsc_ctl_dma_mem_write = _T_1199[0]; // @[dma_ctrl.scala 360:40] + assign io_lsu_dma_dma_lsc_ctl_dma_mem_wdata = 3'h4 == RdPtr ? fifo_data_4 : _GEN_77; // @[dma_ctrl.scala 361:40] + assign io_lsu_dma_dma_dccm_ctl_dma_mem_addr = io_lsu_dma_dma_lsc_ctl_dma_mem_addr; // @[dma_ctrl.scala 503:40] + assign io_lsu_dma_dma_dccm_ctl_dma_mem_wdata = io_lsu_dma_dma_lsc_ctl_dma_mem_wdata; // @[dma_ctrl.scala 504:41] + assign io_lsu_dma_dma_mem_tag = RdPtr; // @[dma_ctrl.scala 354:28] + assign io_ifu_dma_dma_ifc_dma_iccm_stall_any = _T_1140 & _T_1138; // @[dma_ctrl.scala 333:41] + assign io_ifu_dma_dma_mem_ctl_dma_iccm_req = _T_1140 & io_iccm_ready; // @[dma_ctrl.scala 353:40] + assign io_ifu_dma_dma_mem_ctl_dma_mem_addr = io_lsu_dma_dma_lsc_ctl_dma_mem_addr; // @[dma_ctrl.scala 506:39] + assign io_ifu_dma_dma_mem_ctl_dma_mem_sz = io_lsu_dma_dma_lsc_ctl_dma_mem_sz; // @[dma_ctrl.scala 505:37] + assign io_ifu_dma_dma_mem_ctl_dma_mem_write = io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[dma_ctrl.scala 508:40] + assign io_ifu_dma_dma_mem_ctl_dma_mem_wdata = io_lsu_dma_dma_lsc_ctl_dma_mem_wdata; // @[dma_ctrl.scala 507:40] + assign io_ifu_dma_dma_mem_ctl_dma_mem_tag = io_lsu_dma_dma_mem_tag; // @[dma_ctrl.scala 509:38] assign rvclkhdr_io_clk = clock; // @[lib.scala 354:18] assign rvclkhdr_io_en = fifo_cmd_en[0]; // @[lib.scala 355:17] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[lib.scala 356:24] @@ -929,15 +948,15 @@ module dma_ctrl( assign rvclkhdr_9_io_clk = clock; // @[lib.scala 354:18] assign rvclkhdr_9_io_en = fifo_data_en[4]; // @[lib.scala 355:17] assign rvclkhdr_9_io_scan_mode = io_scan_mode; // @[lib.scala 356:24] - assign dma_buffer_c1cgc_io_clk = clock; // @[dma_ctrl.scala 388:33] - assign dma_buffer_c1cgc_io_en = _T_1193 | io_clk_override; // @[dma_ctrl.scala 386:33] - assign dma_buffer_c1cgc_io_scan_mode = io_scan_mode; // @[dma_ctrl.scala 387:33] - assign dma_free_cgc_io_clk = clock; // @[dma_ctrl.scala 394:29] - assign dma_free_cgc_io_en = _T_1199 | io_clk_override; // @[dma_ctrl.scala 392:29] - assign dma_free_cgc_io_scan_mode = io_scan_mode; // @[dma_ctrl.scala 393:29] - assign dma_bus_cgc_io_clk = clock; // @[dma_ctrl.scala 400:28] - assign dma_bus_cgc_io_en = io_dma_bus_clk_en; // @[dma_ctrl.scala 398:28] - assign dma_bus_cgc_io_scan_mode = io_scan_mode; // @[dma_ctrl.scala 399:28] + assign dma_buffer_c1cgc_io_clk = clock; // @[dma_ctrl.scala 392:33] + assign dma_buffer_c1cgc_io_en = _T_1213 | io_clk_override; // @[dma_ctrl.scala 390:33] + assign dma_buffer_c1cgc_io_scan_mode = io_scan_mode; // @[dma_ctrl.scala 391:33] + assign dma_free_cgc_io_clk = clock; // @[dma_ctrl.scala 398:29] + assign dma_free_cgc_io_en = _T_1219 | io_clk_override; // @[dma_ctrl.scala 396:29] + assign dma_free_cgc_io_scan_mode = io_scan_mode; // @[dma_ctrl.scala 397:29] + assign dma_bus_cgc_io_clk = clock; // @[dma_ctrl.scala 404:28] + assign dma_bus_cgc_io_en = io_dma_bus_clk_en; // @[dma_ctrl.scala 402:28] + assign dma_bus_cgc_io_scan_mode = io_scan_mode; // @[dma_ctrl.scala 403:28] assign rvclkhdr_10_io_clk = clock; // @[lib.scala 354:18] assign rvclkhdr_10_io_en = wrbuf_en & io_dma_bus_clk_en; // @[lib.scala 355:17] assign rvclkhdr_10_io_scan_mode = io_scan_mode; // @[lib.scala 356:24] @@ -1452,21 +1471,21 @@ end // initial if (reset) begin wrbuf_vld <= 1'h0; end else begin - wrbuf_vld <= _T_1204 & _T_1205; + wrbuf_vld <= _T_1224 & _T_1225; end end always @(posedge dma_bus_clk or posedge reset) begin if (reset) begin wrbuf_data_vld <= 1'h0; end else begin - wrbuf_data_vld <= _T_1208 & _T_1209; + wrbuf_data_vld <= _T_1228 & _T_1229; end end always @(posedge dma_bus_clk or posedge reset) begin if (reset) begin rdbuf_vld <= 1'h0; end else begin - rdbuf_vld <= _T_1217 & _T_1218; + rdbuf_vld <= _T_1237 & _T_1238; end end always @(posedge dma_bus_clk or posedge reset) begin @@ -1515,7 +1534,7 @@ end // initial if (reset) begin fifo_full <= 1'h0; end else begin - fifo_full <= num_fifo_vld_tmp2 >= 4'h5; + fifo_full <= num_fifo_vld >= 4'h5; end end always @(posedge dma_bus_clk or posedge reset) begin @@ -1864,10 +1883,10 @@ end // initial end else if (fifo_cmd_en[0]) begin if (io_dbg_dma_dbg_ib_dbg_cmd_valid) begin _T_850 <= io_dbg_dma_dbg_ib_dbg_cmd_write; - end else if (_T_1241) begin + end else if (_T_1261) begin _T_850 <= axi_mstr_priority; end else begin - _T_850 <= _T_1240; + _T_850 <= _T_1260; end end end @@ -1877,10 +1896,10 @@ end // initial end else if (fifo_cmd_en[1]) begin if (io_dbg_dma_dbg_ib_dbg_cmd_valid) begin _T_852 <= io_dbg_dma_dbg_ib_dbg_cmd_write; - end else if (_T_1241) begin + end else if (_T_1261) begin _T_852 <= axi_mstr_priority; end else begin - _T_852 <= _T_1240; + _T_852 <= _T_1260; end end end @@ -1890,10 +1909,10 @@ end // initial end else if (fifo_cmd_en[2]) begin if (io_dbg_dma_dbg_ib_dbg_cmd_valid) begin _T_854 <= io_dbg_dma_dbg_ib_dbg_cmd_write; - end else if (_T_1241) begin + end else if (_T_1261) begin _T_854 <= axi_mstr_priority; end else begin - _T_854 <= _T_1240; + _T_854 <= _T_1260; end end end @@ -1903,10 +1922,10 @@ end // initial end else if (fifo_cmd_en[3]) begin if (io_dbg_dma_dbg_ib_dbg_cmd_valid) begin _T_856 <= io_dbg_dma_dbg_ib_dbg_cmd_write; - end else if (_T_1241) begin + end else if (_T_1261) begin _T_856 <= axi_mstr_priority; end else begin - _T_856 <= _T_1240; + _T_856 <= _T_1260; end end end @@ -2059,10 +2078,10 @@ end // initial if (reset) begin dma_nack_count <= 3'h0; end else if (dma_mem_req) begin - if (_T_1118) begin - dma_nack_count <= _T_1131; - end else if (_T_1135) begin - dma_nack_count <= _T_1138; + if (_T_1138) begin + dma_nack_count <= _T_1151; + end else if (_T_1155) begin + dma_nack_count <= _T_1158; end else begin dma_nack_count <= 3'h0; end diff --git a/quasar_wrapper.fir b/quasar_wrapper.fir index 67bd698b..622b991f 100644 --- a/quasar_wrapper.fir +++ b/quasar_wrapper.fir @@ -2324,26 +2324,6 @@ circuit quasar_wrapper : input reset : AsyncReset output io : {flip free_clk : Clock, flip active_clk : Clock, flip exu_flush_final : UInt<1>, dec_mem_ctrl : {flip dec_tlu_flush_err_wb : UInt<1>, flip dec_tlu_i0_commit_cmt : UInt<1>, flip dec_tlu_force_halt : UInt<1>, flip dec_tlu_fence_i_wb : UInt<1>, flip dec_tlu_ic_diag_pkt : {icache_wrdata : UInt<71>, icache_dicawics : UInt<17>, icache_rd_valid : UInt<1>, icache_wr_valid : UInt<1>}, flip dec_tlu_core_ecc_disable : UInt<1>, ifu_pmu_ic_miss : UInt<1>, ifu_pmu_ic_hit : UInt<1>, ifu_pmu_bus_error : UInt<1>, ifu_pmu_bus_busy : UInt<1>, ifu_pmu_bus_trxn : UInt<1>, ifu_ic_error_start : UInt<1>, ifu_iccm_rd_ecc_single_err : UInt<1>, ifu_ic_debug_rd_data : UInt<71>, ifu_ic_debug_rd_data_valid : UInt<1>, ifu_miss_state_idle : UInt<1>}, flip ifc_fetch_addr_bf : UInt<31>, flip ifc_fetch_uncacheable_bf : UInt<1>, flip ifc_fetch_req_bf : UInt<1>, flip ifc_fetch_req_bf_raw : UInt<1>, flip ifc_iccm_access_bf : UInt<1>, flip ifc_region_acc_fault_bf : UInt<1>, flip ifc_dma_access_ok : UInt<1>, flip ifu_bp_hit_taken_f : UInt<1>, flip ifu_bp_inst_mask_f : UInt<1>, ifu_axi : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<3>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}, flip ifu_bus_clk_en : UInt<1>, dma_mem_ctl : {flip dma_iccm_req : UInt<1>, flip dma_mem_addr : UInt<32>, flip dma_mem_sz : UInt<3>, flip dma_mem_write : UInt<1>, flip dma_mem_wdata : UInt<64>, flip dma_mem_tag : UInt<3>}, iccm : {rw_addr : UInt<15>, buf_correct_ecc : UInt<1>, correction_state : UInt<1>, wren : UInt<1>, rden : UInt<1>, wr_size : UInt<3>, wr_data : UInt<78>, flip rd_data : UInt<64>, flip rd_data_ecc : UInt<78>}, ic : {rw_addr : UInt<31>, tag_valid : UInt<2>, wr_en : UInt<2>, rd_en : UInt<1>, wr_data : UInt<71>[2], debug_wr_data : UInt<71>, debug_addr : UInt<10>, flip rd_data : UInt<64>, flip debug_rd_data : UInt<71>, flip tag_debug_rd_data : UInt<26>, flip eccerr : UInt<2>, flip parerr : UInt<2>, flip rd_hit : UInt<2>, flip tag_perr : UInt<1>, debug_rd_en : UInt<1>, debug_wr_en : UInt<1>, debug_tag_array : UInt<1>, debug_way : UInt<2>, premux_data : UInt<64>, sel_premux_data : UInt<1>}, flip ifu_fetch_val : UInt<2>, ifu_ic_mb_empty : UInt<1>, ic_dma_active : UInt<1>, ic_write_stall : UInt<1>, iccm_dma_ecc_error : UInt<1>, iccm_dma_rvalid : UInt<1>, iccm_dma_rdata : UInt<64>, iccm_dma_rtag : UInt<3>, iccm_ready : UInt<1>, flip dec_tlu_flush_lower_wb : UInt<1>, iccm_rd_ecc_double_err : UInt<1>, iccm_dma_sb_error : UInt<1>, ic_hit_f : UInt<1>, ic_access_fault_f : UInt<1>, ic_access_fault_type_f : UInt<2>, ifu_async_error_start : UInt<1>, ic_fetch_val_f : UInt<2>, ic_data_f : UInt<32>, flip scan_mode : UInt<1>} - io.ifu_axi.w.valid <= UInt<1>("h00") @[ifu_mem_ctl.scala 57:22] - io.ifu_axi.w.bits.data <= UInt<1>("h00") @[ifu_mem_ctl.scala 58:26] - io.ifu_axi.aw.bits.qos <= UInt<1>("h00") @[ifu_mem_ctl.scala 59:26] - io.ifu_axi.aw.bits.addr <= UInt<1>("h00") @[ifu_mem_ctl.scala 60:27] - io.ifu_axi.aw.bits.prot <= UInt<1>("h00") @[ifu_mem_ctl.scala 61:27] - io.ifu_axi.aw.bits.len <= UInt<1>("h00") @[ifu_mem_ctl.scala 62:26] - io.ifu_axi.ar.bits.lock <= UInt<1>("h00") @[ifu_mem_ctl.scala 63:27] - io.ifu_axi.aw.bits.region <= UInt<1>("h00") @[ifu_mem_ctl.scala 64:29] - io.ifu_axi.aw.bits.id <= UInt<1>("h00") @[ifu_mem_ctl.scala 65:25] - io.ifu_axi.aw.valid <= UInt<1>("h00") @[ifu_mem_ctl.scala 66:23] - io.ifu_axi.w.bits.strb <= UInt<1>("h00") @[ifu_mem_ctl.scala 67:26] - io.ifu_axi.aw.bits.cache <= UInt<1>("h00") @[ifu_mem_ctl.scala 68:28] - io.ifu_axi.ar.bits.qos <= UInt<1>("h00") @[ifu_mem_ctl.scala 69:26] - io.ifu_axi.aw.bits.lock <= UInt<1>("h00") @[ifu_mem_ctl.scala 70:27] - io.ifu_axi.b.ready <= UInt<1>("h00") @[ifu_mem_ctl.scala 71:22] - io.ifu_axi.ar.bits.len <= UInt<1>("h00") @[ifu_mem_ctl.scala 72:26] - io.ifu_axi.aw.bits.size <= UInt<1>("h00") @[ifu_mem_ctl.scala 73:27] - io.ifu_axi.ar.bits.prot <= UInt<1>("h00") @[ifu_mem_ctl.scala 74:27] - io.ifu_axi.aw.bits.burst <= UInt<1>("h00") @[ifu_mem_ctl.scala 75:28] - io.ifu_axi.w.bits.last <= UInt<1>("h00") @[ifu_mem_ctl.scala 76:26] wire iccm_single_ecc_error : UInt<2> iccm_single_ecc_error <= UInt<1>("h00") wire ifc_fetch_req_f : UInt<1> @@ -2402,13 +2382,13 @@ circuit quasar_wrapper : rvclkhdr.io.clk <= clock @[lib.scala 328:17] rvclkhdr.io.en <= ic_debug_rd_en_ff @[lib.scala 329:16] rvclkhdr.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - reg flush_final_f : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 108:53] - flush_final_f <= io.exu_flush_final @[ifu_mem_ctl.scala 108:53] - node _T = or(io.ifc_fetch_req_bf_raw, ifc_fetch_req_f) @[ifu_mem_ctl.scala 109:53] - node _T_1 = or(_T, miss_pending) @[ifu_mem_ctl.scala 109:71] - node _T_2 = or(_T_1, io.exu_flush_final) @[ifu_mem_ctl.scala 109:86] - node fetch_bf_f_c1_clken = or(_T_2, scnd_miss_req) @[ifu_mem_ctl.scala 109:107] - node debug_c1_clken = or(io.ic.debug_rd_en, io.ic.debug_wr_en) @[ifu_mem_ctl.scala 110:42] + reg flush_final_f : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 90:53] + flush_final_f <= io.exu_flush_final @[ifu_mem_ctl.scala 90:53] + node _T = or(io.ifc_fetch_req_bf_raw, ifc_fetch_req_f) @[ifu_mem_ctl.scala 91:53] + node _T_1 = or(_T, miss_pending) @[ifu_mem_ctl.scala 91:71] + node _T_2 = or(_T_1, io.exu_flush_final) @[ifu_mem_ctl.scala 91:86] + node fetch_bf_f_c1_clken = or(_T_2, scnd_miss_req) @[ifu_mem_ctl.scala 91:107] + node debug_c1_clken = or(io.ic.debug_rd_en, io.ic.debug_wr_en) @[ifu_mem_ctl.scala 92:42] inst rvclkhdr_1 of rvclkhdr_1 @[lib.scala 327:22] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset @@ -2421,222 +2401,222 @@ circuit quasar_wrapper : rvclkhdr_2.io.clk <= clock @[lib.scala 328:17] rvclkhdr_2.io.en <= fetch_bf_f_c1_clken @[lib.scala 329:16] rvclkhdr_2.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - node _T_3 = orr(iccm_single_ecc_error) @[ifu_mem_ctl.scala 113:52] - node _T_4 = bits(dma_iccm_req_f, 0, 0) @[ifu_mem_ctl.scala 113:78] - node _T_5 = and(_T_3, _T_4) @[ifu_mem_ctl.scala 113:55] - io.iccm_dma_sb_error <= _T_5 @[ifu_mem_ctl.scala 113:24] - node _T_6 = or(io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err, io.dec_mem_ctrl.ifu_ic_error_start) @[ifu_mem_ctl.scala 114:74] - io.ifu_async_error_start <= _T_6 @[ifu_mem_ctl.scala 114:28] - node _T_7 = eq(perr_state, UInt<3>("h04")) @[ifu_mem_ctl.scala 115:54] - node _T_8 = or(iccm_correct_ecc, _T_7) @[ifu_mem_ctl.scala 115:40] - node _T_9 = eq(err_stop_state, UInt<2>("h03")) @[ifu_mem_ctl.scala 115:90] - node _T_10 = or(_T_8, _T_9) @[ifu_mem_ctl.scala 115:72] - node _T_11 = or(_T_10, err_stop_fetch) @[ifu_mem_ctl.scala 115:112] - node _T_12 = or(_T_11, io.dec_mem_ctrl.dec_tlu_flush_err_wb) @[ifu_mem_ctl.scala 115:129] - io.ic_dma_active <= _T_12 @[ifu_mem_ctl.scala 115:20] - node _T_13 = and(ifu_bus_rsp_valid, bus_ifu_bus_clk_en) @[ifu_mem_ctl.scala 117:44] - node _T_14 = and(_T_13, ifu_bus_rsp_ready) @[ifu_mem_ctl.scala 117:65] - node _T_15 = andr(bus_new_data_beat_count) @[ifu_mem_ctl.scala 117:112] - node _T_16 = and(_T_14, _T_15) @[ifu_mem_ctl.scala 117:85] - node _T_17 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 118:5] - node _T_18 = and(_T_16, _T_17) @[ifu_mem_ctl.scala 117:118] - node _T_19 = eq(miss_state, UInt<3>("h05")) @[ifu_mem_ctl.scala 118:41] - node _T_20 = eq(miss_nxtstate, UInt<3>("h05")) @[ifu_mem_ctl.scala 118:73] - node _T_21 = or(_T_19, _T_20) @[ifu_mem_ctl.scala 118:57] - node _T_22 = and(_T_18, _T_21) @[ifu_mem_ctl.scala 118:26] - node _T_23 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 118:93] - node scnd_miss_req_in = and(_T_22, _T_23) @[ifu_mem_ctl.scala 118:91] - node ifu_bp_hit_taken_q_f = and(io.ifu_bp_hit_taken_f, io.ic_hit_f) @[ifu_mem_ctl.scala 120:52] + node _T_3 = orr(iccm_single_ecc_error) @[ifu_mem_ctl.scala 95:52] + node _T_4 = bits(dma_iccm_req_f, 0, 0) @[ifu_mem_ctl.scala 95:78] + node _T_5 = and(_T_3, _T_4) @[ifu_mem_ctl.scala 95:55] + io.iccm_dma_sb_error <= _T_5 @[ifu_mem_ctl.scala 95:24] + node _T_6 = or(io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err, io.dec_mem_ctrl.ifu_ic_error_start) @[ifu_mem_ctl.scala 96:74] + io.ifu_async_error_start <= _T_6 @[ifu_mem_ctl.scala 96:28] + node _T_7 = eq(perr_state, UInt<3>("h04")) @[ifu_mem_ctl.scala 97:54] + node _T_8 = or(iccm_correct_ecc, _T_7) @[ifu_mem_ctl.scala 97:40] + node _T_9 = eq(err_stop_state, UInt<2>("h03")) @[ifu_mem_ctl.scala 97:90] + node _T_10 = or(_T_8, _T_9) @[ifu_mem_ctl.scala 97:72] + node _T_11 = or(_T_10, err_stop_fetch) @[ifu_mem_ctl.scala 97:112] + node _T_12 = or(_T_11, io.dec_mem_ctrl.dec_tlu_flush_err_wb) @[ifu_mem_ctl.scala 97:129] + io.ic_dma_active <= _T_12 @[ifu_mem_ctl.scala 97:20] + node _T_13 = and(ifu_bus_rsp_valid, bus_ifu_bus_clk_en) @[ifu_mem_ctl.scala 99:44] + node _T_14 = and(_T_13, ifu_bus_rsp_ready) @[ifu_mem_ctl.scala 99:65] + node _T_15 = andr(bus_new_data_beat_count) @[ifu_mem_ctl.scala 99:112] + node _T_16 = and(_T_14, _T_15) @[ifu_mem_ctl.scala 99:85] + node _T_17 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 100:5] + node _T_18 = and(_T_16, _T_17) @[ifu_mem_ctl.scala 99:118] + node _T_19 = eq(miss_state, UInt<3>("h05")) @[ifu_mem_ctl.scala 100:41] + node _T_20 = eq(miss_nxtstate, UInt<3>("h05")) @[ifu_mem_ctl.scala 100:73] + node _T_21 = or(_T_19, _T_20) @[ifu_mem_ctl.scala 100:57] + node _T_22 = and(_T_18, _T_21) @[ifu_mem_ctl.scala 100:26] + node _T_23 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 100:93] + node scnd_miss_req_in = and(_T_22, _T_23) @[ifu_mem_ctl.scala 100:91] + node ifu_bp_hit_taken_q_f = and(io.ifu_bp_hit_taken_f, io.ic_hit_f) @[ifu_mem_ctl.scala 102:52] node _T_24 = eq(UInt<3>("h00"), miss_state) @[Conditional.scala 37:30] when _T_24 : @[Conditional.scala 40:58] - node _T_25 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 124:45] - node _T_26 = and(ic_act_miss_f, _T_25) @[ifu_mem_ctl.scala 124:43] - node _T_27 = bits(_T_26, 0, 0) @[ifu_mem_ctl.scala 124:66] - node _T_28 = mux(_T_27, UInt<3>("h01"), UInt<3>("h02")) @[ifu_mem_ctl.scala 124:27] - miss_nxtstate <= _T_28 @[ifu_mem_ctl.scala 124:21] - node _T_29 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 125:40] - node _T_30 = and(ic_act_miss_f, _T_29) @[ifu_mem_ctl.scala 125:38] - miss_state_en <= _T_30 @[ifu_mem_ctl.scala 125:21] + node _T_25 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 106:45] + node _T_26 = and(ic_act_miss_f, _T_25) @[ifu_mem_ctl.scala 106:43] + node _T_27 = bits(_T_26, 0, 0) @[ifu_mem_ctl.scala 106:66] + node _T_28 = mux(_T_27, UInt<3>("h01"), UInt<3>("h02")) @[ifu_mem_ctl.scala 106:27] + miss_nxtstate <= _T_28 @[ifu_mem_ctl.scala 106:21] + node _T_29 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 107:40] + node _T_30 = and(ic_act_miss_f, _T_29) @[ifu_mem_ctl.scala 107:38] + miss_state_en <= _T_30 @[ifu_mem_ctl.scala 107:21] skip @[Conditional.scala 40:58] else : @[Conditional.scala 39:67] node _T_31 = eq(UInt<3>("h01"), miss_state) @[Conditional.scala 37:30] when _T_31 : @[Conditional.scala 39:67] - node _T_32 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 128:126] - node _T_33 = or(last_data_recieved_ff, _T_32) @[ifu_mem_ctl.scala 128:106] - node _T_34 = and(ic_byp_hit_f, _T_33) @[ifu_mem_ctl.scala 128:80] - node _T_35 = and(_T_34, uncacheable_miss_ff) @[ifu_mem_ctl.scala 128:140] - node _T_36 = or(io.dec_mem_ctrl.dec_tlu_force_halt, _T_35) @[ifu_mem_ctl.scala 128:64] - node _T_37 = bits(_T_36, 0, 0) @[ifu_mem_ctl.scala 128:165] - node _T_38 = eq(last_data_recieved_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 129:30] - node _T_39 = and(ic_byp_hit_f, _T_38) @[ifu_mem_ctl.scala 129:27] - node _T_40 = and(_T_39, uncacheable_miss_ff) @[ifu_mem_ctl.scala 129:53] - node _T_41 = bits(_T_40, 0, 0) @[ifu_mem_ctl.scala 129:77] - node _T_42 = eq(ic_byp_hit_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 130:16] - node _T_43 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 130:32] - node _T_44 = and(_T_42, _T_43) @[ifu_mem_ctl.scala 130:30] - node _T_45 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 130:72] - node _T_46 = and(_T_44, _T_45) @[ifu_mem_ctl.scala 130:52] - node _T_47 = and(_T_46, uncacheable_miss_ff) @[ifu_mem_ctl.scala 130:85] - node _T_48 = bits(_T_47, 0, 0) @[ifu_mem_ctl.scala 130:109] - node _T_49 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 131:36] - node _T_50 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 131:51] - node _T_51 = and(_T_49, _T_50) @[ifu_mem_ctl.scala 131:49] - node _T_52 = bits(_T_51, 0, 0) @[ifu_mem_ctl.scala 131:73] - node _T_53 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 132:35] - node _T_54 = and(ic_byp_hit_f, _T_53) @[ifu_mem_ctl.scala 132:33] - node _T_55 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 132:76] - node _T_56 = eq(_T_55, UInt<1>("h00")) @[ifu_mem_ctl.scala 132:57] - node _T_57 = and(_T_54, _T_56) @[ifu_mem_ctl.scala 132:55] - node _T_58 = eq(ifu_bp_hit_taken_q_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 132:91] - node _T_59 = and(_T_57, _T_58) @[ifu_mem_ctl.scala 132:89] - node _T_60 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 132:115] - node _T_61 = and(_T_59, _T_60) @[ifu_mem_ctl.scala 132:113] - node _T_62 = bits(_T_61, 0, 0) @[ifu_mem_ctl.scala 132:137] - node _T_63 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 133:41] - node _T_64 = and(bus_ifu_wr_en_ff, _T_63) @[ifu_mem_ctl.scala 133:39] - node _T_65 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 133:82] - node _T_66 = eq(_T_65, UInt<1>("h00")) @[ifu_mem_ctl.scala 133:63] - node _T_67 = and(_T_64, _T_66) @[ifu_mem_ctl.scala 133:61] - node _T_68 = eq(ifu_bp_hit_taken_q_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 133:97] - node _T_69 = and(_T_67, _T_68) @[ifu_mem_ctl.scala 133:95] - node _T_70 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 133:121] - node _T_71 = and(_T_69, _T_70) @[ifu_mem_ctl.scala 133:119] - node _T_72 = bits(_T_71, 0, 0) @[ifu_mem_ctl.scala 133:143] - node _T_73 = eq(ic_byp_hit_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 134:22] - node _T_74 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 134:40] - node _T_75 = and(_T_73, _T_74) @[ifu_mem_ctl.scala 134:37] - node _T_76 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 134:81] - node _T_77 = and(_T_75, _T_76) @[ifu_mem_ctl.scala 134:60] - node _T_78 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 134:102] - node _T_79 = and(_T_77, _T_78) @[ifu_mem_ctl.scala 134:100] - node _T_80 = bits(_T_79, 0, 0) @[ifu_mem_ctl.scala 134:124] - node _T_81 = or(io.exu_flush_final, ifu_bp_hit_taken_q_f) @[ifu_mem_ctl.scala 135:44] - node _T_82 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 135:89] - node _T_83 = eq(_T_82, UInt<1>("h00")) @[ifu_mem_ctl.scala 135:70] - node _T_84 = and(_T_81, _T_83) @[ifu_mem_ctl.scala 135:68] - node _T_85 = bits(_T_84, 0, 0) @[ifu_mem_ctl.scala 135:103] - node _T_86 = mux(_T_85, UInt<3>("h02"), UInt<3>("h00")) @[ifu_mem_ctl.scala 135:22] - node _T_87 = mux(_T_80, UInt<3>("h00"), _T_86) @[ifu_mem_ctl.scala 134:20] - node _T_88 = mux(_T_72, UInt<3>("h06"), _T_87) @[ifu_mem_ctl.scala 133:20] - node _T_89 = mux(_T_62, UInt<3>("h06"), _T_88) @[ifu_mem_ctl.scala 132:18] - node _T_90 = mux(_T_52, UInt<3>("h00"), _T_89) @[ifu_mem_ctl.scala 131:16] - node _T_91 = mux(_T_48, UInt<3>("h04"), _T_90) @[ifu_mem_ctl.scala 130:14] - node _T_92 = mux(_T_41, UInt<3>("h03"), _T_91) @[ifu_mem_ctl.scala 129:12] - node _T_93 = mux(_T_37, UInt<3>("h00"), _T_92) @[ifu_mem_ctl.scala 128:27] - miss_nxtstate <= _T_93 @[ifu_mem_ctl.scala 128:21] - node _T_94 = or(io.dec_mem_ctrl.dec_tlu_force_halt, io.exu_flush_final) @[ifu_mem_ctl.scala 136:59] - node _T_95 = or(_T_94, ic_byp_hit_f) @[ifu_mem_ctl.scala 136:80] - node _T_96 = or(_T_95, ifu_bp_hit_taken_q_f) @[ifu_mem_ctl.scala 136:95] - node _T_97 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 136:138] - node _T_98 = or(_T_96, _T_97) @[ifu_mem_ctl.scala 136:118] - node _T_99 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 136:173] - node _T_100 = and(bus_ifu_wr_en_ff, _T_99) @[ifu_mem_ctl.scala 136:171] - node _T_101 = or(_T_98, _T_100) @[ifu_mem_ctl.scala 136:151] - miss_state_en <= _T_101 @[ifu_mem_ctl.scala 136:21] + node _T_32 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 110:126] + node _T_33 = or(last_data_recieved_ff, _T_32) @[ifu_mem_ctl.scala 110:106] + node _T_34 = and(ic_byp_hit_f, _T_33) @[ifu_mem_ctl.scala 110:80] + node _T_35 = and(_T_34, uncacheable_miss_ff) @[ifu_mem_ctl.scala 110:140] + node _T_36 = or(io.dec_mem_ctrl.dec_tlu_force_halt, _T_35) @[ifu_mem_ctl.scala 110:64] + node _T_37 = bits(_T_36, 0, 0) @[ifu_mem_ctl.scala 110:165] + node _T_38 = eq(last_data_recieved_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 111:30] + node _T_39 = and(ic_byp_hit_f, _T_38) @[ifu_mem_ctl.scala 111:27] + node _T_40 = and(_T_39, uncacheable_miss_ff) @[ifu_mem_ctl.scala 111:53] + node _T_41 = bits(_T_40, 0, 0) @[ifu_mem_ctl.scala 111:77] + node _T_42 = eq(ic_byp_hit_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 112:16] + node _T_43 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 112:32] + node _T_44 = and(_T_42, _T_43) @[ifu_mem_ctl.scala 112:30] + node _T_45 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 112:72] + node _T_46 = and(_T_44, _T_45) @[ifu_mem_ctl.scala 112:52] + node _T_47 = and(_T_46, uncacheable_miss_ff) @[ifu_mem_ctl.scala 112:85] + node _T_48 = bits(_T_47, 0, 0) @[ifu_mem_ctl.scala 112:109] + node _T_49 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 113:36] + node _T_50 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 113:51] + node _T_51 = and(_T_49, _T_50) @[ifu_mem_ctl.scala 113:49] + node _T_52 = bits(_T_51, 0, 0) @[ifu_mem_ctl.scala 113:73] + node _T_53 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 114:35] + node _T_54 = and(ic_byp_hit_f, _T_53) @[ifu_mem_ctl.scala 114:33] + node _T_55 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 114:76] + node _T_56 = eq(_T_55, UInt<1>("h00")) @[ifu_mem_ctl.scala 114:57] + node _T_57 = and(_T_54, _T_56) @[ifu_mem_ctl.scala 114:55] + node _T_58 = eq(ifu_bp_hit_taken_q_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 114:91] + node _T_59 = and(_T_57, _T_58) @[ifu_mem_ctl.scala 114:89] + node _T_60 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 114:115] + node _T_61 = and(_T_59, _T_60) @[ifu_mem_ctl.scala 114:113] + node _T_62 = bits(_T_61, 0, 0) @[ifu_mem_ctl.scala 114:137] + node _T_63 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 115:41] + node _T_64 = and(bus_ifu_wr_en_ff, _T_63) @[ifu_mem_ctl.scala 115:39] + node _T_65 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 115:82] + node _T_66 = eq(_T_65, UInt<1>("h00")) @[ifu_mem_ctl.scala 115:63] + node _T_67 = and(_T_64, _T_66) @[ifu_mem_ctl.scala 115:61] + node _T_68 = eq(ifu_bp_hit_taken_q_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 115:97] + node _T_69 = and(_T_67, _T_68) @[ifu_mem_ctl.scala 115:95] + node _T_70 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 115:121] + node _T_71 = and(_T_69, _T_70) @[ifu_mem_ctl.scala 115:119] + node _T_72 = bits(_T_71, 0, 0) @[ifu_mem_ctl.scala 115:143] + node _T_73 = eq(ic_byp_hit_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 116:22] + node _T_74 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 116:40] + node _T_75 = and(_T_73, _T_74) @[ifu_mem_ctl.scala 116:37] + node _T_76 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 116:81] + node _T_77 = and(_T_75, _T_76) @[ifu_mem_ctl.scala 116:60] + node _T_78 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 116:102] + node _T_79 = and(_T_77, _T_78) @[ifu_mem_ctl.scala 116:100] + node _T_80 = bits(_T_79, 0, 0) @[ifu_mem_ctl.scala 116:124] + node _T_81 = or(io.exu_flush_final, ifu_bp_hit_taken_q_f) @[ifu_mem_ctl.scala 117:44] + node _T_82 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 117:89] + node _T_83 = eq(_T_82, UInt<1>("h00")) @[ifu_mem_ctl.scala 117:70] + node _T_84 = and(_T_81, _T_83) @[ifu_mem_ctl.scala 117:68] + node _T_85 = bits(_T_84, 0, 0) @[ifu_mem_ctl.scala 117:103] + node _T_86 = mux(_T_85, UInt<3>("h02"), UInt<3>("h00")) @[ifu_mem_ctl.scala 117:22] + node _T_87 = mux(_T_80, UInt<3>("h00"), _T_86) @[ifu_mem_ctl.scala 116:20] + node _T_88 = mux(_T_72, UInt<3>("h06"), _T_87) @[ifu_mem_ctl.scala 115:20] + node _T_89 = mux(_T_62, UInt<3>("h06"), _T_88) @[ifu_mem_ctl.scala 114:18] + node _T_90 = mux(_T_52, UInt<3>("h00"), _T_89) @[ifu_mem_ctl.scala 113:16] + node _T_91 = mux(_T_48, UInt<3>("h04"), _T_90) @[ifu_mem_ctl.scala 112:14] + node _T_92 = mux(_T_41, UInt<3>("h03"), _T_91) @[ifu_mem_ctl.scala 111:12] + node _T_93 = mux(_T_37, UInt<3>("h00"), _T_92) @[ifu_mem_ctl.scala 110:27] + miss_nxtstate <= _T_93 @[ifu_mem_ctl.scala 110:21] + node _T_94 = or(io.dec_mem_ctrl.dec_tlu_force_halt, io.exu_flush_final) @[ifu_mem_ctl.scala 118:59] + node _T_95 = or(_T_94, ic_byp_hit_f) @[ifu_mem_ctl.scala 118:80] + node _T_96 = or(_T_95, ifu_bp_hit_taken_q_f) @[ifu_mem_ctl.scala 118:95] + node _T_97 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 118:138] + node _T_98 = or(_T_96, _T_97) @[ifu_mem_ctl.scala 118:118] + node _T_99 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 118:173] + node _T_100 = and(bus_ifu_wr_en_ff, _T_99) @[ifu_mem_ctl.scala 118:171] + node _T_101 = or(_T_98, _T_100) @[ifu_mem_ctl.scala 118:151] + miss_state_en <= _T_101 @[ifu_mem_ctl.scala 118:21] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_102 = eq(UInt<3>("h04"), miss_state) @[Conditional.scala 37:30] when _T_102 : @[Conditional.scala 39:67] - miss_nxtstate <= UInt<3>("h00") @[ifu_mem_ctl.scala 139:21] - node _T_103 = or(io.exu_flush_final, flush_final_f) @[ifu_mem_ctl.scala 140:43] - node _T_104 = or(_T_103, ic_byp_hit_f) @[ifu_mem_ctl.scala 140:59] - node _T_105 = or(_T_104, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 140:74] - miss_state_en <= _T_105 @[ifu_mem_ctl.scala 140:21] + miss_nxtstate <= UInt<3>("h00") @[ifu_mem_ctl.scala 121:21] + node _T_103 = or(io.exu_flush_final, flush_final_f) @[ifu_mem_ctl.scala 122:43] + node _T_104 = or(_T_103, ic_byp_hit_f) @[ifu_mem_ctl.scala 122:59] + node _T_105 = or(_T_104, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 122:74] + miss_state_en <= _T_105 @[ifu_mem_ctl.scala 122:21] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_106 = eq(UInt<3>("h06"), miss_state) @[Conditional.scala 37:30] when _T_106 : @[Conditional.scala 39:67] - node _T_107 = or(io.exu_flush_final, ifu_bp_hit_taken_q_f) @[ifu_mem_ctl.scala 143:49] - node _T_108 = or(_T_107, stream_eol_f) @[ifu_mem_ctl.scala 143:72] - node _T_109 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 143:108] - node _T_110 = eq(_T_109, UInt<1>("h00")) @[ifu_mem_ctl.scala 143:89] - node _T_111 = and(_T_108, _T_110) @[ifu_mem_ctl.scala 143:87] - node _T_112 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 143:124] - node _T_113 = and(_T_111, _T_112) @[ifu_mem_ctl.scala 143:122] - node _T_114 = bits(_T_113, 0, 0) @[ifu_mem_ctl.scala 143:161] - node _T_115 = mux(_T_114, UInt<3>("h02"), UInt<3>("h00")) @[ifu_mem_ctl.scala 143:27] - miss_nxtstate <= _T_115 @[ifu_mem_ctl.scala 143:21] - node _T_116 = or(io.exu_flush_final, ifu_bp_hit_taken_q_f) @[ifu_mem_ctl.scala 144:43] - node _T_117 = or(_T_116, stream_eol_f) @[ifu_mem_ctl.scala 144:67] - node _T_118 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 144:105] - node _T_119 = or(_T_117, _T_118) @[ifu_mem_ctl.scala 144:84] - node _T_120 = or(_T_119, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 144:118] - miss_state_en <= _T_120 @[ifu_mem_ctl.scala 144:21] + node _T_107 = or(io.exu_flush_final, ifu_bp_hit_taken_q_f) @[ifu_mem_ctl.scala 125:49] + node _T_108 = or(_T_107, stream_eol_f) @[ifu_mem_ctl.scala 125:72] + node _T_109 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 125:108] + node _T_110 = eq(_T_109, UInt<1>("h00")) @[ifu_mem_ctl.scala 125:89] + node _T_111 = and(_T_108, _T_110) @[ifu_mem_ctl.scala 125:87] + node _T_112 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 125:124] + node _T_113 = and(_T_111, _T_112) @[ifu_mem_ctl.scala 125:122] + node _T_114 = bits(_T_113, 0, 0) @[ifu_mem_ctl.scala 125:161] + node _T_115 = mux(_T_114, UInt<3>("h02"), UInt<3>("h00")) @[ifu_mem_ctl.scala 125:27] + miss_nxtstate <= _T_115 @[ifu_mem_ctl.scala 125:21] + node _T_116 = or(io.exu_flush_final, ifu_bp_hit_taken_q_f) @[ifu_mem_ctl.scala 126:43] + node _T_117 = or(_T_116, stream_eol_f) @[ifu_mem_ctl.scala 126:67] + node _T_118 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 126:105] + node _T_119 = or(_T_117, _T_118) @[ifu_mem_ctl.scala 126:84] + node _T_120 = or(_T_119, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 126:118] + miss_state_en <= _T_120 @[ifu_mem_ctl.scala 126:21] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_121 = eq(UInt<3>("h03"), miss_state) @[Conditional.scala 37:30] when _T_121 : @[Conditional.scala 39:67] - node _T_122 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 147:69] - node _T_123 = eq(_T_122, UInt<1>("h00")) @[ifu_mem_ctl.scala 147:50] - node _T_124 = and(io.exu_flush_final, _T_123) @[ifu_mem_ctl.scala 147:48] - node _T_125 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 147:84] - node _T_126 = and(_T_124, _T_125) @[ifu_mem_ctl.scala 147:82] - node _T_127 = bits(_T_126, 0, 0) @[ifu_mem_ctl.scala 147:121] - node _T_128 = mux(_T_127, UInt<3>("h02"), UInt<3>("h00")) @[ifu_mem_ctl.scala 147:27] - miss_nxtstate <= _T_128 @[ifu_mem_ctl.scala 147:21] - node _T_129 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 148:63] - node _T_130 = or(io.exu_flush_final, _T_129) @[ifu_mem_ctl.scala 148:43] - node _T_131 = or(_T_130, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 148:76] - miss_state_en <= _T_131 @[ifu_mem_ctl.scala 148:21] + node _T_122 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 129:69] + node _T_123 = eq(_T_122, UInt<1>("h00")) @[ifu_mem_ctl.scala 129:50] + node _T_124 = and(io.exu_flush_final, _T_123) @[ifu_mem_ctl.scala 129:48] + node _T_125 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 129:84] + node _T_126 = and(_T_124, _T_125) @[ifu_mem_ctl.scala 129:82] + node _T_127 = bits(_T_126, 0, 0) @[ifu_mem_ctl.scala 129:121] + node _T_128 = mux(_T_127, UInt<3>("h02"), UInt<3>("h00")) @[ifu_mem_ctl.scala 129:27] + miss_nxtstate <= _T_128 @[ifu_mem_ctl.scala 129:21] + node _T_129 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 130:63] + node _T_130 = or(io.exu_flush_final, _T_129) @[ifu_mem_ctl.scala 130:43] + node _T_131 = or(_T_130, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 130:76] + miss_state_en <= _T_131 @[ifu_mem_ctl.scala 130:21] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_132 = eq(UInt<3>("h02"), miss_state) @[Conditional.scala 37:30] when _T_132 : @[Conditional.scala 39:67] - node _T_133 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 151:71] - node _T_134 = eq(_T_133, UInt<1>("h00")) @[ifu_mem_ctl.scala 151:52] - node _T_135 = and(ic_miss_under_miss_f, _T_134) @[ifu_mem_ctl.scala 151:50] - node _T_136 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 151:86] - node _T_137 = and(_T_135, _T_136) @[ifu_mem_ctl.scala 151:84] - node _T_138 = bits(_T_137, 0, 0) @[ifu_mem_ctl.scala 151:123] - node _T_139 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 152:56] - node _T_140 = eq(_T_139, UInt<1>("h00")) @[ifu_mem_ctl.scala 152:37] - node _T_141 = and(ic_ignore_2nd_miss_f, _T_140) @[ifu_mem_ctl.scala 152:35] - node _T_142 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 152:71] - node _T_143 = and(_T_141, _T_142) @[ifu_mem_ctl.scala 152:69] - node _T_144 = bits(_T_143, 0, 0) @[ifu_mem_ctl.scala 152:108] - node _T_145 = mux(_T_144, UInt<3>("h07"), UInt<3>("h00")) @[ifu_mem_ctl.scala 152:12] - node _T_146 = mux(_T_138, UInt<3>("h05"), _T_145) @[ifu_mem_ctl.scala 151:27] - miss_nxtstate <= _T_146 @[ifu_mem_ctl.scala 151:21] - node _T_147 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 153:42] - node _T_148 = or(_T_147, ic_miss_under_miss_f) @[ifu_mem_ctl.scala 153:55] - node _T_149 = or(_T_148, ic_ignore_2nd_miss_f) @[ifu_mem_ctl.scala 153:78] - node _T_150 = or(_T_149, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 153:101] - miss_state_en <= _T_150 @[ifu_mem_ctl.scala 153:21] + node _T_133 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 133:71] + node _T_134 = eq(_T_133, UInt<1>("h00")) @[ifu_mem_ctl.scala 133:52] + node _T_135 = and(ic_miss_under_miss_f, _T_134) @[ifu_mem_ctl.scala 133:50] + node _T_136 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 133:86] + node _T_137 = and(_T_135, _T_136) @[ifu_mem_ctl.scala 133:84] + node _T_138 = bits(_T_137, 0, 0) @[ifu_mem_ctl.scala 133:123] + node _T_139 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 134:56] + node _T_140 = eq(_T_139, UInt<1>("h00")) @[ifu_mem_ctl.scala 134:37] + node _T_141 = and(ic_ignore_2nd_miss_f, _T_140) @[ifu_mem_ctl.scala 134:35] + node _T_142 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 134:71] + node _T_143 = and(_T_141, _T_142) @[ifu_mem_ctl.scala 134:69] + node _T_144 = bits(_T_143, 0, 0) @[ifu_mem_ctl.scala 134:108] + node _T_145 = mux(_T_144, UInt<3>("h07"), UInt<3>("h00")) @[ifu_mem_ctl.scala 134:12] + node _T_146 = mux(_T_138, UInt<3>("h05"), _T_145) @[ifu_mem_ctl.scala 133:27] + miss_nxtstate <= _T_146 @[ifu_mem_ctl.scala 133:21] + node _T_147 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 135:42] + node _T_148 = or(_T_147, ic_miss_under_miss_f) @[ifu_mem_ctl.scala 135:55] + node _T_149 = or(_T_148, ic_ignore_2nd_miss_f) @[ifu_mem_ctl.scala 135:78] + node _T_150 = or(_T_149, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 135:101] + miss_state_en <= _T_150 @[ifu_mem_ctl.scala 135:21] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_151 = eq(UInt<3>("h05"), miss_state) @[Conditional.scala 37:30] when _T_151 : @[Conditional.scala 39:67] - node _T_152 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 157:31] - node _T_153 = bits(_T_152, 0, 0) @[ifu_mem_ctl.scala 157:44] - node _T_154 = mux(_T_153, UInt<3>("h00"), UInt<3>("h02")) @[ifu_mem_ctl.scala 157:12] - node _T_155 = mux(io.exu_flush_final, _T_154, UInt<3>("h01")) @[ifu_mem_ctl.scala 156:75] - node _T_156 = mux(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<3>("h00"), _T_155) @[ifu_mem_ctl.scala 156:27] - miss_nxtstate <= _T_156 @[ifu_mem_ctl.scala 156:21] - node _T_157 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 158:42] - node _T_158 = or(_T_157, io.exu_flush_final) @[ifu_mem_ctl.scala 158:55] - node _T_159 = or(_T_158, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 158:76] - miss_state_en <= _T_159 @[ifu_mem_ctl.scala 158:21] + node _T_152 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 139:31] + node _T_153 = bits(_T_152, 0, 0) @[ifu_mem_ctl.scala 139:44] + node _T_154 = mux(_T_153, UInt<3>("h00"), UInt<3>("h02")) @[ifu_mem_ctl.scala 139:12] + node _T_155 = mux(io.exu_flush_final, _T_154, UInt<3>("h01")) @[ifu_mem_ctl.scala 138:75] + node _T_156 = mux(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<3>("h00"), _T_155) @[ifu_mem_ctl.scala 138:27] + miss_nxtstate <= _T_156 @[ifu_mem_ctl.scala 138:21] + node _T_157 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 140:42] + node _T_158 = or(_T_157, io.exu_flush_final) @[ifu_mem_ctl.scala 140:55] + node _T_159 = or(_T_158, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 140:76] + miss_state_en <= _T_159 @[ifu_mem_ctl.scala 140:21] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_160 = eq(UInt<3>("h07"), miss_state) @[Conditional.scala 37:30] when _T_160 : @[Conditional.scala 39:67] - node _T_161 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 162:31] - node _T_162 = bits(_T_161, 0, 0) @[ifu_mem_ctl.scala 162:44] - node _T_163 = mux(_T_162, UInt<3>("h00"), UInt<3>("h02")) @[ifu_mem_ctl.scala 162:12] - node _T_164 = mux(io.exu_flush_final, _T_163, UInt<3>("h00")) @[ifu_mem_ctl.scala 161:75] - node _T_165 = mux(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<3>("h00"), _T_164) @[ifu_mem_ctl.scala 161:27] - miss_nxtstate <= _T_165 @[ifu_mem_ctl.scala 161:21] - node _T_166 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 163:42] - node _T_167 = or(_T_166, io.exu_flush_final) @[ifu_mem_ctl.scala 163:55] - node _T_168 = or(_T_167, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 163:76] - miss_state_en <= _T_168 @[ifu_mem_ctl.scala 163:21] + node _T_161 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 144:31] + node _T_162 = bits(_T_161, 0, 0) @[ifu_mem_ctl.scala 144:44] + node _T_163 = mux(_T_162, UInt<3>("h00"), UInt<3>("h02")) @[ifu_mem_ctl.scala 144:12] + node _T_164 = mux(io.exu_flush_final, _T_163, UInt<3>("h00")) @[ifu_mem_ctl.scala 143:75] + node _T_165 = mux(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<3>("h00"), _T_164) @[ifu_mem_ctl.scala 143:27] + miss_nxtstate <= _T_165 @[ifu_mem_ctl.scala 143:21] + node _T_166 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 145:42] + node _T_167 = or(_T_166, io.exu_flush_final) @[ifu_mem_ctl.scala 145:55] + node _T_168 = or(_T_167, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 145:76] + miss_state_en <= _T_168 @[ifu_mem_ctl.scala 145:21] skip @[Conditional.scala 39:67] - node _T_169 = bits(miss_state_en, 0, 0) @[ifu_mem_ctl.scala 166:84] + node _T_169 = bits(miss_state_en, 0, 0) @[ifu_mem_ctl.scala 148:84] reg _T_170 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_169 : @[Reg.scala 28:19] _T_170 <= miss_nxtstate @[Reg.scala 28:23] skip @[Reg.scala 28:19] - miss_state <= _T_170 @[ifu_mem_ctl.scala 166:14] + miss_state <= _T_170 @[ifu_mem_ctl.scala 148:14] wire crit_byp_hit_f : UInt<1> crit_byp_hit_f <= UInt<1>("h00") wire way_status_mb_scnd_ff : UInt<1> @@ -2655,280 +2635,280 @@ circuit quasar_wrapper : bus_rd_addr_count <= UInt<1>("h00") wire ifu_bus_rid_ff : UInt<3> ifu_bus_rid_ff <= UInt<1>("h00") - node _T_171 = neq(miss_state, UInt<3>("h00")) @[ifu_mem_ctl.scala 176:30] - miss_pending <= _T_171 @[ifu_mem_ctl.scala 176:16] - node _T_172 = eq(miss_state, UInt<3>("h01")) @[ifu_mem_ctl.scala 177:39] - node _T_173 = eq(miss_state, UInt<3>("h04")) @[ifu_mem_ctl.scala 177:73] - node _T_174 = eq(flush_final_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 177:95] - node _T_175 = and(_T_173, _T_174) @[ifu_mem_ctl.scala 177:93] - node crit_wd_byp_ok_ff = or(_T_172, _T_175) @[ifu_mem_ctl.scala 177:58] - node _T_176 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 178:57] - node _T_177 = eq(_T_176, UInt<1>("h00")) @[ifu_mem_ctl.scala 178:38] - node _T_178 = and(miss_pending, _T_177) @[ifu_mem_ctl.scala 178:36] - node _T_179 = eq(miss_state, UInt<3>("h04")) @[ifu_mem_ctl.scala 178:86] - node _T_180 = and(_T_179, io.exu_flush_final) @[ifu_mem_ctl.scala 178:106] - node _T_181 = eq(_T_180, UInt<1>("h00")) @[ifu_mem_ctl.scala 178:72] - node _T_182 = and(_T_178, _T_181) @[ifu_mem_ctl.scala 178:70] - node _T_183 = eq(miss_state, UInt<3>("h04")) @[ifu_mem_ctl.scala 179:37] - node _T_184 = and(_T_183, crit_byp_hit_f) @[ifu_mem_ctl.scala 179:57] - node _T_185 = eq(_T_184, UInt<1>("h00")) @[ifu_mem_ctl.scala 179:23] - node _T_186 = and(_T_182, _T_185) @[ifu_mem_ctl.scala 178:128] - node _T_187 = or(_T_186, ic_act_miss_f) @[ifu_mem_ctl.scala 179:77] - node _T_188 = eq(miss_nxtstate, UInt<3>("h04")) @[ifu_mem_ctl.scala 180:36] - node _T_189 = and(miss_pending, _T_188) @[ifu_mem_ctl.scala 180:19] - node sel_hold_imb = or(_T_187, _T_189) @[ifu_mem_ctl.scala 179:93] - node _T_190 = eq(miss_state, UInt<3>("h05")) @[ifu_mem_ctl.scala 182:40] - node _T_191 = or(_T_190, ic_miss_under_miss_f) @[ifu_mem_ctl.scala 182:57] - node _T_192 = eq(flush_final_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 182:83] - node sel_hold_imb_scnd = and(_T_191, _T_192) @[ifu_mem_ctl.scala 182:81] - node _T_193 = eq(miss_state, UInt<3>("h05")) @[ifu_mem_ctl.scala 183:46] - node way_status_mb_scnd_in = mux(_T_193, way_status_mb_scnd_ff, way_status) @[ifu_mem_ctl.scala 183:34] - node _T_194 = eq(miss_state, UInt<3>("h05")) @[ifu_mem_ctl.scala 185:40] - node _T_195 = eq(reset_all_tags, UInt<1>("h00")) @[ifu_mem_ctl.scala 185:96] + node _T_171 = neq(miss_state, UInt<3>("h00")) @[ifu_mem_ctl.scala 159:30] + miss_pending <= _T_171 @[ifu_mem_ctl.scala 159:16] + node _T_172 = eq(miss_state, UInt<3>("h01")) @[ifu_mem_ctl.scala 160:39] + node _T_173 = eq(miss_state, UInt<3>("h04")) @[ifu_mem_ctl.scala 160:73] + node _T_174 = eq(flush_final_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 160:95] + node _T_175 = and(_T_173, _T_174) @[ifu_mem_ctl.scala 160:93] + node crit_wd_byp_ok_ff = or(_T_172, _T_175) @[ifu_mem_ctl.scala 160:58] + node _T_176 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 161:57] + node _T_177 = eq(_T_176, UInt<1>("h00")) @[ifu_mem_ctl.scala 161:38] + node _T_178 = and(miss_pending, _T_177) @[ifu_mem_ctl.scala 161:36] + node _T_179 = eq(miss_state, UInt<3>("h04")) @[ifu_mem_ctl.scala 161:86] + node _T_180 = and(_T_179, io.exu_flush_final) @[ifu_mem_ctl.scala 161:106] + node _T_181 = eq(_T_180, UInt<1>("h00")) @[ifu_mem_ctl.scala 161:72] + node _T_182 = and(_T_178, _T_181) @[ifu_mem_ctl.scala 161:70] + node _T_183 = eq(miss_state, UInt<3>("h04")) @[ifu_mem_ctl.scala 162:37] + node _T_184 = and(_T_183, crit_byp_hit_f) @[ifu_mem_ctl.scala 162:57] + node _T_185 = eq(_T_184, UInt<1>("h00")) @[ifu_mem_ctl.scala 162:23] + node _T_186 = and(_T_182, _T_185) @[ifu_mem_ctl.scala 161:128] + node _T_187 = or(_T_186, ic_act_miss_f) @[ifu_mem_ctl.scala 162:77] + node _T_188 = eq(miss_nxtstate, UInt<3>("h04")) @[ifu_mem_ctl.scala 163:36] + node _T_189 = and(miss_pending, _T_188) @[ifu_mem_ctl.scala 163:19] + node sel_hold_imb = or(_T_187, _T_189) @[ifu_mem_ctl.scala 162:93] + node _T_190 = eq(miss_state, UInt<3>("h05")) @[ifu_mem_ctl.scala 165:40] + node _T_191 = or(_T_190, ic_miss_under_miss_f) @[ifu_mem_ctl.scala 165:57] + node _T_192 = eq(flush_final_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 165:83] + node sel_hold_imb_scnd = and(_T_191, _T_192) @[ifu_mem_ctl.scala 165:81] + node _T_193 = eq(miss_state, UInt<3>("h05")) @[ifu_mem_ctl.scala 166:46] + node way_status_mb_scnd_in = mux(_T_193, way_status_mb_scnd_ff, way_status) @[ifu_mem_ctl.scala 166:34] + node _T_194 = eq(miss_state, UInt<3>("h05")) @[ifu_mem_ctl.scala 168:40] + node _T_195 = eq(reset_all_tags, UInt<1>("h00")) @[ifu_mem_ctl.scala 168:96] node _T_196 = bits(_T_195, 0, 0) @[Bitwise.scala 72:15] node _T_197 = mux(_T_196, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_198 = and(_T_197, io.ic.tag_valid) @[ifu_mem_ctl.scala 185:113] - node tagv_mb_scnd_in = mux(_T_194, tagv_mb_scnd_ff, _T_198) @[ifu_mem_ctl.scala 185:28] - node _T_199 = bits(sel_hold_imb_scnd, 0, 0) @[ifu_mem_ctl.scala 186:56] - node uncacheable_miss_scnd_in = mux(_T_199, uncacheable_miss_scnd_ff, io.ifc_fetch_uncacheable_bf) @[ifu_mem_ctl.scala 186:37] - reg _T_200 : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 187:67] - _T_200 <= uncacheable_miss_scnd_in @[ifu_mem_ctl.scala 187:67] - uncacheable_miss_scnd_ff <= _T_200 @[ifu_mem_ctl.scala 187:28] - node _T_201 = bits(sel_hold_imb_scnd, 0, 0) @[ifu_mem_ctl.scala 188:43] - node imb_scnd_in = mux(_T_201, imb_scnd_ff, io.ifc_fetch_addr_bf) @[ifu_mem_ctl.scala 188:24] - reg _T_202 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 189:54] - _T_202 <= imb_scnd_in @[ifu_mem_ctl.scala 189:54] - imb_scnd_ff <= _T_202 @[ifu_mem_ctl.scala 189:15] - reg _T_203 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 190:64] - _T_203 <= way_status_mb_scnd_in @[ifu_mem_ctl.scala 190:64] - way_status_mb_scnd_ff <= _T_203 @[ifu_mem_ctl.scala 190:25] - reg _T_204 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 191:58] - _T_204 <= tagv_mb_scnd_in @[ifu_mem_ctl.scala 191:58] - tagv_mb_scnd_ff <= _T_204 @[ifu_mem_ctl.scala 191:19] + node _T_198 = and(_T_197, io.ic.tag_valid) @[ifu_mem_ctl.scala 168:113] + node tagv_mb_scnd_in = mux(_T_194, tagv_mb_scnd_ff, _T_198) @[ifu_mem_ctl.scala 168:28] + node _T_199 = bits(sel_hold_imb_scnd, 0, 0) @[ifu_mem_ctl.scala 169:56] + node uncacheable_miss_scnd_in = mux(_T_199, uncacheable_miss_scnd_ff, io.ifc_fetch_uncacheable_bf) @[ifu_mem_ctl.scala 169:37] + reg _T_200 : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 170:67] + _T_200 <= uncacheable_miss_scnd_in @[ifu_mem_ctl.scala 170:67] + uncacheable_miss_scnd_ff <= _T_200 @[ifu_mem_ctl.scala 170:28] + node _T_201 = bits(sel_hold_imb_scnd, 0, 0) @[ifu_mem_ctl.scala 171:43] + node imb_scnd_in = mux(_T_201, imb_scnd_ff, io.ifc_fetch_addr_bf) @[ifu_mem_ctl.scala 171:24] + reg _T_202 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 172:54] + _T_202 <= imb_scnd_in @[ifu_mem_ctl.scala 172:54] + imb_scnd_ff <= _T_202 @[ifu_mem_ctl.scala 172:15] + reg _T_203 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 173:64] + _T_203 <= way_status_mb_scnd_in @[ifu_mem_ctl.scala 173:64] + way_status_mb_scnd_ff <= _T_203 @[ifu_mem_ctl.scala 173:25] + reg _T_204 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 174:58] + _T_204 <= tagv_mb_scnd_in @[ifu_mem_ctl.scala 174:58] + tagv_mb_scnd_ff <= _T_204 @[ifu_mem_ctl.scala 174:19] node _T_205 = bits(bus_ifu_wr_en_ff, 0, 0) @[Bitwise.scala 72:15] node _T_206 = mux(_T_205, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node ic_wr_addr_bits_hi_3 = and(ifu_bus_rid_ff, _T_206) @[ifu_mem_ctl.scala 194:45] + node ic_wr_addr_bits_hi_3 = and(ifu_bus_rid_ff, _T_206) @[ifu_mem_ctl.scala 177:45] wire ifc_iccm_access_f : UInt<1> ifc_iccm_access_f <= UInt<1>("h00") wire ifc_region_acc_fault_final_f : UInt<1> ifc_region_acc_fault_final_f <= UInt<1>("h00") - node _T_207 = eq(ifc_iccm_access_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 197:48] - node _T_208 = and(ifc_fetch_req_f, _T_207) @[ifu_mem_ctl.scala 197:46] - node _T_209 = eq(ifc_region_acc_fault_final_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 197:69] - node fetch_req_icache_f = and(_T_208, _T_209) @[ifu_mem_ctl.scala 197:67] - node fetch_req_iccm_f = and(ifc_fetch_req_f, ifc_iccm_access_f) @[ifu_mem_ctl.scala 198:46] - node _T_210 = eq(miss_pending, UInt<1>("h00")) @[ifu_mem_ctl.scala 199:45] - node _T_211 = eq(miss_state, UInt<3>("h02")) @[ifu_mem_ctl.scala 199:73] - node _T_212 = or(_T_210, _T_211) @[ifu_mem_ctl.scala 199:59] - node _T_213 = eq(miss_state, UInt<3>("h06")) @[ifu_mem_ctl.scala 199:105] - node _T_214 = or(_T_212, _T_213) @[ifu_mem_ctl.scala 199:91] - node ic_iccm_hit_f = and(fetch_req_iccm_f, _T_214) @[ifu_mem_ctl.scala 199:41] + node _T_207 = eq(ifc_iccm_access_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 180:48] + node _T_208 = and(ifc_fetch_req_f, _T_207) @[ifu_mem_ctl.scala 180:46] + node _T_209 = eq(ifc_region_acc_fault_final_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 180:69] + node fetch_req_icache_f = and(_T_208, _T_209) @[ifu_mem_ctl.scala 180:67] + node fetch_req_iccm_f = and(ifc_fetch_req_f, ifc_iccm_access_f) @[ifu_mem_ctl.scala 181:46] + node _T_210 = eq(miss_pending, UInt<1>("h00")) @[ifu_mem_ctl.scala 182:45] + node _T_211 = eq(miss_state, UInt<3>("h02")) @[ifu_mem_ctl.scala 182:73] + node _T_212 = or(_T_210, _T_211) @[ifu_mem_ctl.scala 182:59] + node _T_213 = eq(miss_state, UInt<3>("h06")) @[ifu_mem_ctl.scala 182:105] + node _T_214 = or(_T_212, _T_213) @[ifu_mem_ctl.scala 182:91] + node ic_iccm_hit_f = and(fetch_req_iccm_f, _T_214) @[ifu_mem_ctl.scala 182:41] wire stream_hit_f : UInt<1> stream_hit_f <= UInt<1>("h00") - node _T_215 = or(crit_byp_hit_f, stream_hit_f) @[ifu_mem_ctl.scala 201:35] - node _T_216 = and(_T_215, fetch_req_icache_f) @[ifu_mem_ctl.scala 201:52] - node _T_217 = and(_T_216, miss_pending) @[ifu_mem_ctl.scala 201:73] - ic_byp_hit_f <= _T_217 @[ifu_mem_ctl.scala 201:16] + node _T_215 = or(crit_byp_hit_f, stream_hit_f) @[ifu_mem_ctl.scala 184:35] + node _T_216 = and(_T_215, fetch_req_icache_f) @[ifu_mem_ctl.scala 184:52] + node _T_217 = and(_T_216, miss_pending) @[ifu_mem_ctl.scala 184:73] + ic_byp_hit_f <= _T_217 @[ifu_mem_ctl.scala 184:16] wire sel_mb_addr_ff : UInt<1> sel_mb_addr_ff <= UInt<1>("h00") wire imb_ff : UInt<31> imb_ff <= UInt<1>("h00") wire ifu_fetch_addr_int_f : UInt<31> ifu_fetch_addr_int_f <= UInt<1>("h00") - node _T_218 = orr(io.ic.rd_hit) @[ifu_mem_ctl.scala 205:35] - node _T_219 = and(_T_218, fetch_req_icache_f) @[ifu_mem_ctl.scala 205:39] - node _T_220 = eq(reset_all_tags, UInt<1>("h00")) @[ifu_mem_ctl.scala 205:62] - node _T_221 = and(_T_219, _T_220) @[ifu_mem_ctl.scala 205:60] - node _T_222 = eq(miss_pending, UInt<1>("h00")) @[ifu_mem_ctl.scala 205:81] - node _T_223 = eq(miss_state, UInt<3>("h02")) @[ifu_mem_ctl.scala 205:108] - node _T_224 = or(_T_222, _T_223) @[ifu_mem_ctl.scala 205:95] - node _T_225 = and(_T_221, _T_224) @[ifu_mem_ctl.scala 205:78] - node _T_226 = eq(sel_mb_addr_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 205:128] - node ic_act_hit_f = and(_T_225, _T_226) @[ifu_mem_ctl.scala 205:126] - node _T_227 = orr(io.ic.rd_hit) @[ifu_mem_ctl.scala 206:37] - node _T_228 = eq(_T_227, UInt<1>("h00")) @[ifu_mem_ctl.scala 206:23] - node _T_229 = or(_T_228, reset_all_tags) @[ifu_mem_ctl.scala 206:41] - node _T_230 = and(_T_229, fetch_req_icache_f) @[ifu_mem_ctl.scala 206:59] - node _T_231 = eq(miss_pending, UInt<1>("h00")) @[ifu_mem_ctl.scala 206:82] - node _T_232 = and(_T_230, _T_231) @[ifu_mem_ctl.scala 206:80] - node _T_233 = or(_T_232, scnd_miss_req) @[ifu_mem_ctl.scala 206:97] - node _T_234 = eq(ifc_region_acc_fault_final_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 206:116] - node _T_235 = and(_T_233, _T_234) @[ifu_mem_ctl.scala 206:114] - ic_act_miss_f <= _T_235 @[ifu_mem_ctl.scala 206:17] - node _T_236 = eq(io.ic.rd_hit, UInt<1>("h00")) @[ifu_mem_ctl.scala 207:28] - node _T_237 = or(_T_236, reset_all_tags) @[ifu_mem_ctl.scala 207:42] - node _T_238 = and(_T_237, fetch_req_icache_f) @[ifu_mem_ctl.scala 207:60] - node _T_239 = eq(miss_state, UInt<3>("h02")) @[ifu_mem_ctl.scala 207:94] - node _T_240 = and(_T_238, _T_239) @[ifu_mem_ctl.scala 207:81] - node _T_241 = bits(imb_ff, 30, 5) @[ifu_mem_ctl.scala 208:12] - node _T_242 = bits(ifu_fetch_addr_int_f, 30, 5) @[ifu_mem_ctl.scala 208:63] - node _T_243 = neq(_T_241, _T_242) @[ifu_mem_ctl.scala 208:39] - node _T_244 = and(_T_240, _T_243) @[ifu_mem_ctl.scala 207:111] - node _T_245 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 208:93] - node _T_246 = and(_T_244, _T_245) @[ifu_mem_ctl.scala 208:91] - node _T_247 = eq(sel_mb_addr_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 208:116] - node _T_248 = and(_T_246, _T_247) @[ifu_mem_ctl.scala 208:114] - node _T_249 = eq(ifc_region_acc_fault_final_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 208:134] - node _T_250 = and(_T_248, _T_249) @[ifu_mem_ctl.scala 208:132] - ic_miss_under_miss_f <= _T_250 @[ifu_mem_ctl.scala 207:24] - node _T_251 = orr(io.ic.rd_hit) @[ifu_mem_ctl.scala 209:42] - node _T_252 = eq(_T_251, UInt<1>("h00")) @[ifu_mem_ctl.scala 209:28] - node _T_253 = or(_T_252, reset_all_tags) @[ifu_mem_ctl.scala 209:46] - node _T_254 = and(_T_253, fetch_req_icache_f) @[ifu_mem_ctl.scala 209:64] - node _T_255 = eq(miss_state, UInt<3>("h02")) @[ifu_mem_ctl.scala 209:99] - node _T_256 = and(_T_254, _T_255) @[ifu_mem_ctl.scala 209:85] - node _T_257 = bits(imb_ff, 30, 5) @[ifu_mem_ctl.scala 210:13] - node _T_258 = bits(ifu_fetch_addr_int_f, 30, 5) @[ifu_mem_ctl.scala 210:62] - node _T_259 = eq(_T_257, _T_258) @[ifu_mem_ctl.scala 210:39] - node _T_260 = or(_T_259, uncacheable_miss_ff) @[ifu_mem_ctl.scala 210:91] - node _T_261 = and(_T_256, _T_260) @[ifu_mem_ctl.scala 209:117] - ic_ignore_2nd_miss_f <= _T_261 @[ifu_mem_ctl.scala 209:24] - node _T_262 = or(ic_act_hit_f, ic_byp_hit_f) @[ifu_mem_ctl.scala 212:31] - node _T_263 = or(_T_262, ic_iccm_hit_f) @[ifu_mem_ctl.scala 212:46] - node _T_264 = and(ifc_region_acc_fault_final_f, ifc_fetch_req_f) @[ifu_mem_ctl.scala 212:94] - node _T_265 = or(_T_263, _T_264) @[ifu_mem_ctl.scala 212:62] - io.ic_hit_f <= _T_265 @[ifu_mem_ctl.scala 212:15] - node _T_266 = bits(scnd_miss_req, 0, 0) @[ifu_mem_ctl.scala 213:47] - node _T_267 = bits(sel_hold_imb, 0, 0) @[ifu_mem_ctl.scala 213:98] - node _T_268 = mux(_T_267, uncacheable_miss_ff, io.ifc_fetch_uncacheable_bf) @[ifu_mem_ctl.scala 213:84] - node uncacheable_miss_in = mux(_T_266, uncacheable_miss_scnd_ff, _T_268) @[ifu_mem_ctl.scala 213:32] - node _T_269 = bits(scnd_miss_req, 0, 0) @[ifu_mem_ctl.scala 214:34] - node _T_270 = bits(sel_hold_imb, 0, 0) @[ifu_mem_ctl.scala 214:72] - node _T_271 = mux(_T_270, imb_ff, io.ifc_fetch_addr_bf) @[ifu_mem_ctl.scala 214:58] - node imb_in = mux(_T_269, imb_scnd_ff, _T_271) @[ifu_mem_ctl.scala 214:19] + node _T_218 = orr(io.ic.rd_hit) @[ifu_mem_ctl.scala 188:35] + node _T_219 = and(_T_218, fetch_req_icache_f) @[ifu_mem_ctl.scala 188:39] + node _T_220 = eq(reset_all_tags, UInt<1>("h00")) @[ifu_mem_ctl.scala 188:62] + node _T_221 = and(_T_219, _T_220) @[ifu_mem_ctl.scala 188:60] + node _T_222 = eq(miss_pending, UInt<1>("h00")) @[ifu_mem_ctl.scala 188:81] + node _T_223 = eq(miss_state, UInt<3>("h02")) @[ifu_mem_ctl.scala 188:108] + node _T_224 = or(_T_222, _T_223) @[ifu_mem_ctl.scala 188:95] + node _T_225 = and(_T_221, _T_224) @[ifu_mem_ctl.scala 188:78] + node _T_226 = eq(sel_mb_addr_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 188:128] + node ic_act_hit_f = and(_T_225, _T_226) @[ifu_mem_ctl.scala 188:126] + node _T_227 = orr(io.ic.rd_hit) @[ifu_mem_ctl.scala 189:37] + node _T_228 = eq(_T_227, UInt<1>("h00")) @[ifu_mem_ctl.scala 189:23] + node _T_229 = or(_T_228, reset_all_tags) @[ifu_mem_ctl.scala 189:41] + node _T_230 = and(_T_229, fetch_req_icache_f) @[ifu_mem_ctl.scala 189:59] + node _T_231 = eq(miss_pending, UInt<1>("h00")) @[ifu_mem_ctl.scala 189:82] + node _T_232 = and(_T_230, _T_231) @[ifu_mem_ctl.scala 189:80] + node _T_233 = or(_T_232, scnd_miss_req) @[ifu_mem_ctl.scala 189:97] + node _T_234 = eq(ifc_region_acc_fault_final_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 189:116] + node _T_235 = and(_T_233, _T_234) @[ifu_mem_ctl.scala 189:114] + ic_act_miss_f <= _T_235 @[ifu_mem_ctl.scala 189:17] + node _T_236 = eq(io.ic.rd_hit, UInt<1>("h00")) @[ifu_mem_ctl.scala 190:28] + node _T_237 = or(_T_236, reset_all_tags) @[ifu_mem_ctl.scala 190:42] + node _T_238 = and(_T_237, fetch_req_icache_f) @[ifu_mem_ctl.scala 190:60] + node _T_239 = eq(miss_state, UInt<3>("h02")) @[ifu_mem_ctl.scala 190:94] + node _T_240 = and(_T_238, _T_239) @[ifu_mem_ctl.scala 190:81] + node _T_241 = bits(imb_ff, 30, 5) @[ifu_mem_ctl.scala 191:12] + node _T_242 = bits(ifu_fetch_addr_int_f, 30, 5) @[ifu_mem_ctl.scala 191:63] + node _T_243 = neq(_T_241, _T_242) @[ifu_mem_ctl.scala 191:39] + node _T_244 = and(_T_240, _T_243) @[ifu_mem_ctl.scala 190:111] + node _T_245 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 191:93] + node _T_246 = and(_T_244, _T_245) @[ifu_mem_ctl.scala 191:91] + node _T_247 = eq(sel_mb_addr_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 191:116] + node _T_248 = and(_T_246, _T_247) @[ifu_mem_ctl.scala 191:114] + node _T_249 = eq(ifc_region_acc_fault_final_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 191:134] + node _T_250 = and(_T_248, _T_249) @[ifu_mem_ctl.scala 191:132] + ic_miss_under_miss_f <= _T_250 @[ifu_mem_ctl.scala 190:24] + node _T_251 = orr(io.ic.rd_hit) @[ifu_mem_ctl.scala 192:42] + node _T_252 = eq(_T_251, UInt<1>("h00")) @[ifu_mem_ctl.scala 192:28] + node _T_253 = or(_T_252, reset_all_tags) @[ifu_mem_ctl.scala 192:46] + node _T_254 = and(_T_253, fetch_req_icache_f) @[ifu_mem_ctl.scala 192:64] + node _T_255 = eq(miss_state, UInt<3>("h02")) @[ifu_mem_ctl.scala 192:99] + node _T_256 = and(_T_254, _T_255) @[ifu_mem_ctl.scala 192:85] + node _T_257 = bits(imb_ff, 30, 5) @[ifu_mem_ctl.scala 193:13] + node _T_258 = bits(ifu_fetch_addr_int_f, 30, 5) @[ifu_mem_ctl.scala 193:62] + node _T_259 = eq(_T_257, _T_258) @[ifu_mem_ctl.scala 193:39] + node _T_260 = or(_T_259, uncacheable_miss_ff) @[ifu_mem_ctl.scala 193:91] + node _T_261 = and(_T_256, _T_260) @[ifu_mem_ctl.scala 192:117] + ic_ignore_2nd_miss_f <= _T_261 @[ifu_mem_ctl.scala 192:24] + node _T_262 = or(ic_act_hit_f, ic_byp_hit_f) @[ifu_mem_ctl.scala 195:31] + node _T_263 = or(_T_262, ic_iccm_hit_f) @[ifu_mem_ctl.scala 195:46] + node _T_264 = and(ifc_region_acc_fault_final_f, ifc_fetch_req_f) @[ifu_mem_ctl.scala 195:94] + node _T_265 = or(_T_263, _T_264) @[ifu_mem_ctl.scala 195:62] + io.ic_hit_f <= _T_265 @[ifu_mem_ctl.scala 195:15] + node _T_266 = bits(scnd_miss_req, 0, 0) @[ifu_mem_ctl.scala 196:47] + node _T_267 = bits(sel_hold_imb, 0, 0) @[ifu_mem_ctl.scala 196:98] + node _T_268 = mux(_T_267, uncacheable_miss_ff, io.ifc_fetch_uncacheable_bf) @[ifu_mem_ctl.scala 196:84] + node uncacheable_miss_in = mux(_T_266, uncacheable_miss_scnd_ff, _T_268) @[ifu_mem_ctl.scala 196:32] + node _T_269 = bits(scnd_miss_req, 0, 0) @[ifu_mem_ctl.scala 197:34] + node _T_270 = bits(sel_hold_imb, 0, 0) @[ifu_mem_ctl.scala 197:72] + node _T_271 = mux(_T_270, imb_ff, io.ifc_fetch_addr_bf) @[ifu_mem_ctl.scala 197:58] + node imb_in = mux(_T_269, imb_scnd_ff, _T_271) @[ifu_mem_ctl.scala 197:19] wire ifu_wr_cumulative_err_data : UInt<1> ifu_wr_cumulative_err_data <= UInt<1>("h00") - node _T_272 = bits(imb_ff, 11, 5) @[ifu_mem_ctl.scala 216:38] - node _T_273 = bits(imb_scnd_ff, 11, 5) @[ifu_mem_ctl.scala 216:93] - node _T_274 = eq(_T_272, _T_273) @[ifu_mem_ctl.scala 216:79] - node _T_275 = and(_T_274, scnd_miss_req) @[ifu_mem_ctl.scala 216:135] - node _T_276 = eq(ifu_wr_cumulative_err_data, UInt<1>("h00")) @[ifu_mem_ctl.scala 216:153] - node scnd_miss_index_match = and(_T_275, _T_276) @[ifu_mem_ctl.scala 216:151] + node _T_272 = bits(imb_ff, 11, 5) @[ifu_mem_ctl.scala 199:38] + node _T_273 = bits(imb_scnd_ff, 11, 5) @[ifu_mem_ctl.scala 199:93] + node _T_274 = eq(_T_272, _T_273) @[ifu_mem_ctl.scala 199:79] + node _T_275 = and(_T_274, scnd_miss_req) @[ifu_mem_ctl.scala 199:135] + node _T_276 = eq(ifu_wr_cumulative_err_data, UInt<1>("h00")) @[ifu_mem_ctl.scala 199:153] + node scnd_miss_index_match = and(_T_275, _T_276) @[ifu_mem_ctl.scala 199:151] wire way_status_mb_ff : UInt<1> way_status_mb_ff <= UInt<1>("h00") wire way_status_rep_new : UInt<1> way_status_rep_new <= UInt<1>("h00") - node _T_277 = eq(scnd_miss_index_match, UInt<1>("h00")) @[ifu_mem_ctl.scala 219:47] - node _T_278 = and(scnd_miss_req, _T_277) @[ifu_mem_ctl.scala 219:45] - node _T_279 = bits(_T_278, 0, 0) @[ifu_mem_ctl.scala 219:71] - node _T_280 = and(scnd_miss_req, scnd_miss_index_match) @[ifu_mem_ctl.scala 220:26] - node _T_281 = bits(_T_280, 0, 0) @[ifu_mem_ctl.scala 220:52] - node _T_282 = bits(miss_pending, 0, 0) @[ifu_mem_ctl.scala 221:26] - node _T_283 = mux(_T_282, way_status_mb_ff, way_status) @[ifu_mem_ctl.scala 221:12] - node _T_284 = mux(_T_281, way_status_rep_new, _T_283) @[ifu_mem_ctl.scala 220:10] - node way_status_mb_in = mux(_T_279, way_status_mb_scnd_ff, _T_284) @[ifu_mem_ctl.scala 219:29] - wire replace_way_mb_any : UInt<1>[2] @[ifu_mem_ctl.scala 222:32] + node _T_277 = eq(scnd_miss_index_match, UInt<1>("h00")) @[ifu_mem_ctl.scala 202:47] + node _T_278 = and(scnd_miss_req, _T_277) @[ifu_mem_ctl.scala 202:45] + node _T_279 = bits(_T_278, 0, 0) @[ifu_mem_ctl.scala 202:71] + node _T_280 = and(scnd_miss_req, scnd_miss_index_match) @[ifu_mem_ctl.scala 203:26] + node _T_281 = bits(_T_280, 0, 0) @[ifu_mem_ctl.scala 203:52] + node _T_282 = bits(miss_pending, 0, 0) @[ifu_mem_ctl.scala 204:26] + node _T_283 = mux(_T_282, way_status_mb_ff, way_status) @[ifu_mem_ctl.scala 204:12] + node _T_284 = mux(_T_281, way_status_rep_new, _T_283) @[ifu_mem_ctl.scala 203:10] + node way_status_mb_in = mux(_T_279, way_status_mb_scnd_ff, _T_284) @[ifu_mem_ctl.scala 202:29] + wire replace_way_mb_any : UInt<1>[2] @[ifu_mem_ctl.scala 205:32] wire tagv_mb_ff : UInt<2> tagv_mb_ff <= UInt<1>("h00") - node _T_285 = bits(scnd_miss_req, 0, 0) @[ifu_mem_ctl.scala 224:38] + node _T_285 = bits(scnd_miss_req, 0, 0) @[ifu_mem_ctl.scala 207:38] node _T_286 = bits(scnd_miss_index_match, 0, 0) @[Bitwise.scala 72:15] node _T_287 = mux(_T_286, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] node _T_288 = cat(replace_way_mb_any[1], replace_way_mb_any[0]) @[Cat.scala 29:58] - node _T_289 = and(_T_287, _T_288) @[ifu_mem_ctl.scala 224:110] - node _T_290 = or(tagv_mb_scnd_ff, _T_289) @[ifu_mem_ctl.scala 224:62] - node _T_291 = bits(miss_pending, 0, 0) @[ifu_mem_ctl.scala 225:20] - node _T_292 = eq(reset_all_tags, UInt<1>("h00")) @[ifu_mem_ctl.scala 225:80] + node _T_289 = and(_T_287, _T_288) @[ifu_mem_ctl.scala 207:110] + node _T_290 = or(tagv_mb_scnd_ff, _T_289) @[ifu_mem_ctl.scala 207:62] + node _T_291 = bits(miss_pending, 0, 0) @[ifu_mem_ctl.scala 208:20] + node _T_292 = eq(reset_all_tags, UInt<1>("h00")) @[ifu_mem_ctl.scala 208:80] node _T_293 = bits(_T_292, 0, 0) @[Bitwise.scala 72:15] node _T_294 = mux(_T_293, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_295 = and(io.ic.tag_valid, _T_294) @[ifu_mem_ctl.scala 225:56] - node _T_296 = mux(_T_291, tagv_mb_ff, _T_295) @[ifu_mem_ctl.scala 225:6] - node tagv_mb_in = mux(_T_285, _T_290, _T_296) @[ifu_mem_ctl.scala 224:23] + node _T_295 = and(io.ic.tag_valid, _T_294) @[ifu_mem_ctl.scala 208:56] + node _T_296 = mux(_T_291, tagv_mb_ff, _T_295) @[ifu_mem_ctl.scala 208:6] + node tagv_mb_in = mux(_T_285, _T_290, _T_296) @[ifu_mem_ctl.scala 207:23] wire scnd_miss_req_q : UInt<1> scnd_miss_req_q <= UInt<1>("h00") wire reset_ic_ff : UInt<1> reset_ic_ff <= UInt<1>("h00") - node _T_297 = eq(scnd_miss_req_q, UInt<1>("h00")) @[ifu_mem_ctl.scala 228:36] - node _T_298 = and(miss_pending, _T_297) @[ifu_mem_ctl.scala 228:34] - node _T_299 = or(reset_all_tags, reset_ic_ff) @[ifu_mem_ctl.scala 228:72] - node reset_ic_in = and(_T_298, _T_299) @[ifu_mem_ctl.scala 228:53] - reg _T_300 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 229:48] - _T_300 <= reset_ic_in @[ifu_mem_ctl.scala 229:48] - reset_ic_ff <= _T_300 @[ifu_mem_ctl.scala 229:15] - reg fetch_uncacheable_ff : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 230:62] - fetch_uncacheable_ff <= io.ifc_fetch_uncacheable_bf @[ifu_mem_ctl.scala 230:62] - reg _T_301 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 231:63] - _T_301 <= io.ifc_fetch_addr_bf @[ifu_mem_ctl.scala 231:63] - ifu_fetch_addr_int_f <= _T_301 @[ifu_mem_ctl.scala 231:24] - node vaddr_f = bits(ifu_fetch_addr_int_f, 4, 0) @[ifu_mem_ctl.scala 232:37] - reg _T_302 : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 233:62] - _T_302 <= uncacheable_miss_in @[ifu_mem_ctl.scala 233:62] - uncacheable_miss_ff <= _T_302 @[ifu_mem_ctl.scala 233:23] - reg _T_303 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 234:49] - _T_303 <= imb_in @[ifu_mem_ctl.scala 234:49] - imb_ff <= _T_303 @[ifu_mem_ctl.scala 234:10] + node _T_297 = eq(scnd_miss_req_q, UInt<1>("h00")) @[ifu_mem_ctl.scala 211:36] + node _T_298 = and(miss_pending, _T_297) @[ifu_mem_ctl.scala 211:34] + node _T_299 = or(reset_all_tags, reset_ic_ff) @[ifu_mem_ctl.scala 211:72] + node reset_ic_in = and(_T_298, _T_299) @[ifu_mem_ctl.scala 211:53] + reg _T_300 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 212:48] + _T_300 <= reset_ic_in @[ifu_mem_ctl.scala 212:48] + reset_ic_ff <= _T_300 @[ifu_mem_ctl.scala 212:15] + reg fetch_uncacheable_ff : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 213:62] + fetch_uncacheable_ff <= io.ifc_fetch_uncacheable_bf @[ifu_mem_ctl.scala 213:62] + reg _T_301 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 214:63] + _T_301 <= io.ifc_fetch_addr_bf @[ifu_mem_ctl.scala 214:63] + ifu_fetch_addr_int_f <= _T_301 @[ifu_mem_ctl.scala 214:24] + node vaddr_f = bits(ifu_fetch_addr_int_f, 4, 0) @[ifu_mem_ctl.scala 215:37] + reg _T_302 : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 216:62] + _T_302 <= uncacheable_miss_in @[ifu_mem_ctl.scala 216:62] + uncacheable_miss_ff <= _T_302 @[ifu_mem_ctl.scala 216:23] + reg _T_303 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 217:49] + _T_303 <= imb_in @[ifu_mem_ctl.scala 217:49] + imb_ff <= _T_303 @[ifu_mem_ctl.scala 217:10] wire miss_addr : UInt<26> miss_addr <= UInt<1>("h00") - node _T_304 = eq(miss_pending, UInt<1>("h00")) @[ifu_mem_ctl.scala 236:26] - node _T_305 = bits(imb_ff, 30, 5) @[ifu_mem_ctl.scala 236:47] - node _T_306 = bits(scnd_miss_req_q, 0, 0) @[ifu_mem_ctl.scala 237:25] - node _T_307 = bits(imb_scnd_ff, 30, 5) @[ifu_mem_ctl.scala 237:44] - node _T_308 = mux(_T_306, _T_307, miss_addr) @[ifu_mem_ctl.scala 237:8] - node miss_addr_in = mux(_T_304, _T_305, _T_308) @[ifu_mem_ctl.scala 236:25] - node _T_309 = or(bus_ifu_bus_clk_en, ic_act_miss_f) @[ifu_mem_ctl.scala 238:57] - node _T_310 = or(_T_309, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 238:73] + node _T_304 = eq(miss_pending, UInt<1>("h00")) @[ifu_mem_ctl.scala 219:26] + node _T_305 = bits(imb_ff, 30, 5) @[ifu_mem_ctl.scala 219:47] + node _T_306 = bits(scnd_miss_req_q, 0, 0) @[ifu_mem_ctl.scala 220:25] + node _T_307 = bits(imb_scnd_ff, 30, 5) @[ifu_mem_ctl.scala 220:44] + node _T_308 = mux(_T_306, _T_307, miss_addr) @[ifu_mem_ctl.scala 220:8] + node miss_addr_in = mux(_T_304, _T_305, _T_308) @[ifu_mem_ctl.scala 219:25] + node _T_309 = or(bus_ifu_bus_clk_en, ic_act_miss_f) @[ifu_mem_ctl.scala 221:57] + node _T_310 = or(_T_309, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 221:73] inst rvclkhdr_3 of rvclkhdr_3 @[lib.scala 327:22] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset rvclkhdr_3.io.clk <= clock @[lib.scala 328:17] rvclkhdr_3.io.en <= _T_310 @[lib.scala 329:16] rvclkhdr_3.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - reg _T_311 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 239:48] - _T_311 <= miss_addr_in @[ifu_mem_ctl.scala 239:48] - miss_addr <= _T_311 @[ifu_mem_ctl.scala 239:13] - reg _T_312 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 240:59] - _T_312 <= way_status_mb_in @[ifu_mem_ctl.scala 240:59] - way_status_mb_ff <= _T_312 @[ifu_mem_ctl.scala 240:20] - reg _T_313 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 241:53] - _T_313 <= tagv_mb_in @[ifu_mem_ctl.scala 241:53] - tagv_mb_ff <= _T_313 @[ifu_mem_ctl.scala 241:14] + reg _T_311 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 222:48] + _T_311 <= miss_addr_in @[ifu_mem_ctl.scala 222:48] + miss_addr <= _T_311 @[ifu_mem_ctl.scala 222:13] + reg _T_312 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 223:59] + _T_312 <= way_status_mb_in @[ifu_mem_ctl.scala 223:59] + way_status_mb_ff <= _T_312 @[ifu_mem_ctl.scala 223:20] + reg _T_313 : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 224:53] + _T_313 <= tagv_mb_in @[ifu_mem_ctl.scala 224:53] + tagv_mb_ff <= _T_313 @[ifu_mem_ctl.scala 224:14] wire stream_miss_f : UInt<1> stream_miss_f <= UInt<1>("h00") - node _T_314 = eq(miss_state, UInt<3>("h04")) @[ifu_mem_ctl.scala 243:68] - node _T_315 = and(_T_314, flush_final_f) @[ifu_mem_ctl.scala 243:87] - node _T_316 = eq(_T_315, UInt<1>("h00")) @[ifu_mem_ctl.scala 243:55] - node _T_317 = and(io.ifc_fetch_req_bf, _T_316) @[ifu_mem_ctl.scala 243:53] - node _T_318 = eq(stream_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 243:106] - node ifc_fetch_req_qual_bf = and(_T_317, _T_318) @[ifu_mem_ctl.scala 243:104] - reg ifc_fetch_req_f_raw : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 244:61] - ifc_fetch_req_f_raw <= ifc_fetch_req_qual_bf @[ifu_mem_ctl.scala 244:61] - node _T_319 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 245:44] - node _T_320 = and(ifc_fetch_req_f_raw, _T_319) @[ifu_mem_ctl.scala 245:42] - ifc_fetch_req_f <= _T_320 @[ifu_mem_ctl.scala 245:19] - reg _T_321 : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 246:60] - _T_321 <= io.ifc_iccm_access_bf @[ifu_mem_ctl.scala 246:60] - ifc_iccm_access_f <= _T_321 @[ifu_mem_ctl.scala 246:21] + node _T_314 = eq(miss_state, UInt<3>("h04")) @[ifu_mem_ctl.scala 226:68] + node _T_315 = and(_T_314, flush_final_f) @[ifu_mem_ctl.scala 226:87] + node _T_316 = eq(_T_315, UInt<1>("h00")) @[ifu_mem_ctl.scala 226:55] + node _T_317 = and(io.ifc_fetch_req_bf, _T_316) @[ifu_mem_ctl.scala 226:53] + node _T_318 = eq(stream_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 226:106] + node ifc_fetch_req_qual_bf = and(_T_317, _T_318) @[ifu_mem_ctl.scala 226:104] + reg ifc_fetch_req_f_raw : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 227:61] + ifc_fetch_req_f_raw <= ifc_fetch_req_qual_bf @[ifu_mem_ctl.scala 227:61] + node _T_319 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 228:44] + node _T_320 = and(ifc_fetch_req_f_raw, _T_319) @[ifu_mem_ctl.scala 228:42] + ifc_fetch_req_f <= _T_320 @[ifu_mem_ctl.scala 228:19] + reg _T_321 : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 229:60] + _T_321 <= io.ifc_iccm_access_bf @[ifu_mem_ctl.scala 229:60] + ifc_iccm_access_f <= _T_321 @[ifu_mem_ctl.scala 229:21] wire ifc_region_acc_fault_final_bf : UInt<1> ifc_region_acc_fault_final_bf <= UInt<1>("h00") - reg _T_322 : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 248:71] - _T_322 <= ifc_region_acc_fault_final_bf @[ifu_mem_ctl.scala 248:71] - ifc_region_acc_fault_final_f <= _T_322 @[ifu_mem_ctl.scala 248:32] - reg ifc_region_acc_fault_f : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 249:68] - ifc_region_acc_fault_f <= io.ifc_region_acc_fault_bf @[ifu_mem_ctl.scala 249:68] + reg _T_322 : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 231:71] + _T_322 <= ifc_region_acc_fault_final_bf @[ifu_mem_ctl.scala 231:71] + ifc_region_acc_fault_final_f <= _T_322 @[ifu_mem_ctl.scala 231:32] + reg ifc_region_acc_fault_f : UInt<1>, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 232:68] + ifc_region_acc_fault_f <= io.ifc_region_acc_fault_bf @[ifu_mem_ctl.scala 232:68] node ifu_ic_req_addr_f = cat(miss_addr, bus_rd_addr_count) @[Cat.scala 29:58] - node _T_323 = eq(miss_state, UInt<3>("h02")) @[ifu_mem_ctl.scala 251:38] - node _T_324 = eq(miss_state, UInt<3>("h06")) @[ifu_mem_ctl.scala 251:68] - node _T_325 = or(_T_323, _T_324) @[ifu_mem_ctl.scala 251:55] - node _T_326 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 251:103] - node _T_327 = eq(_T_326, UInt<1>("h00")) @[ifu_mem_ctl.scala 251:84] - node _T_328 = and(_T_325, _T_327) @[ifu_mem_ctl.scala 251:82] - node _T_329 = eq(miss_pending, UInt<1>("h00")) @[ifu_mem_ctl.scala 251:119] - node _T_330 = or(_T_328, _T_329) @[ifu_mem_ctl.scala 251:117] - io.ifu_ic_mb_empty <= _T_330 @[ifu_mem_ctl.scala 251:22] - node _T_331 = eq(miss_state, UInt<3>("h00")) @[ifu_mem_ctl.scala 252:53] - io.dec_mem_ctrl.ifu_miss_state_idle <= _T_331 @[ifu_mem_ctl.scala 252:39] + node _T_323 = eq(miss_state, UInt<3>("h02")) @[ifu_mem_ctl.scala 234:38] + node _T_324 = eq(miss_state, UInt<3>("h06")) @[ifu_mem_ctl.scala 234:68] + node _T_325 = or(_T_323, _T_324) @[ifu_mem_ctl.scala 234:55] + node _T_326 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 234:103] + node _T_327 = eq(_T_326, UInt<1>("h00")) @[ifu_mem_ctl.scala 234:84] + node _T_328 = and(_T_325, _T_327) @[ifu_mem_ctl.scala 234:82] + node _T_329 = eq(miss_pending, UInt<1>("h00")) @[ifu_mem_ctl.scala 234:119] + node _T_330 = or(_T_328, _T_329) @[ifu_mem_ctl.scala 234:117] + io.ifu_ic_mb_empty <= _T_330 @[ifu_mem_ctl.scala 234:22] + node _T_331 = eq(miss_state, UInt<3>("h00")) @[ifu_mem_ctl.scala 235:53] + io.dec_mem_ctrl.ifu_miss_state_idle <= _T_331 @[ifu_mem_ctl.scala 235:39] wire write_ic_16_bytes : UInt<1> write_ic_16_bytes <= UInt<1>("h00") wire reset_tag_valid_for_miss : UInt<1> reset_tag_valid_for_miss <= UInt<1>("h00") - node _T_332 = and(miss_pending, write_ic_16_bytes) @[ifu_mem_ctl.scala 255:35] - node _T_333 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 255:57] - node _T_334 = and(_T_332, _T_333) @[ifu_mem_ctl.scala 255:55] - node sel_mb_addr = or(_T_334, reset_tag_valid_for_miss) @[ifu_mem_ctl.scala 255:79] - node _T_335 = bits(imb_ff, 30, 5) @[ifu_mem_ctl.scala 256:63] - node _T_336 = bits(imb_ff, 1, 0) @[ifu_mem_ctl.scala 256:119] + node _T_332 = and(miss_pending, write_ic_16_bytes) @[ifu_mem_ctl.scala 238:35] + node _T_333 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 238:57] + node _T_334 = and(_T_332, _T_333) @[ifu_mem_ctl.scala 238:55] + node sel_mb_addr = or(_T_334, reset_tag_valid_for_miss) @[ifu_mem_ctl.scala 238:79] + node _T_335 = bits(imb_ff, 30, 5) @[ifu_mem_ctl.scala 239:63] + node _T_336 = bits(imb_ff, 1, 0) @[ifu_mem_ctl.scala 239:119] node _T_337 = cat(_T_335, ic_wr_addr_bits_hi_3) @[Cat.scala 29:58] node _T_338 = cat(_T_337, _T_336) @[Cat.scala 29:58] - node _T_339 = eq(sel_mb_addr, UInt<1>("h00")) @[ifu_mem_ctl.scala 257:37] + node _T_339 = eq(sel_mb_addr, UInt<1>("h00")) @[ifu_mem_ctl.scala 240:37] node _T_340 = mux(sel_mb_addr, _T_338, UInt<1>("h00")) @[Mux.scala 27:72] node _T_341 = mux(_T_339, io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Mux.scala 27:72] node _T_342 = or(_T_340, _T_341) @[Mux.scala 27:72] @@ -2936,21 +2916,21 @@ circuit quasar_wrapper : ifu_ic_rw_int_addr <= _T_342 @[Mux.scala 27:72] wire bus_ifu_wr_en_ff_q : UInt<1> bus_ifu_wr_en_ff_q <= UInt<1>("h00") - node _T_343 = and(miss_pending, write_ic_16_bytes) @[ifu_mem_ctl.scala 259:42] - node _T_344 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 259:64] - node _T_345 = and(_T_343, _T_344) @[ifu_mem_ctl.scala 259:62] - node _T_346 = and(_T_345, last_beat) @[ifu_mem_ctl.scala 259:85] - node _T_347 = and(_T_346, bus_ifu_wr_en_ff_q) @[ifu_mem_ctl.scala 259:97] - node sel_mb_status_addr = or(_T_347, reset_tag_valid_for_miss) @[ifu_mem_ctl.scala 259:119] - node _T_348 = bits(imb_ff, 30, 5) @[ifu_mem_ctl.scala 260:62] - node _T_349 = bits(imb_ff, 1, 0) @[ifu_mem_ctl.scala 260:116] + node _T_343 = and(miss_pending, write_ic_16_bytes) @[ifu_mem_ctl.scala 242:42] + node _T_344 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 242:64] + node _T_345 = and(_T_343, _T_344) @[ifu_mem_ctl.scala 242:62] + node _T_346 = and(_T_345, last_beat) @[ifu_mem_ctl.scala 242:85] + node _T_347 = and(_T_346, bus_ifu_wr_en_ff_q) @[ifu_mem_ctl.scala 242:97] + node sel_mb_status_addr = or(_T_347, reset_tag_valid_for_miss) @[ifu_mem_ctl.scala 242:119] + node _T_348 = bits(imb_ff, 30, 5) @[ifu_mem_ctl.scala 243:62] + node _T_349 = bits(imb_ff, 1, 0) @[ifu_mem_ctl.scala 243:116] node _T_350 = cat(_T_348, ic_wr_addr_bits_hi_3) @[Cat.scala 29:58] node _T_351 = cat(_T_350, _T_349) @[Cat.scala 29:58] - node ifu_status_wr_addr = mux(sel_mb_status_addr, _T_351, ifu_fetch_addr_int_f) @[ifu_mem_ctl.scala 260:31] - io.ic.rw_addr <= ifu_ic_rw_int_addr @[ifu_mem_ctl.scala 261:17] - reg _T_352 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 262:51] - _T_352 <= sel_mb_addr @[ifu_mem_ctl.scala 262:51] - sel_mb_addr_ff <= _T_352 @[ifu_mem_ctl.scala 262:18] + node ifu_status_wr_addr = mux(sel_mb_status_addr, _T_351, ifu_fetch_addr_int_f) @[ifu_mem_ctl.scala 243:31] + io.ic.rw_addr <= ifu_ic_rw_int_addr @[ifu_mem_ctl.scala 244:17] + reg _T_352 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 245:51] + _T_352 <= sel_mb_addr @[ifu_mem_ctl.scala 245:51] + sel_mb_addr_ff <= _T_352 @[ifu_mem_ctl.scala 245:18] wire ifu_bus_rdata_ff : UInt<64> ifu_bus_rdata_ff <= UInt<1>("h00") wire ic_miss_buff_half : UInt<64> @@ -4213,24 +4193,24 @@ circuit quasar_wrapper : node ic_miss_buff_ecc = cat(_T_1196, _T_1193) @[Cat.scala 29:58] wire ic_wr_16bytes_data : UInt<142> ic_wr_16bytes_data <= UInt<1>("h00") - node _T_1197 = bits(ic_wr_16bytes_data, 70, 0) @[ifu_mem_ctl.scala 268:72] - node _T_1198 = bits(ic_wr_16bytes_data, 141, 71) @[ifu_mem_ctl.scala 268:72] - io.ic.wr_data[0] <= _T_1197 @[ifu_mem_ctl.scala 268:17] - io.ic.wr_data[1] <= _T_1198 @[ifu_mem_ctl.scala 268:17] - io.ic.debug_wr_data <= io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_wrdata @[ifu_mem_ctl.scala 269:23] + node _T_1197 = bits(ic_wr_16bytes_data, 70, 0) @[ifu_mem_ctl.scala 253:72] + node _T_1198 = bits(ic_wr_16bytes_data, 141, 71) @[ifu_mem_ctl.scala 253:72] + io.ic.wr_data[0] <= _T_1197 @[ifu_mem_ctl.scala 253:17] + io.ic.wr_data[1] <= _T_1198 @[ifu_mem_ctl.scala 253:17] + io.ic.debug_wr_data <= io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_wrdata @[ifu_mem_ctl.scala 254:23] wire ic_rd_parity_final_err : UInt<1> ic_rd_parity_final_err <= UInt<1>("h00") - node _T_1199 = orr(io.ic.eccerr) @[ifu_mem_ctl.scala 271:73] - node _T_1200 = and(_T_1199, ic_act_hit_f) @[ifu_mem_ctl.scala 271:100] - node _T_1201 = or(_T_1200, ic_rd_parity_final_err) @[ifu_mem_ctl.scala 271:116] - io.dec_mem_ctrl.ifu_ic_error_start <= _T_1201 @[ifu_mem_ctl.scala 271:38] + node _T_1199 = orr(io.ic.eccerr) @[ifu_mem_ctl.scala 256:73] + node _T_1200 = and(_T_1199, ic_act_hit_f) @[ifu_mem_ctl.scala 256:100] + node _T_1201 = or(_T_1200, ic_rd_parity_final_err) @[ifu_mem_ctl.scala 256:116] + io.dec_mem_ctrl.ifu_ic_error_start <= _T_1201 @[ifu_mem_ctl.scala 256:38] wire ic_debug_tag_val_rd_out : UInt<1> ic_debug_tag_val_rd_out <= UInt<1>("h00") wire ic_debug_ict_array_sel_ff : UInt<1> ic_debug_ict_array_sel_ff <= UInt<1>("h00") - node _T_1202 = bits(ic_debug_ict_array_sel_ff, 0, 0) @[ifu_mem_ctl.scala 274:63] - node _T_1203 = bits(io.ic.tag_debug_rd_data, 25, 21) @[ifu_mem_ctl.scala 274:122] - node _T_1204 = bits(io.ic.tag_debug_rd_data, 20, 0) @[ifu_mem_ctl.scala 274:163] + node _T_1202 = bits(ic_debug_ict_array_sel_ff, 0, 0) @[ifu_mem_ctl.scala 260:63] + node _T_1203 = bits(io.ic.tag_debug_rd_data, 25, 21) @[ifu_mem_ctl.scala 260:122] + node _T_1204 = bits(io.ic.tag_debug_rd_data, 20, 0) @[ifu_mem_ctl.scala 260:163] node _T_1205 = cat(UInt<3>("h00"), ic_debug_tag_val_rd_out) @[Cat.scala 29:58] node _T_1206 = cat(UInt<6>("h00"), way_status) @[Cat.scala 29:58] node _T_1207 = cat(_T_1206, _T_1205) @[Cat.scala 29:58] @@ -4238,164 +4218,164 @@ circuit quasar_wrapper : node _T_1209 = cat(UInt<2>("h00"), _T_1203) @[Cat.scala 29:58] node _T_1210 = cat(_T_1209, _T_1208) @[Cat.scala 29:58] node _T_1211 = cat(_T_1210, _T_1207) @[Cat.scala 29:58] - node ifu_ic_debug_rd_data_in = mux(_T_1202, _T_1211, io.ic.debug_rd_data) @[ifu_mem_ctl.scala 274:36] - reg _T_1212 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 277:76] - _T_1212 <= ifu_ic_debug_rd_data_in @[ifu_mem_ctl.scala 277:76] - io.dec_mem_ctrl.ifu_ic_debug_rd_data <= _T_1212 @[ifu_mem_ctl.scala 277:40] - node _T_1213 = bits(ifu_bus_rdata_ff, 15, 0) @[ifu_mem_ctl.scala 278:74] + node ifu_ic_debug_rd_data_in = mux(_T_1202, _T_1211, io.ic.debug_rd_data) @[ifu_mem_ctl.scala 260:36] + reg _T_1212 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 263:76] + _T_1212 <= ifu_ic_debug_rd_data_in @[ifu_mem_ctl.scala 263:76] + io.dec_mem_ctrl.ifu_ic_debug_rd_data <= _T_1212 @[ifu_mem_ctl.scala 263:40] + node _T_1213 = bits(ifu_bus_rdata_ff, 15, 0) @[ifu_mem_ctl.scala 264:74] node _T_1214 = xorr(_T_1213) @[lib.scala 48:13] - node _T_1215 = bits(ifu_bus_rdata_ff, 31, 16) @[ifu_mem_ctl.scala 278:74] + node _T_1215 = bits(ifu_bus_rdata_ff, 31, 16) @[ifu_mem_ctl.scala 264:74] node _T_1216 = xorr(_T_1215) @[lib.scala 48:13] - node _T_1217 = bits(ifu_bus_rdata_ff, 47, 32) @[ifu_mem_ctl.scala 278:74] + node _T_1217 = bits(ifu_bus_rdata_ff, 47, 32) @[ifu_mem_ctl.scala 264:74] node _T_1218 = xorr(_T_1217) @[lib.scala 48:13] - node _T_1219 = bits(ifu_bus_rdata_ff, 63, 48) @[ifu_mem_ctl.scala 278:74] + node _T_1219 = bits(ifu_bus_rdata_ff, 63, 48) @[ifu_mem_ctl.scala 264:74] node _T_1220 = xorr(_T_1219) @[lib.scala 48:13] node _T_1221 = cat(_T_1220, _T_1218) @[Cat.scala 29:58] node _T_1222 = cat(_T_1221, _T_1216) @[Cat.scala 29:58] node ic_wr_parity = cat(_T_1222, _T_1214) @[Cat.scala 29:58] - node _T_1223 = bits(ic_miss_buff_half, 15, 0) @[ifu_mem_ctl.scala 279:82] + node _T_1223 = bits(ic_miss_buff_half, 15, 0) @[ifu_mem_ctl.scala 265:82] node _T_1224 = xorr(_T_1223) @[lib.scala 48:13] - node _T_1225 = bits(ic_miss_buff_half, 31, 16) @[ifu_mem_ctl.scala 279:82] + node _T_1225 = bits(ic_miss_buff_half, 31, 16) @[ifu_mem_ctl.scala 265:82] node _T_1226 = xorr(_T_1225) @[lib.scala 48:13] - node _T_1227 = bits(ic_miss_buff_half, 47, 32) @[ifu_mem_ctl.scala 279:82] + node _T_1227 = bits(ic_miss_buff_half, 47, 32) @[ifu_mem_ctl.scala 265:82] node _T_1228 = xorr(_T_1227) @[lib.scala 48:13] - node _T_1229 = bits(ic_miss_buff_half, 63, 48) @[ifu_mem_ctl.scala 279:82] + node _T_1229 = bits(ic_miss_buff_half, 63, 48) @[ifu_mem_ctl.scala 265:82] node _T_1230 = xorr(_T_1229) @[lib.scala 48:13] node _T_1231 = cat(_T_1230, _T_1228) @[Cat.scala 29:58] node _T_1232 = cat(_T_1231, _T_1226) @[Cat.scala 29:58] node ic_miss_buff_parity = cat(_T_1232, _T_1224) @[Cat.scala 29:58] - node _T_1233 = bits(ifu_bus_rid_ff, 0, 0) @[ifu_mem_ctl.scala 281:43] - node _T_1234 = bits(_T_1233, 0, 0) @[ifu_mem_ctl.scala 281:47] + node _T_1233 = bits(ifu_bus_rid_ff, 0, 0) @[ifu_mem_ctl.scala 267:43] + node _T_1234 = bits(_T_1233, 0, 0) @[ifu_mem_ctl.scala 267:47] node _T_1235 = cat(ic_miss_buff_ecc, ic_miss_buff_half) @[Cat.scala 29:58] node _T_1236 = cat(ic_wr_ecc, ifu_bus_rdata_ff) @[Cat.scala 29:58] node _T_1237 = cat(_T_1236, _T_1235) @[Cat.scala 29:58] node _T_1238 = cat(ic_wr_ecc, ifu_bus_rdata_ff) @[Cat.scala 29:58] node _T_1239 = cat(ic_miss_buff_ecc, ic_miss_buff_half) @[Cat.scala 29:58] node _T_1240 = cat(_T_1239, _T_1238) @[Cat.scala 29:58] - node _T_1241 = mux(_T_1234, _T_1237, _T_1240) @[ifu_mem_ctl.scala 281:28] - ic_wr_16bytes_data <= _T_1241 @[ifu_mem_ctl.scala 281:22] + node _T_1241 = mux(_T_1234, _T_1237, _T_1240) @[ifu_mem_ctl.scala 267:28] + ic_wr_16bytes_data <= _T_1241 @[ifu_mem_ctl.scala 267:22] wire bus_ifu_wr_data_error_ff : UInt<1> bus_ifu_wr_data_error_ff <= UInt<1>("h00") wire ifu_wr_data_comb_err_ff : UInt<1> ifu_wr_data_comb_err_ff <= UInt<1>("h00") wire reset_beat_cnt : UInt<1> reset_beat_cnt <= UInt<1>("h00") - node _T_1242 = or(bus_ifu_wr_data_error_ff, ifu_wr_data_comb_err_ff) @[ifu_mem_ctl.scala 288:53] - node _T_1243 = eq(reset_beat_cnt, UInt<1>("h00")) @[ifu_mem_ctl.scala 288:82] - node ifu_wr_cumulative_err = and(_T_1242, _T_1243) @[ifu_mem_ctl.scala 288:80] - node _T_1244 = or(bus_ifu_wr_data_error_ff, ifu_wr_data_comb_err_ff) @[ifu_mem_ctl.scala 289:55] - ifu_wr_cumulative_err_data <= _T_1244 @[ifu_mem_ctl.scala 289:30] - reg _T_1245 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 290:61] - _T_1245 <= ifu_wr_cumulative_err @[ifu_mem_ctl.scala 290:61] - ifu_wr_data_comb_err_ff <= _T_1245 @[ifu_mem_ctl.scala 290:27] + node _T_1242 = or(bus_ifu_wr_data_error_ff, ifu_wr_data_comb_err_ff) @[ifu_mem_ctl.scala 274:53] + node _T_1243 = eq(reset_beat_cnt, UInt<1>("h00")) @[ifu_mem_ctl.scala 274:82] + node ifu_wr_cumulative_err = and(_T_1242, _T_1243) @[ifu_mem_ctl.scala 274:80] + node _T_1244 = or(bus_ifu_wr_data_error_ff, ifu_wr_data_comb_err_ff) @[ifu_mem_ctl.scala 275:55] + ifu_wr_cumulative_err_data <= _T_1244 @[ifu_mem_ctl.scala 275:30] + reg _T_1245 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 276:61] + _T_1245 <= ifu_wr_cumulative_err @[ifu_mem_ctl.scala 276:61] + ifu_wr_data_comb_err_ff <= _T_1245 @[ifu_mem_ctl.scala 276:27] wire ic_crit_wd_rdy : UInt<1> ic_crit_wd_rdy <= UInt<1>("h00") wire ifu_byp_data_err_new : UInt<1> ifu_byp_data_err_new <= UInt<1>("h00") - node _T_1246 = eq(miss_state, UInt<3>("h06")) @[ifu_mem_ctl.scala 293:51] - node _T_1247 = or(ic_crit_wd_rdy, _T_1246) @[ifu_mem_ctl.scala 293:38] - node _T_1248 = eq(miss_state, UInt<3>("h01")) @[ifu_mem_ctl.scala 293:77] - node _T_1249 = or(_T_1247, _T_1248) @[ifu_mem_ctl.scala 293:64] - node _T_1250 = eq(ifu_byp_data_err_new, UInt<1>("h00")) @[ifu_mem_ctl.scala 293:98] - node sel_byp_data = and(_T_1249, _T_1250) @[ifu_mem_ctl.scala 293:96] - node _T_1251 = eq(miss_state, UInt<3>("h06")) @[ifu_mem_ctl.scala 294:51] - node _T_1252 = or(ic_crit_wd_rdy, _T_1251) @[ifu_mem_ctl.scala 294:38] - node _T_1253 = eq(miss_state, UInt<3>("h01")) @[ifu_mem_ctl.scala 294:77] - node _T_1254 = or(_T_1252, _T_1253) @[ifu_mem_ctl.scala 294:64] - node _T_1255 = eq(_T_1254, UInt<1>("h00")) @[ifu_mem_ctl.scala 294:21] - node _T_1256 = eq(fetch_req_iccm_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 294:98] - node sel_ic_data = and(_T_1255, _T_1256) @[ifu_mem_ctl.scala 294:96] + node _T_1246 = eq(miss_state, UInt<3>("h06")) @[ifu_mem_ctl.scala 279:51] + node _T_1247 = or(ic_crit_wd_rdy, _T_1246) @[ifu_mem_ctl.scala 279:38] + node _T_1248 = eq(miss_state, UInt<3>("h01")) @[ifu_mem_ctl.scala 279:77] + node _T_1249 = or(_T_1247, _T_1248) @[ifu_mem_ctl.scala 279:64] + node _T_1250 = eq(ifu_byp_data_err_new, UInt<1>("h00")) @[ifu_mem_ctl.scala 279:98] + node sel_byp_data = and(_T_1249, _T_1250) @[ifu_mem_ctl.scala 279:96] + node _T_1251 = eq(miss_state, UInt<3>("h06")) @[ifu_mem_ctl.scala 280:51] + node _T_1252 = or(ic_crit_wd_rdy, _T_1251) @[ifu_mem_ctl.scala 280:38] + node _T_1253 = eq(miss_state, UInt<3>("h01")) @[ifu_mem_ctl.scala 280:77] + node _T_1254 = or(_T_1252, _T_1253) @[ifu_mem_ctl.scala 280:64] + node _T_1255 = eq(_T_1254, UInt<1>("h00")) @[ifu_mem_ctl.scala 280:21] + node _T_1256 = eq(fetch_req_iccm_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 280:98] + node sel_ic_data = and(_T_1255, _T_1256) @[ifu_mem_ctl.scala 280:96] wire ic_byp_data_only_new : UInt<80> ic_byp_data_only_new <= UInt<1>("h00") - node _T_1257 = or(sel_byp_data, fetch_req_iccm_f) @[ifu_mem_ctl.scala 298:46] - node _T_1258 = or(_T_1257, sel_ic_data) @[ifu_mem_ctl.scala 298:62] - node _T_1259 = or(sel_byp_data, sel_ic_data) @[ifu_mem_ctl.scala 298:104] - wire final_data_sel1 : UInt<1>[4] @[ifu_mem_ctl.scala 298:32] - final_data_sel1[0] <= _T_1258 @[ifu_mem_ctl.scala 298:32] - final_data_sel1[1] <= sel_byp_data @[ifu_mem_ctl.scala 298:32] - final_data_sel1[2] <= _T_1259 @[ifu_mem_ctl.scala 298:32] - final_data_sel1[3] <= sel_byp_data @[ifu_mem_ctl.scala 298:32] - wire final_data_sel2 : UInt<1>[4] @[ifu_mem_ctl.scala 299:32] - final_data_sel2[0] <= UInt<1>("h01") @[ifu_mem_ctl.scala 299:32] - final_data_sel2[1] <= fetch_req_iccm_f @[ifu_mem_ctl.scala 299:32] - final_data_sel2[2] <= UInt<1>("h01") @[ifu_mem_ctl.scala 299:32] - final_data_sel2[3] <= UInt<1>("h01") @[ifu_mem_ctl.scala 299:32] - wire final_data_out1 : UInt<80>[4] @[ifu_mem_ctl.scala 300:32] - final_data_out1[0] <= io.ic.rd_data @[ifu_mem_ctl.scala 300:32] - final_data_out1[1] <= ic_byp_data_only_new @[ifu_mem_ctl.scala 300:32] - final_data_out1[2] <= io.ic.rd_data @[ifu_mem_ctl.scala 300:32] - final_data_out1[3] <= ic_byp_data_only_new @[ifu_mem_ctl.scala 300:32] - wire final_data_out2 : UInt<64>[4] @[ifu_mem_ctl.scala 301:32] - final_data_out2[0] <= UInt<1>("h01") @[ifu_mem_ctl.scala 301:32] - final_data_out2[1] <= io.iccm.rd_data @[ifu_mem_ctl.scala 301:32] - final_data_out2[2] <= UInt<1>("h01") @[ifu_mem_ctl.scala 301:32] - final_data_out2[3] <= UInt<1>("h01") @[ifu_mem_ctl.scala 301:32] - node _T_1260 = or(sel_byp_data, fetch_req_iccm_f) @[ifu_mem_ctl.scala 302:61] - node _T_1261 = or(_T_1260, sel_ic_data) @[ifu_mem_ctl.scala 302:77] + node _T_1257 = or(sel_byp_data, fetch_req_iccm_f) @[ifu_mem_ctl.scala 284:46] + node _T_1258 = or(_T_1257, sel_ic_data) @[ifu_mem_ctl.scala 284:62] + node _T_1259 = or(sel_byp_data, sel_ic_data) @[ifu_mem_ctl.scala 284:104] + wire final_data_sel1 : UInt<1>[4] @[ifu_mem_ctl.scala 284:32] + final_data_sel1[0] <= _T_1258 @[ifu_mem_ctl.scala 284:32] + final_data_sel1[1] <= sel_byp_data @[ifu_mem_ctl.scala 284:32] + final_data_sel1[2] <= _T_1259 @[ifu_mem_ctl.scala 284:32] + final_data_sel1[3] <= sel_byp_data @[ifu_mem_ctl.scala 284:32] + wire final_data_sel2 : UInt<1>[4] @[ifu_mem_ctl.scala 285:32] + final_data_sel2[0] <= UInt<1>("h01") @[ifu_mem_ctl.scala 285:32] + final_data_sel2[1] <= fetch_req_iccm_f @[ifu_mem_ctl.scala 285:32] + final_data_sel2[2] <= UInt<1>("h01") @[ifu_mem_ctl.scala 285:32] + final_data_sel2[3] <= UInt<1>("h01") @[ifu_mem_ctl.scala 285:32] + wire final_data_out1 : UInt<80>[4] @[ifu_mem_ctl.scala 286:32] + final_data_out1[0] <= io.ic.rd_data @[ifu_mem_ctl.scala 286:32] + final_data_out1[1] <= ic_byp_data_only_new @[ifu_mem_ctl.scala 286:32] + final_data_out1[2] <= io.ic.rd_data @[ifu_mem_ctl.scala 286:32] + final_data_out1[3] <= ic_byp_data_only_new @[ifu_mem_ctl.scala 286:32] + wire final_data_out2 : UInt<64>[4] @[ifu_mem_ctl.scala 287:32] + final_data_out2[0] <= UInt<1>("h01") @[ifu_mem_ctl.scala 287:32] + final_data_out2[1] <= io.iccm.rd_data @[ifu_mem_ctl.scala 287:32] + final_data_out2[2] <= UInt<1>("h01") @[ifu_mem_ctl.scala 287:32] + final_data_out2[3] <= UInt<1>("h01") @[ifu_mem_ctl.scala 287:32] + node _T_1260 = or(sel_byp_data, fetch_req_iccm_f) @[ifu_mem_ctl.scala 288:61] + node _T_1261 = or(_T_1260, sel_ic_data) @[ifu_mem_ctl.scala 288:77] node _T_1262 = bits(_T_1261, 0, 0) @[Bitwise.scala 72:15] node _T_1263 = mux(_T_1262, UInt<64>("h0ffffffffffffffff"), UInt<64>("h00")) @[Bitwise.scala 72:12] - node ic_final_data = and(_T_1263, io.ic.rd_data) @[ifu_mem_ctl.scala 302:92] + node ic_final_data = and(_T_1263, io.ic.rd_data) @[ifu_mem_ctl.scala 288:92] node _T_1264 = bits(fetch_req_iccm_f, 0, 0) @[Bitwise.scala 72:15] node _T_1265 = mux(_T_1264, UInt<64>("h0ffffffffffffffff"), UInt<64>("h00")) @[Bitwise.scala 72:12] - node _T_1266 = and(_T_1265, io.iccm.rd_data) @[ifu_mem_ctl.scala 306:69] + node _T_1266 = and(_T_1265, io.iccm.rd_data) @[ifu_mem_ctl.scala 292:69] node _T_1267 = bits(sel_byp_data, 0, 0) @[Bitwise.scala 72:15] node _T_1268 = mux(_T_1267, UInt<64>("h0ffffffffffffffff"), UInt<64>("h00")) @[Bitwise.scala 72:12] - node _T_1269 = and(_T_1268, ic_byp_data_only_new) @[ifu_mem_ctl.scala 306:114] - node ic_premux_data_temp = or(_T_1266, _T_1269) @[ifu_mem_ctl.scala 306:88] - node ic_sel_premux_data_temp = or(fetch_req_iccm_f, sel_byp_data) @[ifu_mem_ctl.scala 308:63] - io.ic.premux_data <= ic_premux_data_temp @[ifu_mem_ctl.scala 309:21] - io.ic.sel_premux_data <= ic_sel_premux_data_temp @[ifu_mem_ctl.scala 310:25] - node ifc_bus_acc_fault_f = and(ic_byp_hit_f, ifu_byp_data_err_new) @[ifu_mem_ctl.scala 311:42] - io.ic_data_f <= ic_final_data @[ifu_mem_ctl.scala 312:16] - node _T_1270 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 313:40] - node fetch_req_f_qual = and(io.ic_hit_f, _T_1270) @[ifu_mem_ctl.scala 313:38] + node _T_1269 = and(_T_1268, ic_byp_data_only_new) @[ifu_mem_ctl.scala 292:114] + node ic_premux_data_temp = or(_T_1266, _T_1269) @[ifu_mem_ctl.scala 292:88] + node ic_sel_premux_data_temp = or(fetch_req_iccm_f, sel_byp_data) @[ifu_mem_ctl.scala 294:63] + io.ic.premux_data <= ic_premux_data_temp @[ifu_mem_ctl.scala 295:21] + io.ic.sel_premux_data <= ic_sel_premux_data_temp @[ifu_mem_ctl.scala 296:25] + node ifc_bus_acc_fault_f = and(ic_byp_hit_f, ifu_byp_data_err_new) @[ifu_mem_ctl.scala 297:42] + io.ic_data_f <= ic_final_data @[ifu_mem_ctl.scala 298:16] + node _T_1270 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 299:40] + node fetch_req_f_qual = and(io.ic_hit_f, _T_1270) @[ifu_mem_ctl.scala 299:38] wire ifc_region_acc_fault_memory_f : UInt<1> ifc_region_acc_fault_memory_f <= UInt<1>("h00") - node _T_1271 = or(ifc_region_acc_fault_final_f, ifc_bus_acc_fault_f) @[ifu_mem_ctl.scala 315:57] - node _T_1272 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 315:82] - node _T_1273 = and(_T_1271, _T_1272) @[ifu_mem_ctl.scala 315:80] - io.ic_access_fault_f <= _T_1273 @[ifu_mem_ctl.scala 315:24] - node _T_1274 = bits(io.iccm_rd_ecc_double_err, 0, 0) @[ifu_mem_ctl.scala 316:62] - node _T_1275 = bits(ifc_region_acc_fault_f, 0, 0) @[ifu_mem_ctl.scala 317:32] - node _T_1276 = bits(ifc_region_acc_fault_memory_f, 0, 0) @[ifu_mem_ctl.scala 318:47] - node _T_1277 = mux(_T_1276, UInt<2>("h03"), UInt<1>("h00")) @[ifu_mem_ctl.scala 318:10] - node _T_1278 = mux(_T_1275, UInt<2>("h02"), _T_1277) @[ifu_mem_ctl.scala 317:8] - node _T_1279 = mux(_T_1274, UInt<1>("h01"), _T_1278) @[ifu_mem_ctl.scala 316:35] - io.ic_access_fault_type_f <= _T_1279 @[ifu_mem_ctl.scala 316:29] - node _T_1280 = and(fetch_req_f_qual, io.ifu_bp_inst_mask_f) @[ifu_mem_ctl.scala 319:45] + node _T_1271 = or(ifc_region_acc_fault_final_f, ifc_bus_acc_fault_f) @[ifu_mem_ctl.scala 301:57] + node _T_1272 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 301:82] + node _T_1273 = and(_T_1271, _T_1272) @[ifu_mem_ctl.scala 301:80] + io.ic_access_fault_f <= _T_1273 @[ifu_mem_ctl.scala 301:24] + node _T_1274 = bits(io.iccm_rd_ecc_double_err, 0, 0) @[ifu_mem_ctl.scala 302:62] + node _T_1275 = bits(ifc_region_acc_fault_f, 0, 0) @[ifu_mem_ctl.scala 303:32] + node _T_1276 = bits(ifc_region_acc_fault_memory_f, 0, 0) @[ifu_mem_ctl.scala 304:47] + node _T_1277 = mux(_T_1276, UInt<2>("h03"), UInt<1>("h00")) @[ifu_mem_ctl.scala 304:10] + node _T_1278 = mux(_T_1275, UInt<2>("h02"), _T_1277) @[ifu_mem_ctl.scala 303:8] + node _T_1279 = mux(_T_1274, UInt<1>("h01"), _T_1278) @[ifu_mem_ctl.scala 302:35] + io.ic_access_fault_type_f <= _T_1279 @[ifu_mem_ctl.scala 302:29] + node _T_1280 = and(fetch_req_f_qual, io.ifu_bp_inst_mask_f) @[ifu_mem_ctl.scala 305:45] node _T_1281 = mux(UInt<1>("h01"), UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12] - node _T_1282 = eq(vaddr_f, _T_1281) @[ifu_mem_ctl.scala 319:80] - node _T_1283 = eq(_T_1282, UInt<1>("h00")) @[ifu_mem_ctl.scala 319:71] - node _T_1284 = and(_T_1280, _T_1283) @[ifu_mem_ctl.scala 319:69] - node _T_1285 = neq(err_stop_state, UInt<2>("h02")) @[ifu_mem_ctl.scala 319:131] - node _T_1286 = and(_T_1284, _T_1285) @[ifu_mem_ctl.scala 319:114] + node _T_1282 = eq(vaddr_f, _T_1281) @[ifu_mem_ctl.scala 305:80] + node _T_1283 = eq(_T_1282, UInt<1>("h00")) @[ifu_mem_ctl.scala 305:71] + node _T_1284 = and(_T_1280, _T_1283) @[ifu_mem_ctl.scala 305:69] + node _T_1285 = neq(err_stop_state, UInt<2>("h02")) @[ifu_mem_ctl.scala 305:131] + node _T_1286 = and(_T_1284, _T_1285) @[ifu_mem_ctl.scala 305:114] node _T_1287 = cat(_T_1286, fetch_req_f_qual) @[Cat.scala 29:58] - io.ic_fetch_val_f <= _T_1287 @[ifu_mem_ctl.scala 319:21] - node _T_1288 = bits(io.ic_data_f, 1, 0) @[ifu_mem_ctl.scala 320:36] - node two_byte_instr = neq(_T_1288, UInt<2>("h03")) @[ifu_mem_ctl.scala 320:42] + io.ic_fetch_val_f <= _T_1287 @[ifu_mem_ctl.scala 305:21] + node _T_1288 = bits(io.ic_data_f, 1, 0) @[ifu_mem_ctl.scala 306:36] + node two_byte_instr = neq(_T_1288, UInt<2>("h03")) @[ifu_mem_ctl.scala 306:42] wire ic_miss_buff_data_in : UInt<64> ic_miss_buff_data_in <= UInt<1>("h00") wire ifu_bus_rsp_tag : UInt<3> ifu_bus_rsp_tag <= UInt<1>("h00") wire bus_ifu_wr_en : UInt<1> bus_ifu_wr_en <= UInt<1>("h00") - node _T_1289 = eq(ifu_bus_rsp_tag, UInt<1>("h00")) @[ifu_mem_ctl.scala 326:91] - node write_fill_data_0 = and(bus_ifu_wr_en, _T_1289) @[ifu_mem_ctl.scala 326:73] - node _T_1290 = eq(ifu_bus_rsp_tag, UInt<1>("h01")) @[ifu_mem_ctl.scala 326:91] - node write_fill_data_1 = and(bus_ifu_wr_en, _T_1290) @[ifu_mem_ctl.scala 326:73] - node _T_1291 = eq(ifu_bus_rsp_tag, UInt<2>("h02")) @[ifu_mem_ctl.scala 326:91] - node write_fill_data_2 = and(bus_ifu_wr_en, _T_1291) @[ifu_mem_ctl.scala 326:73] - node _T_1292 = eq(ifu_bus_rsp_tag, UInt<2>("h03")) @[ifu_mem_ctl.scala 326:91] - node write_fill_data_3 = and(bus_ifu_wr_en, _T_1292) @[ifu_mem_ctl.scala 326:73] - node _T_1293 = eq(ifu_bus_rsp_tag, UInt<3>("h04")) @[ifu_mem_ctl.scala 326:91] - node write_fill_data_4 = and(bus_ifu_wr_en, _T_1293) @[ifu_mem_ctl.scala 326:73] - node _T_1294 = eq(ifu_bus_rsp_tag, UInt<3>("h05")) @[ifu_mem_ctl.scala 326:91] - node write_fill_data_5 = and(bus_ifu_wr_en, _T_1294) @[ifu_mem_ctl.scala 326:73] - node _T_1295 = eq(ifu_bus_rsp_tag, UInt<3>("h06")) @[ifu_mem_ctl.scala 326:91] - node write_fill_data_6 = and(bus_ifu_wr_en, _T_1295) @[ifu_mem_ctl.scala 326:73] - node _T_1296 = eq(ifu_bus_rsp_tag, UInt<3>("h07")) @[ifu_mem_ctl.scala 326:91] - node write_fill_data_7 = and(bus_ifu_wr_en, _T_1296) @[ifu_mem_ctl.scala 326:73] - wire ic_miss_buff_data : UInt<32>[16] @[ifu_mem_ctl.scala 327:31] + node _T_1289 = eq(ifu_bus_rsp_tag, UInt<1>("h00")) @[ifu_mem_ctl.scala 312:91] + node write_fill_data_0 = and(bus_ifu_wr_en, _T_1289) @[ifu_mem_ctl.scala 312:73] + node _T_1290 = eq(ifu_bus_rsp_tag, UInt<1>("h01")) @[ifu_mem_ctl.scala 312:91] + node write_fill_data_1 = and(bus_ifu_wr_en, _T_1290) @[ifu_mem_ctl.scala 312:73] + node _T_1291 = eq(ifu_bus_rsp_tag, UInt<2>("h02")) @[ifu_mem_ctl.scala 312:91] + node write_fill_data_2 = and(bus_ifu_wr_en, _T_1291) @[ifu_mem_ctl.scala 312:73] + node _T_1292 = eq(ifu_bus_rsp_tag, UInt<2>("h03")) @[ifu_mem_ctl.scala 312:91] + node write_fill_data_3 = and(bus_ifu_wr_en, _T_1292) @[ifu_mem_ctl.scala 312:73] + node _T_1293 = eq(ifu_bus_rsp_tag, UInt<3>("h04")) @[ifu_mem_ctl.scala 312:91] + node write_fill_data_4 = and(bus_ifu_wr_en, _T_1293) @[ifu_mem_ctl.scala 312:73] + node _T_1294 = eq(ifu_bus_rsp_tag, UInt<3>("h05")) @[ifu_mem_ctl.scala 312:91] + node write_fill_data_5 = and(bus_ifu_wr_en, _T_1294) @[ifu_mem_ctl.scala 312:73] + node _T_1295 = eq(ifu_bus_rsp_tag, UInt<3>("h06")) @[ifu_mem_ctl.scala 312:91] + node write_fill_data_6 = and(bus_ifu_wr_en, _T_1295) @[ifu_mem_ctl.scala 312:73] + node _T_1296 = eq(ifu_bus_rsp_tag, UInt<3>("h07")) @[ifu_mem_ctl.scala 312:91] + node write_fill_data_7 = and(bus_ifu_wr_en, _T_1296) @[ifu_mem_ctl.scala 312:73] + wire ic_miss_buff_data : UInt<32>[16] @[ifu_mem_ctl.scala 313:31] inst rvclkhdr_4 of rvclkhdr_4 @[lib.scala 327:22] rvclkhdr_4.clock <= clock rvclkhdr_4.reset <= reset @@ -4444,14 +4424,14 @@ circuit quasar_wrapper : rvclkhdr_11.io.clk <= clock @[lib.scala 328:17] rvclkhdr_11.io.en <= write_fill_data_7 @[lib.scala 329:16] rvclkhdr_11.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - node _T_1297 = bits(ic_miss_buff_data_in, 31, 0) @[ifu_mem_ctl.scala 330:86] - reg _T_1298 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 330:65] - _T_1298 <= _T_1297 @[ifu_mem_ctl.scala 330:65] - ic_miss_buff_data[0] <= _T_1298 @[ifu_mem_ctl.scala 330:26] - node _T_1299 = bits(ic_miss_buff_data_in, 63, 32) @[ifu_mem_ctl.scala 331:88] - reg _T_1300 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 331:67] - _T_1300 <= _T_1299 @[ifu_mem_ctl.scala 331:67] - ic_miss_buff_data[1] <= _T_1300 @[ifu_mem_ctl.scala 331:28] + node _T_1297 = bits(ic_miss_buff_data_in, 31, 0) @[ifu_mem_ctl.scala 316:86] + reg _T_1298 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 316:65] + _T_1298 <= _T_1297 @[ifu_mem_ctl.scala 316:65] + ic_miss_buff_data[0] <= _T_1298 @[ifu_mem_ctl.scala 316:26] + node _T_1299 = bits(ic_miss_buff_data_in, 63, 32) @[ifu_mem_ctl.scala 317:88] + reg _T_1300 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 317:67] + _T_1300 <= _T_1299 @[ifu_mem_ctl.scala 317:67] + ic_miss_buff_data[1] <= _T_1300 @[ifu_mem_ctl.scala 317:28] inst rvclkhdr_12 of rvclkhdr_12 @[lib.scala 327:22] rvclkhdr_12.clock <= clock rvclkhdr_12.reset <= reset @@ -4500,14 +4480,14 @@ circuit quasar_wrapper : rvclkhdr_19.io.clk <= clock @[lib.scala 328:17] rvclkhdr_19.io.en <= write_fill_data_7 @[lib.scala 329:16] rvclkhdr_19.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - node _T_1301 = bits(ic_miss_buff_data_in, 31, 0) @[ifu_mem_ctl.scala 330:86] - reg _T_1302 : UInt, rvclkhdr_13.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 330:65] - _T_1302 <= _T_1301 @[ifu_mem_ctl.scala 330:65] - ic_miss_buff_data[2] <= _T_1302 @[ifu_mem_ctl.scala 330:26] - node _T_1303 = bits(ic_miss_buff_data_in, 63, 32) @[ifu_mem_ctl.scala 331:88] - reg _T_1304 : UInt, rvclkhdr_13.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 331:67] - _T_1304 <= _T_1303 @[ifu_mem_ctl.scala 331:67] - ic_miss_buff_data[3] <= _T_1304 @[ifu_mem_ctl.scala 331:28] + node _T_1301 = bits(ic_miss_buff_data_in, 31, 0) @[ifu_mem_ctl.scala 316:86] + reg _T_1302 : UInt, rvclkhdr_13.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 316:65] + _T_1302 <= _T_1301 @[ifu_mem_ctl.scala 316:65] + ic_miss_buff_data[2] <= _T_1302 @[ifu_mem_ctl.scala 316:26] + node _T_1303 = bits(ic_miss_buff_data_in, 63, 32) @[ifu_mem_ctl.scala 317:88] + reg _T_1304 : UInt, rvclkhdr_13.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 317:67] + _T_1304 <= _T_1303 @[ifu_mem_ctl.scala 317:67] + ic_miss_buff_data[3] <= _T_1304 @[ifu_mem_ctl.scala 317:28] inst rvclkhdr_20 of rvclkhdr_20 @[lib.scala 327:22] rvclkhdr_20.clock <= clock rvclkhdr_20.reset <= reset @@ -4556,14 +4536,14 @@ circuit quasar_wrapper : rvclkhdr_27.io.clk <= clock @[lib.scala 328:17] rvclkhdr_27.io.en <= write_fill_data_7 @[lib.scala 329:16] rvclkhdr_27.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - node _T_1305 = bits(ic_miss_buff_data_in, 31, 0) @[ifu_mem_ctl.scala 330:86] - reg _T_1306 : UInt, rvclkhdr_22.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 330:65] - _T_1306 <= _T_1305 @[ifu_mem_ctl.scala 330:65] - ic_miss_buff_data[4] <= _T_1306 @[ifu_mem_ctl.scala 330:26] - node _T_1307 = bits(ic_miss_buff_data_in, 63, 32) @[ifu_mem_ctl.scala 331:88] - reg _T_1308 : UInt, rvclkhdr_22.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 331:67] - _T_1308 <= _T_1307 @[ifu_mem_ctl.scala 331:67] - ic_miss_buff_data[5] <= _T_1308 @[ifu_mem_ctl.scala 331:28] + node _T_1305 = bits(ic_miss_buff_data_in, 31, 0) @[ifu_mem_ctl.scala 316:86] + reg _T_1306 : UInt, rvclkhdr_22.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 316:65] + _T_1306 <= _T_1305 @[ifu_mem_ctl.scala 316:65] + ic_miss_buff_data[4] <= _T_1306 @[ifu_mem_ctl.scala 316:26] + node _T_1307 = bits(ic_miss_buff_data_in, 63, 32) @[ifu_mem_ctl.scala 317:88] + reg _T_1308 : UInt, rvclkhdr_22.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 317:67] + _T_1308 <= _T_1307 @[ifu_mem_ctl.scala 317:67] + ic_miss_buff_data[5] <= _T_1308 @[ifu_mem_ctl.scala 317:28] inst rvclkhdr_28 of rvclkhdr_28 @[lib.scala 327:22] rvclkhdr_28.clock <= clock rvclkhdr_28.reset <= reset @@ -4612,14 +4592,14 @@ circuit quasar_wrapper : rvclkhdr_35.io.clk <= clock @[lib.scala 328:17] rvclkhdr_35.io.en <= write_fill_data_7 @[lib.scala 329:16] rvclkhdr_35.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - node _T_1309 = bits(ic_miss_buff_data_in, 31, 0) @[ifu_mem_ctl.scala 330:86] - reg _T_1310 : UInt, rvclkhdr_31.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 330:65] - _T_1310 <= _T_1309 @[ifu_mem_ctl.scala 330:65] - ic_miss_buff_data[6] <= _T_1310 @[ifu_mem_ctl.scala 330:26] - node _T_1311 = bits(ic_miss_buff_data_in, 63, 32) @[ifu_mem_ctl.scala 331:88] - reg _T_1312 : UInt, rvclkhdr_31.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 331:67] - _T_1312 <= _T_1311 @[ifu_mem_ctl.scala 331:67] - ic_miss_buff_data[7] <= _T_1312 @[ifu_mem_ctl.scala 331:28] + node _T_1309 = bits(ic_miss_buff_data_in, 31, 0) @[ifu_mem_ctl.scala 316:86] + reg _T_1310 : UInt, rvclkhdr_31.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 316:65] + _T_1310 <= _T_1309 @[ifu_mem_ctl.scala 316:65] + ic_miss_buff_data[6] <= _T_1310 @[ifu_mem_ctl.scala 316:26] + node _T_1311 = bits(ic_miss_buff_data_in, 63, 32) @[ifu_mem_ctl.scala 317:88] + reg _T_1312 : UInt, rvclkhdr_31.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 317:67] + _T_1312 <= _T_1311 @[ifu_mem_ctl.scala 317:67] + ic_miss_buff_data[7] <= _T_1312 @[ifu_mem_ctl.scala 317:28] inst rvclkhdr_36 of rvclkhdr_36 @[lib.scala 327:22] rvclkhdr_36.clock <= clock rvclkhdr_36.reset <= reset @@ -4668,14 +4648,14 @@ circuit quasar_wrapper : rvclkhdr_43.io.clk <= clock @[lib.scala 328:17] rvclkhdr_43.io.en <= write_fill_data_7 @[lib.scala 329:16] rvclkhdr_43.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - node _T_1313 = bits(ic_miss_buff_data_in, 31, 0) @[ifu_mem_ctl.scala 330:86] - reg _T_1314 : UInt, rvclkhdr_40.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 330:65] - _T_1314 <= _T_1313 @[ifu_mem_ctl.scala 330:65] - ic_miss_buff_data[8] <= _T_1314 @[ifu_mem_ctl.scala 330:26] - node _T_1315 = bits(ic_miss_buff_data_in, 63, 32) @[ifu_mem_ctl.scala 331:88] - reg _T_1316 : UInt, rvclkhdr_40.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 331:67] - _T_1316 <= _T_1315 @[ifu_mem_ctl.scala 331:67] - ic_miss_buff_data[9] <= _T_1316 @[ifu_mem_ctl.scala 331:28] + node _T_1313 = bits(ic_miss_buff_data_in, 31, 0) @[ifu_mem_ctl.scala 316:86] + reg _T_1314 : UInt, rvclkhdr_40.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 316:65] + _T_1314 <= _T_1313 @[ifu_mem_ctl.scala 316:65] + ic_miss_buff_data[8] <= _T_1314 @[ifu_mem_ctl.scala 316:26] + node _T_1315 = bits(ic_miss_buff_data_in, 63, 32) @[ifu_mem_ctl.scala 317:88] + reg _T_1316 : UInt, rvclkhdr_40.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 317:67] + _T_1316 <= _T_1315 @[ifu_mem_ctl.scala 317:67] + ic_miss_buff_data[9] <= _T_1316 @[ifu_mem_ctl.scala 317:28] inst rvclkhdr_44 of rvclkhdr_44 @[lib.scala 327:22] rvclkhdr_44.clock <= clock rvclkhdr_44.reset <= reset @@ -4724,14 +4704,14 @@ circuit quasar_wrapper : rvclkhdr_51.io.clk <= clock @[lib.scala 328:17] rvclkhdr_51.io.en <= write_fill_data_7 @[lib.scala 329:16] rvclkhdr_51.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - node _T_1317 = bits(ic_miss_buff_data_in, 31, 0) @[ifu_mem_ctl.scala 330:86] - reg _T_1318 : UInt, rvclkhdr_49.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 330:65] - _T_1318 <= _T_1317 @[ifu_mem_ctl.scala 330:65] - ic_miss_buff_data[10] <= _T_1318 @[ifu_mem_ctl.scala 330:26] - node _T_1319 = bits(ic_miss_buff_data_in, 63, 32) @[ifu_mem_ctl.scala 331:88] - reg _T_1320 : UInt, rvclkhdr_49.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 331:67] - _T_1320 <= _T_1319 @[ifu_mem_ctl.scala 331:67] - ic_miss_buff_data[11] <= _T_1320 @[ifu_mem_ctl.scala 331:28] + node _T_1317 = bits(ic_miss_buff_data_in, 31, 0) @[ifu_mem_ctl.scala 316:86] + reg _T_1318 : UInt, rvclkhdr_49.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 316:65] + _T_1318 <= _T_1317 @[ifu_mem_ctl.scala 316:65] + ic_miss_buff_data[10] <= _T_1318 @[ifu_mem_ctl.scala 316:26] + node _T_1319 = bits(ic_miss_buff_data_in, 63, 32) @[ifu_mem_ctl.scala 317:88] + reg _T_1320 : UInt, rvclkhdr_49.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 317:67] + _T_1320 <= _T_1319 @[ifu_mem_ctl.scala 317:67] + ic_miss_buff_data[11] <= _T_1320 @[ifu_mem_ctl.scala 317:28] inst rvclkhdr_52 of rvclkhdr_52 @[lib.scala 327:22] rvclkhdr_52.clock <= clock rvclkhdr_52.reset <= reset @@ -4780,14 +4760,14 @@ circuit quasar_wrapper : rvclkhdr_59.io.clk <= clock @[lib.scala 328:17] rvclkhdr_59.io.en <= write_fill_data_7 @[lib.scala 329:16] rvclkhdr_59.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - node _T_1321 = bits(ic_miss_buff_data_in, 31, 0) @[ifu_mem_ctl.scala 330:86] - reg _T_1322 : UInt, rvclkhdr_58.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 330:65] - _T_1322 <= _T_1321 @[ifu_mem_ctl.scala 330:65] - ic_miss_buff_data[12] <= _T_1322 @[ifu_mem_ctl.scala 330:26] - node _T_1323 = bits(ic_miss_buff_data_in, 63, 32) @[ifu_mem_ctl.scala 331:88] - reg _T_1324 : UInt, rvclkhdr_58.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 331:67] - _T_1324 <= _T_1323 @[ifu_mem_ctl.scala 331:67] - ic_miss_buff_data[13] <= _T_1324 @[ifu_mem_ctl.scala 331:28] + node _T_1321 = bits(ic_miss_buff_data_in, 31, 0) @[ifu_mem_ctl.scala 316:86] + reg _T_1322 : UInt, rvclkhdr_58.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 316:65] + _T_1322 <= _T_1321 @[ifu_mem_ctl.scala 316:65] + ic_miss_buff_data[12] <= _T_1322 @[ifu_mem_ctl.scala 316:26] + node _T_1323 = bits(ic_miss_buff_data_in, 63, 32) @[ifu_mem_ctl.scala 317:88] + reg _T_1324 : UInt, rvclkhdr_58.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 317:67] + _T_1324 <= _T_1323 @[ifu_mem_ctl.scala 317:67] + ic_miss_buff_data[13] <= _T_1324 @[ifu_mem_ctl.scala 317:28] inst rvclkhdr_60 of rvclkhdr_60 @[lib.scala 327:22] rvclkhdr_60.clock <= clock rvclkhdr_60.reset <= reset @@ -4836,48 +4816,48 @@ circuit quasar_wrapper : rvclkhdr_67.io.clk <= clock @[lib.scala 328:17] rvclkhdr_67.io.en <= write_fill_data_7 @[lib.scala 329:16] rvclkhdr_67.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - node _T_1325 = bits(ic_miss_buff_data_in, 31, 0) @[ifu_mem_ctl.scala 330:86] - reg _T_1326 : UInt, rvclkhdr_67.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 330:65] - _T_1326 <= _T_1325 @[ifu_mem_ctl.scala 330:65] - ic_miss_buff_data[14] <= _T_1326 @[ifu_mem_ctl.scala 330:26] - node _T_1327 = bits(ic_miss_buff_data_in, 63, 32) @[ifu_mem_ctl.scala 331:88] - reg _T_1328 : UInt, rvclkhdr_67.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 331:67] - _T_1328 <= _T_1327 @[ifu_mem_ctl.scala 331:67] - ic_miss_buff_data[15] <= _T_1328 @[ifu_mem_ctl.scala 331:28] + node _T_1325 = bits(ic_miss_buff_data_in, 31, 0) @[ifu_mem_ctl.scala 316:86] + reg _T_1326 : UInt, rvclkhdr_67.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 316:65] + _T_1326 <= _T_1325 @[ifu_mem_ctl.scala 316:65] + ic_miss_buff_data[14] <= _T_1326 @[ifu_mem_ctl.scala 316:26] + node _T_1327 = bits(ic_miss_buff_data_in, 63, 32) @[ifu_mem_ctl.scala 317:88] + reg _T_1328 : UInt, rvclkhdr_67.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 317:67] + _T_1328 <= _T_1327 @[ifu_mem_ctl.scala 317:67] + ic_miss_buff_data[15] <= _T_1328 @[ifu_mem_ctl.scala 317:28] wire ic_miss_buff_data_valid : UInt<8> ic_miss_buff_data_valid <= UInt<1>("h00") - node _T_1329 = bits(ic_miss_buff_data_valid, 0, 0) @[ifu_mem_ctl.scala 333:113] - node _T_1330 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 333:118] - node _T_1331 = and(_T_1329, _T_1330) @[ifu_mem_ctl.scala 333:116] - node ic_miss_buff_data_valid_in_0 = or(write_fill_data_0, _T_1331) @[ifu_mem_ctl.scala 333:88] - node _T_1332 = bits(ic_miss_buff_data_valid, 1, 1) @[ifu_mem_ctl.scala 333:113] - node _T_1333 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 333:118] - node _T_1334 = and(_T_1332, _T_1333) @[ifu_mem_ctl.scala 333:116] - node ic_miss_buff_data_valid_in_1 = or(write_fill_data_1, _T_1334) @[ifu_mem_ctl.scala 333:88] - node _T_1335 = bits(ic_miss_buff_data_valid, 2, 2) @[ifu_mem_ctl.scala 333:113] - node _T_1336 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 333:118] - node _T_1337 = and(_T_1335, _T_1336) @[ifu_mem_ctl.scala 333:116] - node ic_miss_buff_data_valid_in_2 = or(write_fill_data_2, _T_1337) @[ifu_mem_ctl.scala 333:88] - node _T_1338 = bits(ic_miss_buff_data_valid, 3, 3) @[ifu_mem_ctl.scala 333:113] - node _T_1339 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 333:118] - node _T_1340 = and(_T_1338, _T_1339) @[ifu_mem_ctl.scala 333:116] - node ic_miss_buff_data_valid_in_3 = or(write_fill_data_3, _T_1340) @[ifu_mem_ctl.scala 333:88] - node _T_1341 = bits(ic_miss_buff_data_valid, 4, 4) @[ifu_mem_ctl.scala 333:113] - node _T_1342 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 333:118] - node _T_1343 = and(_T_1341, _T_1342) @[ifu_mem_ctl.scala 333:116] - node ic_miss_buff_data_valid_in_4 = or(write_fill_data_4, _T_1343) @[ifu_mem_ctl.scala 333:88] - node _T_1344 = bits(ic_miss_buff_data_valid, 5, 5) @[ifu_mem_ctl.scala 333:113] - node _T_1345 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 333:118] - node _T_1346 = and(_T_1344, _T_1345) @[ifu_mem_ctl.scala 333:116] - node ic_miss_buff_data_valid_in_5 = or(write_fill_data_5, _T_1346) @[ifu_mem_ctl.scala 333:88] - node _T_1347 = bits(ic_miss_buff_data_valid, 6, 6) @[ifu_mem_ctl.scala 333:113] - node _T_1348 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 333:118] - node _T_1349 = and(_T_1347, _T_1348) @[ifu_mem_ctl.scala 333:116] - node ic_miss_buff_data_valid_in_6 = or(write_fill_data_6, _T_1349) @[ifu_mem_ctl.scala 333:88] - node _T_1350 = bits(ic_miss_buff_data_valid, 7, 7) @[ifu_mem_ctl.scala 333:113] - node _T_1351 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 333:118] - node _T_1352 = and(_T_1350, _T_1351) @[ifu_mem_ctl.scala 333:116] - node ic_miss_buff_data_valid_in_7 = or(write_fill_data_7, _T_1352) @[ifu_mem_ctl.scala 333:88] + node _T_1329 = bits(ic_miss_buff_data_valid, 0, 0) @[ifu_mem_ctl.scala 319:113] + node _T_1330 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 319:118] + node _T_1331 = and(_T_1329, _T_1330) @[ifu_mem_ctl.scala 319:116] + node ic_miss_buff_data_valid_in_0 = or(write_fill_data_0, _T_1331) @[ifu_mem_ctl.scala 319:88] + node _T_1332 = bits(ic_miss_buff_data_valid, 1, 1) @[ifu_mem_ctl.scala 319:113] + node _T_1333 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 319:118] + node _T_1334 = and(_T_1332, _T_1333) @[ifu_mem_ctl.scala 319:116] + node ic_miss_buff_data_valid_in_1 = or(write_fill_data_1, _T_1334) @[ifu_mem_ctl.scala 319:88] + node _T_1335 = bits(ic_miss_buff_data_valid, 2, 2) @[ifu_mem_ctl.scala 319:113] + node _T_1336 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 319:118] + node _T_1337 = and(_T_1335, _T_1336) @[ifu_mem_ctl.scala 319:116] + node ic_miss_buff_data_valid_in_2 = or(write_fill_data_2, _T_1337) @[ifu_mem_ctl.scala 319:88] + node _T_1338 = bits(ic_miss_buff_data_valid, 3, 3) @[ifu_mem_ctl.scala 319:113] + node _T_1339 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 319:118] + node _T_1340 = and(_T_1338, _T_1339) @[ifu_mem_ctl.scala 319:116] + node ic_miss_buff_data_valid_in_3 = or(write_fill_data_3, _T_1340) @[ifu_mem_ctl.scala 319:88] + node _T_1341 = bits(ic_miss_buff_data_valid, 4, 4) @[ifu_mem_ctl.scala 319:113] + node _T_1342 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 319:118] + node _T_1343 = and(_T_1341, _T_1342) @[ifu_mem_ctl.scala 319:116] + node ic_miss_buff_data_valid_in_4 = or(write_fill_data_4, _T_1343) @[ifu_mem_ctl.scala 319:88] + node _T_1344 = bits(ic_miss_buff_data_valid, 5, 5) @[ifu_mem_ctl.scala 319:113] + node _T_1345 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 319:118] + node _T_1346 = and(_T_1344, _T_1345) @[ifu_mem_ctl.scala 319:116] + node ic_miss_buff_data_valid_in_5 = or(write_fill_data_5, _T_1346) @[ifu_mem_ctl.scala 319:88] + node _T_1347 = bits(ic_miss_buff_data_valid, 6, 6) @[ifu_mem_ctl.scala 319:113] + node _T_1348 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 319:118] + node _T_1349 = and(_T_1347, _T_1348) @[ifu_mem_ctl.scala 319:116] + node ic_miss_buff_data_valid_in_6 = or(write_fill_data_6, _T_1349) @[ifu_mem_ctl.scala 319:88] + node _T_1350 = bits(ic_miss_buff_data_valid, 7, 7) @[ifu_mem_ctl.scala 319:113] + node _T_1351 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 319:118] + node _T_1352 = and(_T_1350, _T_1351) @[ifu_mem_ctl.scala 319:116] + node ic_miss_buff_data_valid_in_7 = or(write_fill_data_7, _T_1352) @[ifu_mem_ctl.scala 319:88] node _T_1353 = cat(ic_miss_buff_data_valid_in_7, ic_miss_buff_data_valid_in_6) @[Cat.scala 29:58] node _T_1354 = cat(_T_1353, ic_miss_buff_data_valid_in_5) @[Cat.scala 29:58] node _T_1355 = cat(_T_1354, ic_miss_buff_data_valid_in_4) @[Cat.scala 29:58] @@ -4885,53 +4865,53 @@ circuit quasar_wrapper : node _T_1357 = cat(_T_1356, ic_miss_buff_data_valid_in_2) @[Cat.scala 29:58] node _T_1358 = cat(_T_1357, ic_miss_buff_data_valid_in_1) @[Cat.scala 29:58] node _T_1359 = cat(_T_1358, ic_miss_buff_data_valid_in_0) @[Cat.scala 29:58] - reg _T_1360 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 334:60] - _T_1360 <= _T_1359 @[ifu_mem_ctl.scala 334:60] - ic_miss_buff_data_valid <= _T_1360 @[ifu_mem_ctl.scala 334:27] + reg _T_1360 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 320:60] + _T_1360 <= _T_1359 @[ifu_mem_ctl.scala 320:60] + ic_miss_buff_data_valid <= _T_1360 @[ifu_mem_ctl.scala 320:27] wire bus_ifu_wr_data_error : UInt<1> bus_ifu_wr_data_error <= UInt<1>("h00") wire ic_miss_buff_data_error : UInt<8> ic_miss_buff_data_error <= UInt<1>("h00") - node _T_1361 = bits(write_fill_data_0, 0, 0) @[ifu_mem_ctl.scala 337:92] - node _T_1362 = bits(ic_miss_buff_data_error, 0, 0) @[ifu_mem_ctl.scala 338:28] - node _T_1363 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 338:34] - node _T_1364 = and(_T_1362, _T_1363) @[ifu_mem_ctl.scala 338:32] - node ic_miss_buff_data_error_in_0 = mux(_T_1361, bus_ifu_wr_data_error, _T_1364) @[ifu_mem_ctl.scala 337:72] - node _T_1365 = bits(write_fill_data_1, 0, 0) @[ifu_mem_ctl.scala 337:92] - node _T_1366 = bits(ic_miss_buff_data_error, 1, 1) @[ifu_mem_ctl.scala 338:28] - node _T_1367 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 338:34] - node _T_1368 = and(_T_1366, _T_1367) @[ifu_mem_ctl.scala 338:32] - node ic_miss_buff_data_error_in_1 = mux(_T_1365, bus_ifu_wr_data_error, _T_1368) @[ifu_mem_ctl.scala 337:72] - node _T_1369 = bits(write_fill_data_2, 0, 0) @[ifu_mem_ctl.scala 337:92] - node _T_1370 = bits(ic_miss_buff_data_error, 2, 2) @[ifu_mem_ctl.scala 338:28] - node _T_1371 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 338:34] - node _T_1372 = and(_T_1370, _T_1371) @[ifu_mem_ctl.scala 338:32] - node ic_miss_buff_data_error_in_2 = mux(_T_1369, bus_ifu_wr_data_error, _T_1372) @[ifu_mem_ctl.scala 337:72] - node _T_1373 = bits(write_fill_data_3, 0, 0) @[ifu_mem_ctl.scala 337:92] - node _T_1374 = bits(ic_miss_buff_data_error, 3, 3) @[ifu_mem_ctl.scala 338:28] - node _T_1375 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 338:34] - node _T_1376 = and(_T_1374, _T_1375) @[ifu_mem_ctl.scala 338:32] - node ic_miss_buff_data_error_in_3 = mux(_T_1373, bus_ifu_wr_data_error, _T_1376) @[ifu_mem_ctl.scala 337:72] - node _T_1377 = bits(write_fill_data_4, 0, 0) @[ifu_mem_ctl.scala 337:92] - node _T_1378 = bits(ic_miss_buff_data_error, 4, 4) @[ifu_mem_ctl.scala 338:28] - node _T_1379 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 338:34] - node _T_1380 = and(_T_1378, _T_1379) @[ifu_mem_ctl.scala 338:32] - node ic_miss_buff_data_error_in_4 = mux(_T_1377, bus_ifu_wr_data_error, _T_1380) @[ifu_mem_ctl.scala 337:72] - node _T_1381 = bits(write_fill_data_5, 0, 0) @[ifu_mem_ctl.scala 337:92] - node _T_1382 = bits(ic_miss_buff_data_error, 5, 5) @[ifu_mem_ctl.scala 338:28] - node _T_1383 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 338:34] - node _T_1384 = and(_T_1382, _T_1383) @[ifu_mem_ctl.scala 338:32] - node ic_miss_buff_data_error_in_5 = mux(_T_1381, bus_ifu_wr_data_error, _T_1384) @[ifu_mem_ctl.scala 337:72] - node _T_1385 = bits(write_fill_data_6, 0, 0) @[ifu_mem_ctl.scala 337:92] - node _T_1386 = bits(ic_miss_buff_data_error, 6, 6) @[ifu_mem_ctl.scala 338:28] - node _T_1387 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 338:34] - node _T_1388 = and(_T_1386, _T_1387) @[ifu_mem_ctl.scala 338:32] - node ic_miss_buff_data_error_in_6 = mux(_T_1385, bus_ifu_wr_data_error, _T_1388) @[ifu_mem_ctl.scala 337:72] - node _T_1389 = bits(write_fill_data_7, 0, 0) @[ifu_mem_ctl.scala 337:92] - node _T_1390 = bits(ic_miss_buff_data_error, 7, 7) @[ifu_mem_ctl.scala 338:28] - node _T_1391 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 338:34] - node _T_1392 = and(_T_1390, _T_1391) @[ifu_mem_ctl.scala 338:32] - node ic_miss_buff_data_error_in_7 = mux(_T_1389, bus_ifu_wr_data_error, _T_1392) @[ifu_mem_ctl.scala 337:72] + node _T_1361 = bits(write_fill_data_0, 0, 0) @[ifu_mem_ctl.scala 323:92] + node _T_1362 = bits(ic_miss_buff_data_error, 0, 0) @[ifu_mem_ctl.scala 324:28] + node _T_1363 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 324:34] + node _T_1364 = and(_T_1362, _T_1363) @[ifu_mem_ctl.scala 324:32] + node ic_miss_buff_data_error_in_0 = mux(_T_1361, bus_ifu_wr_data_error, _T_1364) @[ifu_mem_ctl.scala 323:72] + node _T_1365 = bits(write_fill_data_1, 0, 0) @[ifu_mem_ctl.scala 323:92] + node _T_1366 = bits(ic_miss_buff_data_error, 1, 1) @[ifu_mem_ctl.scala 324:28] + node _T_1367 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 324:34] + node _T_1368 = and(_T_1366, _T_1367) @[ifu_mem_ctl.scala 324:32] + node ic_miss_buff_data_error_in_1 = mux(_T_1365, bus_ifu_wr_data_error, _T_1368) @[ifu_mem_ctl.scala 323:72] + node _T_1369 = bits(write_fill_data_2, 0, 0) @[ifu_mem_ctl.scala 323:92] + node _T_1370 = bits(ic_miss_buff_data_error, 2, 2) @[ifu_mem_ctl.scala 324:28] + node _T_1371 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 324:34] + node _T_1372 = and(_T_1370, _T_1371) @[ifu_mem_ctl.scala 324:32] + node ic_miss_buff_data_error_in_2 = mux(_T_1369, bus_ifu_wr_data_error, _T_1372) @[ifu_mem_ctl.scala 323:72] + node _T_1373 = bits(write_fill_data_3, 0, 0) @[ifu_mem_ctl.scala 323:92] + node _T_1374 = bits(ic_miss_buff_data_error, 3, 3) @[ifu_mem_ctl.scala 324:28] + node _T_1375 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 324:34] + node _T_1376 = and(_T_1374, _T_1375) @[ifu_mem_ctl.scala 324:32] + node ic_miss_buff_data_error_in_3 = mux(_T_1373, bus_ifu_wr_data_error, _T_1376) @[ifu_mem_ctl.scala 323:72] + node _T_1377 = bits(write_fill_data_4, 0, 0) @[ifu_mem_ctl.scala 323:92] + node _T_1378 = bits(ic_miss_buff_data_error, 4, 4) @[ifu_mem_ctl.scala 324:28] + node _T_1379 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 324:34] + node _T_1380 = and(_T_1378, _T_1379) @[ifu_mem_ctl.scala 324:32] + node ic_miss_buff_data_error_in_4 = mux(_T_1377, bus_ifu_wr_data_error, _T_1380) @[ifu_mem_ctl.scala 323:72] + node _T_1381 = bits(write_fill_data_5, 0, 0) @[ifu_mem_ctl.scala 323:92] + node _T_1382 = bits(ic_miss_buff_data_error, 5, 5) @[ifu_mem_ctl.scala 324:28] + node _T_1383 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 324:34] + node _T_1384 = and(_T_1382, _T_1383) @[ifu_mem_ctl.scala 324:32] + node ic_miss_buff_data_error_in_5 = mux(_T_1381, bus_ifu_wr_data_error, _T_1384) @[ifu_mem_ctl.scala 323:72] + node _T_1385 = bits(write_fill_data_6, 0, 0) @[ifu_mem_ctl.scala 323:92] + node _T_1386 = bits(ic_miss_buff_data_error, 6, 6) @[ifu_mem_ctl.scala 324:28] + node _T_1387 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 324:34] + node _T_1388 = and(_T_1386, _T_1387) @[ifu_mem_ctl.scala 324:32] + node ic_miss_buff_data_error_in_6 = mux(_T_1385, bus_ifu_wr_data_error, _T_1388) @[ifu_mem_ctl.scala 323:72] + node _T_1389 = bits(write_fill_data_7, 0, 0) @[ifu_mem_ctl.scala 323:92] + node _T_1390 = bits(ic_miss_buff_data_error, 7, 7) @[ifu_mem_ctl.scala 324:28] + node _T_1391 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 324:34] + node _T_1392 = and(_T_1390, _T_1391) @[ifu_mem_ctl.scala 324:32] + node ic_miss_buff_data_error_in_7 = mux(_T_1389, bus_ifu_wr_data_error, _T_1392) @[ifu_mem_ctl.scala 323:72] node _T_1393 = cat(ic_miss_buff_data_error_in_7, ic_miss_buff_data_error_in_6) @[Cat.scala 29:58] node _T_1394 = cat(_T_1393, ic_miss_buff_data_error_in_5) @[Cat.scala 29:58] node _T_1395 = cat(_T_1394, ic_miss_buff_data_error_in_4) @[Cat.scala 29:58] @@ -4939,37 +4919,37 @@ circuit quasar_wrapper : node _T_1397 = cat(_T_1396, ic_miss_buff_data_error_in_2) @[Cat.scala 29:58] node _T_1398 = cat(_T_1397, ic_miss_buff_data_error_in_1) @[Cat.scala 29:58] node _T_1399 = cat(_T_1398, ic_miss_buff_data_error_in_0) @[Cat.scala 29:58] - reg _T_1400 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 339:60] - _T_1400 <= _T_1399 @[ifu_mem_ctl.scala 339:60] - ic_miss_buff_data_error <= _T_1400 @[ifu_mem_ctl.scala 339:27] - node bypass_index = bits(imb_ff, 4, 0) @[ifu_mem_ctl.scala 342:28] - node _T_1401 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 343:42] - node _T_1402 = add(_T_1401, UInt<1>("h01")) @[ifu_mem_ctl.scala 343:70] - node bypass_index_5_3_inc = tail(_T_1402, 1) @[ifu_mem_ctl.scala 343:70] - node _T_1403 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 344:87] - node _T_1404 = eq(_T_1403, UInt<1>("h00")) @[ifu_mem_ctl.scala 344:114] - node _T_1405 = bits(_T_1404, 0, 0) @[ifu_mem_ctl.scala 344:122] - node _T_1406 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 344:87] - node _T_1407 = eq(_T_1406, UInt<1>("h01")) @[ifu_mem_ctl.scala 344:114] - node _T_1408 = bits(_T_1407, 0, 0) @[ifu_mem_ctl.scala 344:122] - node _T_1409 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 344:87] - node _T_1410 = eq(_T_1409, UInt<2>("h02")) @[ifu_mem_ctl.scala 344:114] - node _T_1411 = bits(_T_1410, 0, 0) @[ifu_mem_ctl.scala 344:122] - node _T_1412 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 344:87] - node _T_1413 = eq(_T_1412, UInt<2>("h03")) @[ifu_mem_ctl.scala 344:114] - node _T_1414 = bits(_T_1413, 0, 0) @[ifu_mem_ctl.scala 344:122] - node _T_1415 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 344:87] - node _T_1416 = eq(_T_1415, UInt<3>("h04")) @[ifu_mem_ctl.scala 344:114] - node _T_1417 = bits(_T_1416, 0, 0) @[ifu_mem_ctl.scala 344:122] - node _T_1418 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 344:87] - node _T_1419 = eq(_T_1418, UInt<3>("h05")) @[ifu_mem_ctl.scala 344:114] - node _T_1420 = bits(_T_1419, 0, 0) @[ifu_mem_ctl.scala 344:122] - node _T_1421 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 344:87] - node _T_1422 = eq(_T_1421, UInt<3>("h06")) @[ifu_mem_ctl.scala 344:114] - node _T_1423 = bits(_T_1422, 0, 0) @[ifu_mem_ctl.scala 344:122] - node _T_1424 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 344:87] - node _T_1425 = eq(_T_1424, UInt<3>("h07")) @[ifu_mem_ctl.scala 344:114] - node _T_1426 = bits(_T_1425, 0, 0) @[ifu_mem_ctl.scala 344:122] + reg _T_1400 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 325:60] + _T_1400 <= _T_1399 @[ifu_mem_ctl.scala 325:60] + ic_miss_buff_data_error <= _T_1400 @[ifu_mem_ctl.scala 325:27] + node bypass_index = bits(imb_ff, 4, 0) @[ifu_mem_ctl.scala 328:28] + node _T_1401 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 329:42] + node _T_1402 = add(_T_1401, UInt<1>("h01")) @[ifu_mem_ctl.scala 329:70] + node bypass_index_5_3_inc = tail(_T_1402, 1) @[ifu_mem_ctl.scala 329:70] + node _T_1403 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 330:87] + node _T_1404 = eq(_T_1403, UInt<1>("h00")) @[ifu_mem_ctl.scala 330:114] + node _T_1405 = bits(_T_1404, 0, 0) @[ifu_mem_ctl.scala 330:122] + node _T_1406 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 330:87] + node _T_1407 = eq(_T_1406, UInt<1>("h01")) @[ifu_mem_ctl.scala 330:114] + node _T_1408 = bits(_T_1407, 0, 0) @[ifu_mem_ctl.scala 330:122] + node _T_1409 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 330:87] + node _T_1410 = eq(_T_1409, UInt<2>("h02")) @[ifu_mem_ctl.scala 330:114] + node _T_1411 = bits(_T_1410, 0, 0) @[ifu_mem_ctl.scala 330:122] + node _T_1412 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 330:87] + node _T_1413 = eq(_T_1412, UInt<2>("h03")) @[ifu_mem_ctl.scala 330:114] + node _T_1414 = bits(_T_1413, 0, 0) @[ifu_mem_ctl.scala 330:122] + node _T_1415 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 330:87] + node _T_1416 = eq(_T_1415, UInt<3>("h04")) @[ifu_mem_ctl.scala 330:114] + node _T_1417 = bits(_T_1416, 0, 0) @[ifu_mem_ctl.scala 330:122] + node _T_1418 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 330:87] + node _T_1419 = eq(_T_1418, UInt<3>("h05")) @[ifu_mem_ctl.scala 330:114] + node _T_1420 = bits(_T_1419, 0, 0) @[ifu_mem_ctl.scala 330:122] + node _T_1421 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 330:87] + node _T_1422 = eq(_T_1421, UInt<3>("h06")) @[ifu_mem_ctl.scala 330:114] + node _T_1423 = bits(_T_1422, 0, 0) @[ifu_mem_ctl.scala 330:122] + node _T_1424 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 330:87] + node _T_1425 = eq(_T_1424, UInt<3>("h07")) @[ifu_mem_ctl.scala 330:114] + node _T_1426 = bits(_T_1425, 0, 0) @[ifu_mem_ctl.scala 330:122] node _T_1427 = mux(_T_1405, ic_miss_buff_data_valid_in_0, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1428 = mux(_T_1408, ic_miss_buff_data_valid_in_1, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1429 = mux(_T_1411, ic_miss_buff_data_valid_in_2, UInt<1>("h00")) @[Mux.scala 27:72] @@ -4987,44 +4967,44 @@ circuit quasar_wrapper : node _T_1441 = or(_T_1440, _T_1434) @[Mux.scala 27:72] wire bypass_valid_value_check : UInt<1> @[Mux.scala 27:72] bypass_valid_value_check <= _T_1441 @[Mux.scala 27:72] - node _T_1442 = bits(bypass_index, 1, 1) @[ifu_mem_ctl.scala 345:71] - node _T_1443 = eq(_T_1442, UInt<1>("h00")) @[ifu_mem_ctl.scala 345:58] - node _T_1444 = and(bypass_valid_value_check, _T_1443) @[ifu_mem_ctl.scala 345:56] - node _T_1445 = bits(bypass_index, 0, 0) @[ifu_mem_ctl.scala 345:90] - node _T_1446 = eq(_T_1445, UInt<1>("h00")) @[ifu_mem_ctl.scala 345:77] - node _T_1447 = and(_T_1444, _T_1446) @[ifu_mem_ctl.scala 345:75] - node _T_1448 = bits(bypass_index, 1, 1) @[ifu_mem_ctl.scala 346:71] - node _T_1449 = eq(_T_1448, UInt<1>("h00")) @[ifu_mem_ctl.scala 346:58] - node _T_1450 = and(bypass_valid_value_check, _T_1449) @[ifu_mem_ctl.scala 346:56] - node _T_1451 = bits(bypass_index, 0, 0) @[ifu_mem_ctl.scala 346:89] - node _T_1452 = and(_T_1450, _T_1451) @[ifu_mem_ctl.scala 346:75] - node _T_1453 = or(_T_1447, _T_1452) @[ifu_mem_ctl.scala 345:95] - node _T_1454 = bits(bypass_index, 1, 1) @[ifu_mem_ctl.scala 347:70] - node _T_1455 = and(bypass_valid_value_check, _T_1454) @[ifu_mem_ctl.scala 347:56] - node _T_1456 = bits(bypass_index, 0, 0) @[ifu_mem_ctl.scala 347:89] - node _T_1457 = eq(_T_1456, UInt<1>("h00")) @[ifu_mem_ctl.scala 347:76] - node _T_1458 = and(_T_1455, _T_1457) @[ifu_mem_ctl.scala 347:74] - node _T_1459 = or(_T_1453, _T_1458) @[ifu_mem_ctl.scala 346:94] - node _T_1460 = bits(bypass_index, 1, 1) @[ifu_mem_ctl.scala 348:47] - node _T_1461 = and(bypass_valid_value_check, _T_1460) @[ifu_mem_ctl.scala 348:33] - node _T_1462 = bits(bypass_index, 0, 0) @[ifu_mem_ctl.scala 348:65] - node _T_1463 = and(_T_1461, _T_1462) @[ifu_mem_ctl.scala 348:51] - node _T_1464 = eq(bypass_index_5_3_inc, UInt<1>("h00")) @[ifu_mem_ctl.scala 348:132] - node _T_1465 = bits(_T_1464, 0, 0) @[ifu_mem_ctl.scala 348:140] - node _T_1466 = eq(bypass_index_5_3_inc, UInt<1>("h01")) @[ifu_mem_ctl.scala 348:132] - node _T_1467 = bits(_T_1466, 0, 0) @[ifu_mem_ctl.scala 348:140] - node _T_1468 = eq(bypass_index_5_3_inc, UInt<2>("h02")) @[ifu_mem_ctl.scala 348:132] - node _T_1469 = bits(_T_1468, 0, 0) @[ifu_mem_ctl.scala 348:140] - node _T_1470 = eq(bypass_index_5_3_inc, UInt<2>("h03")) @[ifu_mem_ctl.scala 348:132] - node _T_1471 = bits(_T_1470, 0, 0) @[ifu_mem_ctl.scala 348:140] - node _T_1472 = eq(bypass_index_5_3_inc, UInt<3>("h04")) @[ifu_mem_ctl.scala 348:132] - node _T_1473 = bits(_T_1472, 0, 0) @[ifu_mem_ctl.scala 348:140] - node _T_1474 = eq(bypass_index_5_3_inc, UInt<3>("h05")) @[ifu_mem_ctl.scala 348:132] - node _T_1475 = bits(_T_1474, 0, 0) @[ifu_mem_ctl.scala 348:140] - node _T_1476 = eq(bypass_index_5_3_inc, UInt<3>("h06")) @[ifu_mem_ctl.scala 348:132] - node _T_1477 = bits(_T_1476, 0, 0) @[ifu_mem_ctl.scala 348:140] - node _T_1478 = eq(bypass_index_5_3_inc, UInt<3>("h07")) @[ifu_mem_ctl.scala 348:132] - node _T_1479 = bits(_T_1478, 0, 0) @[ifu_mem_ctl.scala 348:140] + node _T_1442 = bits(bypass_index, 1, 1) @[ifu_mem_ctl.scala 331:71] + node _T_1443 = eq(_T_1442, UInt<1>("h00")) @[ifu_mem_ctl.scala 331:58] + node _T_1444 = and(bypass_valid_value_check, _T_1443) @[ifu_mem_ctl.scala 331:56] + node _T_1445 = bits(bypass_index, 0, 0) @[ifu_mem_ctl.scala 331:90] + node _T_1446 = eq(_T_1445, UInt<1>("h00")) @[ifu_mem_ctl.scala 331:77] + node _T_1447 = and(_T_1444, _T_1446) @[ifu_mem_ctl.scala 331:75] + node _T_1448 = bits(bypass_index, 1, 1) @[ifu_mem_ctl.scala 332:71] + node _T_1449 = eq(_T_1448, UInt<1>("h00")) @[ifu_mem_ctl.scala 332:58] + node _T_1450 = and(bypass_valid_value_check, _T_1449) @[ifu_mem_ctl.scala 332:56] + node _T_1451 = bits(bypass_index, 0, 0) @[ifu_mem_ctl.scala 332:89] + node _T_1452 = and(_T_1450, _T_1451) @[ifu_mem_ctl.scala 332:75] + node _T_1453 = or(_T_1447, _T_1452) @[ifu_mem_ctl.scala 331:95] + node _T_1454 = bits(bypass_index, 1, 1) @[ifu_mem_ctl.scala 333:70] + node _T_1455 = and(bypass_valid_value_check, _T_1454) @[ifu_mem_ctl.scala 333:56] + node _T_1456 = bits(bypass_index, 0, 0) @[ifu_mem_ctl.scala 333:89] + node _T_1457 = eq(_T_1456, UInt<1>("h00")) @[ifu_mem_ctl.scala 333:76] + node _T_1458 = and(_T_1455, _T_1457) @[ifu_mem_ctl.scala 333:74] + node _T_1459 = or(_T_1453, _T_1458) @[ifu_mem_ctl.scala 332:94] + node _T_1460 = bits(bypass_index, 1, 1) @[ifu_mem_ctl.scala 334:47] + node _T_1461 = and(bypass_valid_value_check, _T_1460) @[ifu_mem_ctl.scala 334:33] + node _T_1462 = bits(bypass_index, 0, 0) @[ifu_mem_ctl.scala 334:65] + node _T_1463 = and(_T_1461, _T_1462) @[ifu_mem_ctl.scala 334:51] + node _T_1464 = eq(bypass_index_5_3_inc, UInt<1>("h00")) @[ifu_mem_ctl.scala 334:132] + node _T_1465 = bits(_T_1464, 0, 0) @[ifu_mem_ctl.scala 334:140] + node _T_1466 = eq(bypass_index_5_3_inc, UInt<1>("h01")) @[ifu_mem_ctl.scala 334:132] + node _T_1467 = bits(_T_1466, 0, 0) @[ifu_mem_ctl.scala 334:140] + node _T_1468 = eq(bypass_index_5_3_inc, UInt<2>("h02")) @[ifu_mem_ctl.scala 334:132] + node _T_1469 = bits(_T_1468, 0, 0) @[ifu_mem_ctl.scala 334:140] + node _T_1470 = eq(bypass_index_5_3_inc, UInt<2>("h03")) @[ifu_mem_ctl.scala 334:132] + node _T_1471 = bits(_T_1470, 0, 0) @[ifu_mem_ctl.scala 334:140] + node _T_1472 = eq(bypass_index_5_3_inc, UInt<3>("h04")) @[ifu_mem_ctl.scala 334:132] + node _T_1473 = bits(_T_1472, 0, 0) @[ifu_mem_ctl.scala 334:140] + node _T_1474 = eq(bypass_index_5_3_inc, UInt<3>("h05")) @[ifu_mem_ctl.scala 334:132] + node _T_1475 = bits(_T_1474, 0, 0) @[ifu_mem_ctl.scala 334:140] + node _T_1476 = eq(bypass_index_5_3_inc, UInt<3>("h06")) @[ifu_mem_ctl.scala 334:132] + node _T_1477 = bits(_T_1476, 0, 0) @[ifu_mem_ctl.scala 334:140] + node _T_1478 = eq(bypass_index_5_3_inc, UInt<3>("h07")) @[ifu_mem_ctl.scala 334:132] + node _T_1479 = bits(_T_1478, 0, 0) @[ifu_mem_ctl.scala 334:140] node _T_1480 = mux(_T_1465, ic_miss_buff_data_valid_in_0, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1481 = mux(_T_1467, ic_miss_buff_data_valid_in_1, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1482 = mux(_T_1469, ic_miss_buff_data_valid_in_2, UInt<1>("h00")) @[Mux.scala 27:72] @@ -5042,79 +5022,79 @@ circuit quasar_wrapper : node _T_1494 = or(_T_1493, _T_1487) @[Mux.scala 27:72] wire _T_1495 : UInt<1> @[Mux.scala 27:72] _T_1495 <= _T_1494 @[Mux.scala 27:72] - node _T_1496 = and(_T_1463, _T_1495) @[ifu_mem_ctl.scala 348:69] - node _T_1497 = or(_T_1459, _T_1496) @[ifu_mem_ctl.scala 347:94] - node _T_1498 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 349:70] + node _T_1496 = and(_T_1463, _T_1495) @[ifu_mem_ctl.scala 334:69] + node _T_1497 = or(_T_1459, _T_1496) @[ifu_mem_ctl.scala 333:94] + node _T_1498 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 335:70] node _T_1499 = mux(UInt<1>("h01"), UInt<5>("h01f"), UInt<5>("h00")) @[Bitwise.scala 72:12] - node _T_1500 = eq(_T_1498, _T_1499) @[ifu_mem_ctl.scala 349:95] - node _T_1501 = and(bypass_valid_value_check, _T_1500) @[ifu_mem_ctl.scala 349:56] - node bypass_data_ready_in = or(_T_1497, _T_1501) @[ifu_mem_ctl.scala 348:181] + node _T_1500 = eq(_T_1498, _T_1499) @[ifu_mem_ctl.scala 335:95] + node _T_1501 = and(bypass_valid_value_check, _T_1500) @[ifu_mem_ctl.scala 335:56] + node bypass_data_ready_in = or(_T_1497, _T_1501) @[ifu_mem_ctl.scala 334:181] wire ic_crit_wd_rdy_new_ff : UInt<1> ic_crit_wd_rdy_new_ff <= UInt<1>("h00") - node _T_1502 = and(bypass_data_ready_in, crit_wd_byp_ok_ff) @[ifu_mem_ctl.scala 353:53] - node _T_1503 = and(_T_1502, uncacheable_miss_ff) @[ifu_mem_ctl.scala 353:73] - node _T_1504 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 353:98] - node _T_1505 = and(_T_1503, _T_1504) @[ifu_mem_ctl.scala 353:96] - node _T_1506 = eq(ifu_bp_hit_taken_q_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 353:120] - node _T_1507 = and(_T_1505, _T_1506) @[ifu_mem_ctl.scala 353:118] - node _T_1508 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 354:75] - node _T_1509 = and(crit_wd_byp_ok_ff, _T_1508) @[ifu_mem_ctl.scala 354:73] - node _T_1510 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 354:98] - node _T_1511 = and(_T_1509, _T_1510) @[ifu_mem_ctl.scala 354:96] - node _T_1512 = eq(ifu_bp_hit_taken_q_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 354:120] - node _T_1513 = and(_T_1511, _T_1512) @[ifu_mem_ctl.scala 354:118] - node _T_1514 = or(_T_1507, _T_1513) @[ifu_mem_ctl.scala 353:143] - node _T_1515 = and(ic_crit_wd_rdy_new_ff, crit_wd_byp_ok_ff) @[ifu_mem_ctl.scala 355:54] - node _T_1516 = eq(fetch_req_icache_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 355:76] - node _T_1517 = and(_T_1515, _T_1516) @[ifu_mem_ctl.scala 355:74] - node _T_1518 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 355:98] - node _T_1519 = and(_T_1517, _T_1518) @[ifu_mem_ctl.scala 355:96] - node ic_crit_wd_rdy_new_in = or(_T_1514, _T_1519) @[ifu_mem_ctl.scala 354:143] - reg _T_1520 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 356:58] - _T_1520 <= ic_crit_wd_rdy_new_in @[ifu_mem_ctl.scala 356:58] - ic_crit_wd_rdy_new_ff <= _T_1520 @[ifu_mem_ctl.scala 356:25] - node byp_fetch_index = bits(ifu_fetch_addr_int_f, 4, 0) @[ifu_mem_ctl.scala 357:45] - node _T_1521 = bits(ifu_fetch_addr_int_f, 4, 2) @[ifu_mem_ctl.scala 358:51] + node _T_1502 = and(bypass_data_ready_in, crit_wd_byp_ok_ff) @[ifu_mem_ctl.scala 339:53] + node _T_1503 = and(_T_1502, uncacheable_miss_ff) @[ifu_mem_ctl.scala 339:73] + node _T_1504 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 339:98] + node _T_1505 = and(_T_1503, _T_1504) @[ifu_mem_ctl.scala 339:96] + node _T_1506 = eq(ifu_bp_hit_taken_q_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 339:120] + node _T_1507 = and(_T_1505, _T_1506) @[ifu_mem_ctl.scala 339:118] + node _T_1508 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 340:75] + node _T_1509 = and(crit_wd_byp_ok_ff, _T_1508) @[ifu_mem_ctl.scala 340:73] + node _T_1510 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 340:98] + node _T_1511 = and(_T_1509, _T_1510) @[ifu_mem_ctl.scala 340:96] + node _T_1512 = eq(ifu_bp_hit_taken_q_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 340:120] + node _T_1513 = and(_T_1511, _T_1512) @[ifu_mem_ctl.scala 340:118] + node _T_1514 = or(_T_1507, _T_1513) @[ifu_mem_ctl.scala 339:143] + node _T_1515 = and(ic_crit_wd_rdy_new_ff, crit_wd_byp_ok_ff) @[ifu_mem_ctl.scala 341:54] + node _T_1516 = eq(fetch_req_icache_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 341:76] + node _T_1517 = and(_T_1515, _T_1516) @[ifu_mem_ctl.scala 341:74] + node _T_1518 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 341:98] + node _T_1519 = and(_T_1517, _T_1518) @[ifu_mem_ctl.scala 341:96] + node ic_crit_wd_rdy_new_in = or(_T_1514, _T_1519) @[ifu_mem_ctl.scala 340:143] + reg _T_1520 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 342:58] + _T_1520 <= ic_crit_wd_rdy_new_in @[ifu_mem_ctl.scala 342:58] + ic_crit_wd_rdy_new_ff <= _T_1520 @[ifu_mem_ctl.scala 342:25] + node byp_fetch_index = bits(ifu_fetch_addr_int_f, 4, 0) @[ifu_mem_ctl.scala 343:45] + node _T_1521 = bits(ifu_fetch_addr_int_f, 4, 2) @[ifu_mem_ctl.scala 344:51] node byp_fetch_index_0 = cat(_T_1521, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_1522 = bits(ifu_fetch_addr_int_f, 4, 2) @[ifu_mem_ctl.scala 359:51] + node _T_1522 = bits(ifu_fetch_addr_int_f, 4, 2) @[ifu_mem_ctl.scala 345:51] node byp_fetch_index_1 = cat(_T_1522, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_1523 = bits(ifu_fetch_addr_int_f, 4, 2) @[ifu_mem_ctl.scala 360:49] - node _T_1524 = add(_T_1523, UInt<1>("h01")) @[ifu_mem_ctl.scala 360:75] - node byp_fetch_index_inc = tail(_T_1524, 1) @[ifu_mem_ctl.scala 360:75] + node _T_1523 = bits(ifu_fetch_addr_int_f, 4, 2) @[ifu_mem_ctl.scala 346:49] + node _T_1524 = add(_T_1523, UInt<1>("h01")) @[ifu_mem_ctl.scala 346:75] + node byp_fetch_index_inc = tail(_T_1524, 1) @[ifu_mem_ctl.scala 346:75] node byp_fetch_index_inc_0 = cat(byp_fetch_index_inc, UInt<1>("h00")) @[Cat.scala 29:58] node byp_fetch_index_inc_1 = cat(byp_fetch_index_inc, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_1525 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 363:93] - node _T_1526 = eq(_T_1525, UInt<1>("h00")) @[ifu_mem_ctl.scala 363:118] - node _T_1527 = bits(_T_1526, 0, 0) @[ifu_mem_ctl.scala 363:126] - node _T_1528 = bits(ic_miss_buff_data_error, 0, 0) @[ifu_mem_ctl.scala 363:157] - node _T_1529 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 363:93] - node _T_1530 = eq(_T_1529, UInt<1>("h01")) @[ifu_mem_ctl.scala 363:118] - node _T_1531 = bits(_T_1530, 0, 0) @[ifu_mem_ctl.scala 363:126] - node _T_1532 = bits(ic_miss_buff_data_error, 1, 1) @[ifu_mem_ctl.scala 363:157] - node _T_1533 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 363:93] - node _T_1534 = eq(_T_1533, UInt<2>("h02")) @[ifu_mem_ctl.scala 363:118] - node _T_1535 = bits(_T_1534, 0, 0) @[ifu_mem_ctl.scala 363:126] - node _T_1536 = bits(ic_miss_buff_data_error, 2, 2) @[ifu_mem_ctl.scala 363:157] - node _T_1537 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 363:93] - node _T_1538 = eq(_T_1537, UInt<2>("h03")) @[ifu_mem_ctl.scala 363:118] - node _T_1539 = bits(_T_1538, 0, 0) @[ifu_mem_ctl.scala 363:126] - node _T_1540 = bits(ic_miss_buff_data_error, 3, 3) @[ifu_mem_ctl.scala 363:157] - node _T_1541 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 363:93] - node _T_1542 = eq(_T_1541, UInt<3>("h04")) @[ifu_mem_ctl.scala 363:118] - node _T_1543 = bits(_T_1542, 0, 0) @[ifu_mem_ctl.scala 363:126] - node _T_1544 = bits(ic_miss_buff_data_error, 4, 4) @[ifu_mem_ctl.scala 363:157] - node _T_1545 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 363:93] - node _T_1546 = eq(_T_1545, UInt<3>("h05")) @[ifu_mem_ctl.scala 363:118] - node _T_1547 = bits(_T_1546, 0, 0) @[ifu_mem_ctl.scala 363:126] - node _T_1548 = bits(ic_miss_buff_data_error, 5, 5) @[ifu_mem_ctl.scala 363:157] - node _T_1549 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 363:93] - node _T_1550 = eq(_T_1549, UInt<3>("h06")) @[ifu_mem_ctl.scala 363:118] - node _T_1551 = bits(_T_1550, 0, 0) @[ifu_mem_ctl.scala 363:126] - node _T_1552 = bits(ic_miss_buff_data_error, 6, 6) @[ifu_mem_ctl.scala 363:157] - node _T_1553 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 363:93] - node _T_1554 = eq(_T_1553, UInt<3>("h07")) @[ifu_mem_ctl.scala 363:118] - node _T_1555 = bits(_T_1554, 0, 0) @[ifu_mem_ctl.scala 363:126] - node _T_1556 = bits(ic_miss_buff_data_error, 7, 7) @[ifu_mem_ctl.scala 363:157] + node _T_1525 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 349:93] + node _T_1526 = eq(_T_1525, UInt<1>("h00")) @[ifu_mem_ctl.scala 349:118] + node _T_1527 = bits(_T_1526, 0, 0) @[ifu_mem_ctl.scala 349:126] + node _T_1528 = bits(ic_miss_buff_data_error, 0, 0) @[ifu_mem_ctl.scala 349:157] + node _T_1529 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 349:93] + node _T_1530 = eq(_T_1529, UInt<1>("h01")) @[ifu_mem_ctl.scala 349:118] + node _T_1531 = bits(_T_1530, 0, 0) @[ifu_mem_ctl.scala 349:126] + node _T_1532 = bits(ic_miss_buff_data_error, 1, 1) @[ifu_mem_ctl.scala 349:157] + node _T_1533 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 349:93] + node _T_1534 = eq(_T_1533, UInt<2>("h02")) @[ifu_mem_ctl.scala 349:118] + node _T_1535 = bits(_T_1534, 0, 0) @[ifu_mem_ctl.scala 349:126] + node _T_1536 = bits(ic_miss_buff_data_error, 2, 2) @[ifu_mem_ctl.scala 349:157] + node _T_1537 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 349:93] + node _T_1538 = eq(_T_1537, UInt<2>("h03")) @[ifu_mem_ctl.scala 349:118] + node _T_1539 = bits(_T_1538, 0, 0) @[ifu_mem_ctl.scala 349:126] + node _T_1540 = bits(ic_miss_buff_data_error, 3, 3) @[ifu_mem_ctl.scala 349:157] + node _T_1541 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 349:93] + node _T_1542 = eq(_T_1541, UInt<3>("h04")) @[ifu_mem_ctl.scala 349:118] + node _T_1543 = bits(_T_1542, 0, 0) @[ifu_mem_ctl.scala 349:126] + node _T_1544 = bits(ic_miss_buff_data_error, 4, 4) @[ifu_mem_ctl.scala 349:157] + node _T_1545 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 349:93] + node _T_1546 = eq(_T_1545, UInt<3>("h05")) @[ifu_mem_ctl.scala 349:118] + node _T_1547 = bits(_T_1546, 0, 0) @[ifu_mem_ctl.scala 349:126] + node _T_1548 = bits(ic_miss_buff_data_error, 5, 5) @[ifu_mem_ctl.scala 349:157] + node _T_1549 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 349:93] + node _T_1550 = eq(_T_1549, UInt<3>("h06")) @[ifu_mem_ctl.scala 349:118] + node _T_1551 = bits(_T_1550, 0, 0) @[ifu_mem_ctl.scala 349:126] + node _T_1552 = bits(ic_miss_buff_data_error, 6, 6) @[ifu_mem_ctl.scala 349:157] + node _T_1553 = bits(bypass_index, 4, 2) @[ifu_mem_ctl.scala 349:93] + node _T_1554 = eq(_T_1553, UInt<3>("h07")) @[ifu_mem_ctl.scala 349:118] + node _T_1555 = bits(_T_1554, 0, 0) @[ifu_mem_ctl.scala 349:126] + node _T_1556 = bits(ic_miss_buff_data_error, 7, 7) @[ifu_mem_ctl.scala 349:157] node _T_1557 = mux(_T_1527, _T_1528, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1558 = mux(_T_1531, _T_1532, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1559 = mux(_T_1535, _T_1536, UInt<1>("h00")) @[Mux.scala 27:72] @@ -5132,30 +5112,30 @@ circuit quasar_wrapper : node _T_1571 = or(_T_1570, _T_1564) @[Mux.scala 27:72] wire ic_miss_buff_data_error_bypass : UInt<1> @[Mux.scala 27:72] ic_miss_buff_data_error_bypass <= _T_1571 @[Mux.scala 27:72] - node _T_1572 = eq(byp_fetch_index_inc, UInt<1>("h00")) @[ifu_mem_ctl.scala 364:104] - node _T_1573 = bits(_T_1572, 0, 0) @[ifu_mem_ctl.scala 364:112] - node _T_1574 = bits(ic_miss_buff_data_error, 0, 0) @[ifu_mem_ctl.scala 364:143] - node _T_1575 = eq(byp_fetch_index_inc, UInt<1>("h01")) @[ifu_mem_ctl.scala 364:104] - node _T_1576 = bits(_T_1575, 0, 0) @[ifu_mem_ctl.scala 364:112] - node _T_1577 = bits(ic_miss_buff_data_error, 1, 1) @[ifu_mem_ctl.scala 364:143] - node _T_1578 = eq(byp_fetch_index_inc, UInt<2>("h02")) @[ifu_mem_ctl.scala 364:104] - node _T_1579 = bits(_T_1578, 0, 0) @[ifu_mem_ctl.scala 364:112] - node _T_1580 = bits(ic_miss_buff_data_error, 2, 2) @[ifu_mem_ctl.scala 364:143] - node _T_1581 = eq(byp_fetch_index_inc, UInt<2>("h03")) @[ifu_mem_ctl.scala 364:104] - node _T_1582 = bits(_T_1581, 0, 0) @[ifu_mem_ctl.scala 364:112] - node _T_1583 = bits(ic_miss_buff_data_error, 3, 3) @[ifu_mem_ctl.scala 364:143] - node _T_1584 = eq(byp_fetch_index_inc, UInt<3>("h04")) @[ifu_mem_ctl.scala 364:104] - node _T_1585 = bits(_T_1584, 0, 0) @[ifu_mem_ctl.scala 364:112] - node _T_1586 = bits(ic_miss_buff_data_error, 4, 4) @[ifu_mem_ctl.scala 364:143] - node _T_1587 = eq(byp_fetch_index_inc, UInt<3>("h05")) @[ifu_mem_ctl.scala 364:104] - node _T_1588 = bits(_T_1587, 0, 0) @[ifu_mem_ctl.scala 364:112] - node _T_1589 = bits(ic_miss_buff_data_error, 5, 5) @[ifu_mem_ctl.scala 364:143] - node _T_1590 = eq(byp_fetch_index_inc, UInt<3>("h06")) @[ifu_mem_ctl.scala 364:104] - node _T_1591 = bits(_T_1590, 0, 0) @[ifu_mem_ctl.scala 364:112] - node _T_1592 = bits(ic_miss_buff_data_error, 6, 6) @[ifu_mem_ctl.scala 364:143] - node _T_1593 = eq(byp_fetch_index_inc, UInt<3>("h07")) @[ifu_mem_ctl.scala 364:104] - node _T_1594 = bits(_T_1593, 0, 0) @[ifu_mem_ctl.scala 364:112] - node _T_1595 = bits(ic_miss_buff_data_error, 7, 7) @[ifu_mem_ctl.scala 364:143] + node _T_1572 = eq(byp_fetch_index_inc, UInt<1>("h00")) @[ifu_mem_ctl.scala 350:104] + node _T_1573 = bits(_T_1572, 0, 0) @[ifu_mem_ctl.scala 350:112] + node _T_1574 = bits(ic_miss_buff_data_error, 0, 0) @[ifu_mem_ctl.scala 350:143] + node _T_1575 = eq(byp_fetch_index_inc, UInt<1>("h01")) @[ifu_mem_ctl.scala 350:104] + node _T_1576 = bits(_T_1575, 0, 0) @[ifu_mem_ctl.scala 350:112] + node _T_1577 = bits(ic_miss_buff_data_error, 1, 1) @[ifu_mem_ctl.scala 350:143] + node _T_1578 = eq(byp_fetch_index_inc, UInt<2>("h02")) @[ifu_mem_ctl.scala 350:104] + node _T_1579 = bits(_T_1578, 0, 0) @[ifu_mem_ctl.scala 350:112] + node _T_1580 = bits(ic_miss_buff_data_error, 2, 2) @[ifu_mem_ctl.scala 350:143] + node _T_1581 = eq(byp_fetch_index_inc, UInt<2>("h03")) @[ifu_mem_ctl.scala 350:104] + node _T_1582 = bits(_T_1581, 0, 0) @[ifu_mem_ctl.scala 350:112] + node _T_1583 = bits(ic_miss_buff_data_error, 3, 3) @[ifu_mem_ctl.scala 350:143] + node _T_1584 = eq(byp_fetch_index_inc, UInt<3>("h04")) @[ifu_mem_ctl.scala 350:104] + node _T_1585 = bits(_T_1584, 0, 0) @[ifu_mem_ctl.scala 350:112] + node _T_1586 = bits(ic_miss_buff_data_error, 4, 4) @[ifu_mem_ctl.scala 350:143] + node _T_1587 = eq(byp_fetch_index_inc, UInt<3>("h05")) @[ifu_mem_ctl.scala 350:104] + node _T_1588 = bits(_T_1587, 0, 0) @[ifu_mem_ctl.scala 350:112] + node _T_1589 = bits(ic_miss_buff_data_error, 5, 5) @[ifu_mem_ctl.scala 350:143] + node _T_1590 = eq(byp_fetch_index_inc, UInt<3>("h06")) @[ifu_mem_ctl.scala 350:104] + node _T_1591 = bits(_T_1590, 0, 0) @[ifu_mem_ctl.scala 350:112] + node _T_1592 = bits(ic_miss_buff_data_error, 6, 6) @[ifu_mem_ctl.scala 350:143] + node _T_1593 = eq(byp_fetch_index_inc, UInt<3>("h07")) @[ifu_mem_ctl.scala 350:104] + node _T_1594 = bits(_T_1593, 0, 0) @[ifu_mem_ctl.scala 350:112] + node _T_1595 = bits(ic_miss_buff_data_error, 7, 7) @[ifu_mem_ctl.scala 350:143] node _T_1596 = mux(_T_1573, _T_1574, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1597 = mux(_T_1576, _T_1577, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1598 = mux(_T_1579, _T_1580, UInt<1>("h00")) @[Mux.scala 27:72] @@ -5173,106 +5153,106 @@ circuit quasar_wrapper : node _T_1610 = or(_T_1609, _T_1603) @[Mux.scala 27:72] wire ic_miss_buff_data_error_bypass_inc : UInt<1> @[Mux.scala 27:72] ic_miss_buff_data_error_bypass_inc <= _T_1610 @[Mux.scala 27:72] - node _T_1611 = bits(ifu_fetch_addr_int_f, 1, 1) @[ifu_mem_ctl.scala 365:51] - node _T_1612 = eq(_T_1611, UInt<1>("h00")) @[ifu_mem_ctl.scala 365:30] - node _T_1613 = bits(ifu_fetch_addr_int_f, 0, 0) @[ifu_mem_ctl.scala 365:78] - node _T_1614 = eq(_T_1613, UInt<1>("h00")) @[ifu_mem_ctl.scala 365:57] - node _T_1615 = and(_T_1612, _T_1614) @[ifu_mem_ctl.scala 365:55] - node _T_1616 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 365:123] - node _T_1617 = dshr(ic_miss_buff_data_error, _T_1616) @[ifu_mem_ctl.scala 365:107] - node _T_1618 = bits(_T_1617, 0, 0) @[ifu_mem_ctl.scala 365:107] - node _T_1619 = and(_T_1615, _T_1618) @[ifu_mem_ctl.scala 365:82] - node _T_1620 = bits(ifu_fetch_addr_int_f, 1, 1) @[ifu_mem_ctl.scala 366:29] - node _T_1621 = eq(_T_1620, UInt<1>("h00")) @[ifu_mem_ctl.scala 366:8] - node _T_1622 = bits(ifu_fetch_addr_int_f, 0, 0) @[ifu_mem_ctl.scala 366:56] - node _T_1623 = and(_T_1621, _T_1622) @[ifu_mem_ctl.scala 366:33] - node _T_1624 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 366:101] - node _T_1625 = dshr(ic_miss_buff_data_error, _T_1624) @[ifu_mem_ctl.scala 366:85] - node _T_1626 = bits(_T_1625, 0, 0) @[ifu_mem_ctl.scala 366:85] - node _T_1627 = and(_T_1623, _T_1626) @[ifu_mem_ctl.scala 366:60] - node _T_1628 = or(_T_1619, _T_1627) @[ifu_mem_ctl.scala 365:151] - node _T_1629 = bits(ifu_fetch_addr_int_f, 1, 1) @[ifu_mem_ctl.scala 367:29] - node _T_1630 = eq(_T_1629, UInt<1>("h00")) @[ifu_mem_ctl.scala 367:8] - node _T_1631 = bits(ifu_fetch_addr_int_f, 0, 0) @[ifu_mem_ctl.scala 367:56] - node _T_1632 = and(_T_1630, _T_1631) @[ifu_mem_ctl.scala 367:33] - node _T_1633 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 367:101] - node _T_1634 = dshr(ic_miss_buff_data_error, _T_1633) @[ifu_mem_ctl.scala 367:85] - node _T_1635 = bits(_T_1634, 0, 0) @[ifu_mem_ctl.scala 367:85] - node _T_1636 = and(_T_1632, _T_1635) @[ifu_mem_ctl.scala 367:60] - node _T_1637 = or(_T_1628, _T_1636) @[ifu_mem_ctl.scala 366:129] - node _T_1638 = bits(ifu_fetch_addr_int_f, 1, 1) @[ifu_mem_ctl.scala 368:29] - node _T_1639 = bits(ifu_fetch_addr_int_f, 0, 0) @[ifu_mem_ctl.scala 368:56] - node _T_1640 = eq(_T_1639, UInt<1>("h00")) @[ifu_mem_ctl.scala 368:35] - node _T_1641 = and(_T_1638, _T_1640) @[ifu_mem_ctl.scala 368:33] - node _T_1642 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 368:101] - node _T_1643 = dshr(ic_miss_buff_data_error, _T_1642) @[ifu_mem_ctl.scala 368:85] - node _T_1644 = bits(_T_1643, 0, 0) @[ifu_mem_ctl.scala 368:85] - node _T_1645 = and(_T_1641, _T_1644) @[ifu_mem_ctl.scala 368:60] - node _T_1646 = or(_T_1637, _T_1645) @[ifu_mem_ctl.scala 367:129] - node _T_1647 = bits(ifu_fetch_addr_int_f, 1, 1) @[ifu_mem_ctl.scala 369:28] - node _T_1648 = bits(ifu_fetch_addr_int_f, 0, 0) @[ifu_mem_ctl.scala 369:54] - node _T_1649 = and(_T_1647, _T_1648) @[ifu_mem_ctl.scala 369:32] - node _T_1650 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 369:100] - node _T_1651 = dshr(ic_miss_buff_data_error, _T_1650) @[ifu_mem_ctl.scala 369:84] - node _T_1652 = bits(_T_1651, 0, 0) @[ifu_mem_ctl.scala 369:84] - node _T_1653 = bits(byp_fetch_index_inc, 2, 0) @[ifu_mem_ctl.scala 370:52] - node _T_1654 = dshr(ic_miss_buff_data_error, _T_1653) @[ifu_mem_ctl.scala 370:32] - node _T_1655 = bits(_T_1654, 0, 0) @[ifu_mem_ctl.scala 370:32] - node _T_1656 = or(_T_1652, _T_1655) @[ifu_mem_ctl.scala 369:127] - node _T_1657 = and(_T_1649, _T_1656) @[ifu_mem_ctl.scala 369:58] - node _T_1658 = or(_T_1646, _T_1657) @[ifu_mem_ctl.scala 368:129] - ifu_byp_data_err_new <= _T_1658 @[ifu_mem_ctl.scala 365:26] - node _T_1659 = bits(ifu_fetch_addr_int_f, 1, 1) @[ifu_mem_ctl.scala 371:59] - node _T_1660 = bits(_T_1659, 0, 0) @[ifu_mem_ctl.scala 371:63] - node _T_1661 = eq(_T_1660, UInt<1>("h00")) @[ifu_mem_ctl.scala 371:38] - node _T_1662 = eq(byp_fetch_index_inc_0, UInt<1>("h00")) @[ifu_mem_ctl.scala 372:73] - node _T_1663 = bits(_T_1662, 0, 0) @[ifu_mem_ctl.scala 372:81] - node _T_1664 = bits(ic_miss_buff_data[0], 15, 0) @[ifu_mem_ctl.scala 372:109] - node _T_1665 = eq(byp_fetch_index_inc_0, UInt<1>("h01")) @[ifu_mem_ctl.scala 372:73] - node _T_1666 = bits(_T_1665, 0, 0) @[ifu_mem_ctl.scala 372:81] - node _T_1667 = bits(ic_miss_buff_data[1], 15, 0) @[ifu_mem_ctl.scala 372:109] - node _T_1668 = eq(byp_fetch_index_inc_0, UInt<2>("h02")) @[ifu_mem_ctl.scala 372:73] - node _T_1669 = bits(_T_1668, 0, 0) @[ifu_mem_ctl.scala 372:81] - node _T_1670 = bits(ic_miss_buff_data[2], 15, 0) @[ifu_mem_ctl.scala 372:109] - node _T_1671 = eq(byp_fetch_index_inc_0, UInt<2>("h03")) @[ifu_mem_ctl.scala 372:73] - node _T_1672 = bits(_T_1671, 0, 0) @[ifu_mem_ctl.scala 372:81] - node _T_1673 = bits(ic_miss_buff_data[3], 15, 0) @[ifu_mem_ctl.scala 372:109] - node _T_1674 = eq(byp_fetch_index_inc_0, UInt<3>("h04")) @[ifu_mem_ctl.scala 372:73] - node _T_1675 = bits(_T_1674, 0, 0) @[ifu_mem_ctl.scala 372:81] - node _T_1676 = bits(ic_miss_buff_data[4], 15, 0) @[ifu_mem_ctl.scala 372:109] - node _T_1677 = eq(byp_fetch_index_inc_0, UInt<3>("h05")) @[ifu_mem_ctl.scala 372:73] - node _T_1678 = bits(_T_1677, 0, 0) @[ifu_mem_ctl.scala 372:81] - node _T_1679 = bits(ic_miss_buff_data[5], 15, 0) @[ifu_mem_ctl.scala 372:109] - node _T_1680 = eq(byp_fetch_index_inc_0, UInt<3>("h06")) @[ifu_mem_ctl.scala 372:73] - node _T_1681 = bits(_T_1680, 0, 0) @[ifu_mem_ctl.scala 372:81] - node _T_1682 = bits(ic_miss_buff_data[6], 15, 0) @[ifu_mem_ctl.scala 372:109] - node _T_1683 = eq(byp_fetch_index_inc_0, UInt<3>("h07")) @[ifu_mem_ctl.scala 372:73] - node _T_1684 = bits(_T_1683, 0, 0) @[ifu_mem_ctl.scala 372:81] - node _T_1685 = bits(ic_miss_buff_data[7], 15, 0) @[ifu_mem_ctl.scala 372:109] - node _T_1686 = eq(byp_fetch_index_inc_0, UInt<4>("h08")) @[ifu_mem_ctl.scala 372:73] - node _T_1687 = bits(_T_1686, 0, 0) @[ifu_mem_ctl.scala 372:81] - node _T_1688 = bits(ic_miss_buff_data[8], 15, 0) @[ifu_mem_ctl.scala 372:109] - node _T_1689 = eq(byp_fetch_index_inc_0, UInt<4>("h09")) @[ifu_mem_ctl.scala 372:73] - node _T_1690 = bits(_T_1689, 0, 0) @[ifu_mem_ctl.scala 372:81] - node _T_1691 = bits(ic_miss_buff_data[9], 15, 0) @[ifu_mem_ctl.scala 372:109] - node _T_1692 = eq(byp_fetch_index_inc_0, UInt<4>("h0a")) @[ifu_mem_ctl.scala 372:73] - node _T_1693 = bits(_T_1692, 0, 0) @[ifu_mem_ctl.scala 372:81] - node _T_1694 = bits(ic_miss_buff_data[10], 15, 0) @[ifu_mem_ctl.scala 372:109] - node _T_1695 = eq(byp_fetch_index_inc_0, UInt<4>("h0b")) @[ifu_mem_ctl.scala 372:73] - node _T_1696 = bits(_T_1695, 0, 0) @[ifu_mem_ctl.scala 372:81] - node _T_1697 = bits(ic_miss_buff_data[11], 15, 0) @[ifu_mem_ctl.scala 372:109] - node _T_1698 = eq(byp_fetch_index_inc_0, UInt<4>("h0c")) @[ifu_mem_ctl.scala 372:73] - node _T_1699 = bits(_T_1698, 0, 0) @[ifu_mem_ctl.scala 372:81] - node _T_1700 = bits(ic_miss_buff_data[12], 15, 0) @[ifu_mem_ctl.scala 372:109] - node _T_1701 = eq(byp_fetch_index_inc_0, UInt<4>("h0d")) @[ifu_mem_ctl.scala 372:73] - node _T_1702 = bits(_T_1701, 0, 0) @[ifu_mem_ctl.scala 372:81] - node _T_1703 = bits(ic_miss_buff_data[13], 15, 0) @[ifu_mem_ctl.scala 372:109] - node _T_1704 = eq(byp_fetch_index_inc_0, UInt<4>("h0e")) @[ifu_mem_ctl.scala 372:73] - node _T_1705 = bits(_T_1704, 0, 0) @[ifu_mem_ctl.scala 372:81] - node _T_1706 = bits(ic_miss_buff_data[14], 15, 0) @[ifu_mem_ctl.scala 372:109] - node _T_1707 = eq(byp_fetch_index_inc_0, UInt<4>("h0f")) @[ifu_mem_ctl.scala 372:73] - node _T_1708 = bits(_T_1707, 0, 0) @[ifu_mem_ctl.scala 372:81] - node _T_1709 = bits(ic_miss_buff_data[15], 15, 0) @[ifu_mem_ctl.scala 372:109] + node _T_1611 = bits(ifu_fetch_addr_int_f, 1, 1) @[ifu_mem_ctl.scala 351:51] + node _T_1612 = eq(_T_1611, UInt<1>("h00")) @[ifu_mem_ctl.scala 351:30] + node _T_1613 = bits(ifu_fetch_addr_int_f, 0, 0) @[ifu_mem_ctl.scala 351:78] + node _T_1614 = eq(_T_1613, UInt<1>("h00")) @[ifu_mem_ctl.scala 351:57] + node _T_1615 = and(_T_1612, _T_1614) @[ifu_mem_ctl.scala 351:55] + node _T_1616 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 351:123] + node _T_1617 = dshr(ic_miss_buff_data_error, _T_1616) @[ifu_mem_ctl.scala 351:107] + node _T_1618 = bits(_T_1617, 0, 0) @[ifu_mem_ctl.scala 351:107] + node _T_1619 = and(_T_1615, _T_1618) @[ifu_mem_ctl.scala 351:82] + node _T_1620 = bits(ifu_fetch_addr_int_f, 1, 1) @[ifu_mem_ctl.scala 352:29] + node _T_1621 = eq(_T_1620, UInt<1>("h00")) @[ifu_mem_ctl.scala 352:8] + node _T_1622 = bits(ifu_fetch_addr_int_f, 0, 0) @[ifu_mem_ctl.scala 352:56] + node _T_1623 = and(_T_1621, _T_1622) @[ifu_mem_ctl.scala 352:33] + node _T_1624 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 352:101] + node _T_1625 = dshr(ic_miss_buff_data_error, _T_1624) @[ifu_mem_ctl.scala 352:85] + node _T_1626 = bits(_T_1625, 0, 0) @[ifu_mem_ctl.scala 352:85] + node _T_1627 = and(_T_1623, _T_1626) @[ifu_mem_ctl.scala 352:60] + node _T_1628 = or(_T_1619, _T_1627) @[ifu_mem_ctl.scala 351:151] + node _T_1629 = bits(ifu_fetch_addr_int_f, 1, 1) @[ifu_mem_ctl.scala 353:29] + node _T_1630 = eq(_T_1629, UInt<1>("h00")) @[ifu_mem_ctl.scala 353:8] + node _T_1631 = bits(ifu_fetch_addr_int_f, 0, 0) @[ifu_mem_ctl.scala 353:56] + node _T_1632 = and(_T_1630, _T_1631) @[ifu_mem_ctl.scala 353:33] + node _T_1633 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 353:101] + node _T_1634 = dshr(ic_miss_buff_data_error, _T_1633) @[ifu_mem_ctl.scala 353:85] + node _T_1635 = bits(_T_1634, 0, 0) @[ifu_mem_ctl.scala 353:85] + node _T_1636 = and(_T_1632, _T_1635) @[ifu_mem_ctl.scala 353:60] + node _T_1637 = or(_T_1628, _T_1636) @[ifu_mem_ctl.scala 352:129] + node _T_1638 = bits(ifu_fetch_addr_int_f, 1, 1) @[ifu_mem_ctl.scala 354:29] + node _T_1639 = bits(ifu_fetch_addr_int_f, 0, 0) @[ifu_mem_ctl.scala 354:56] + node _T_1640 = eq(_T_1639, UInt<1>("h00")) @[ifu_mem_ctl.scala 354:35] + node _T_1641 = and(_T_1638, _T_1640) @[ifu_mem_ctl.scala 354:33] + node _T_1642 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 354:101] + node _T_1643 = dshr(ic_miss_buff_data_error, _T_1642) @[ifu_mem_ctl.scala 354:85] + node _T_1644 = bits(_T_1643, 0, 0) @[ifu_mem_ctl.scala 354:85] + node _T_1645 = and(_T_1641, _T_1644) @[ifu_mem_ctl.scala 354:60] + node _T_1646 = or(_T_1637, _T_1645) @[ifu_mem_ctl.scala 353:129] + node _T_1647 = bits(ifu_fetch_addr_int_f, 1, 1) @[ifu_mem_ctl.scala 355:28] + node _T_1648 = bits(ifu_fetch_addr_int_f, 0, 0) @[ifu_mem_ctl.scala 355:54] + node _T_1649 = and(_T_1647, _T_1648) @[ifu_mem_ctl.scala 355:32] + node _T_1650 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 355:100] + node _T_1651 = dshr(ic_miss_buff_data_error, _T_1650) @[ifu_mem_ctl.scala 355:84] + node _T_1652 = bits(_T_1651, 0, 0) @[ifu_mem_ctl.scala 355:84] + node _T_1653 = bits(byp_fetch_index_inc, 2, 0) @[ifu_mem_ctl.scala 356:52] + node _T_1654 = dshr(ic_miss_buff_data_error, _T_1653) @[ifu_mem_ctl.scala 356:32] + node _T_1655 = bits(_T_1654, 0, 0) @[ifu_mem_ctl.scala 356:32] + node _T_1656 = or(_T_1652, _T_1655) @[ifu_mem_ctl.scala 355:127] + node _T_1657 = and(_T_1649, _T_1656) @[ifu_mem_ctl.scala 355:58] + node _T_1658 = or(_T_1646, _T_1657) @[ifu_mem_ctl.scala 354:129] + ifu_byp_data_err_new <= _T_1658 @[ifu_mem_ctl.scala 351:26] + node _T_1659 = bits(ifu_fetch_addr_int_f, 1, 1) @[ifu_mem_ctl.scala 357:59] + node _T_1660 = bits(_T_1659, 0, 0) @[ifu_mem_ctl.scala 357:63] + node _T_1661 = eq(_T_1660, UInt<1>("h00")) @[ifu_mem_ctl.scala 357:38] + node _T_1662 = eq(byp_fetch_index_inc_0, UInt<1>("h00")) @[ifu_mem_ctl.scala 358:73] + node _T_1663 = bits(_T_1662, 0, 0) @[ifu_mem_ctl.scala 358:81] + node _T_1664 = bits(ic_miss_buff_data[0], 15, 0) @[ifu_mem_ctl.scala 358:109] + node _T_1665 = eq(byp_fetch_index_inc_0, UInt<1>("h01")) @[ifu_mem_ctl.scala 358:73] + node _T_1666 = bits(_T_1665, 0, 0) @[ifu_mem_ctl.scala 358:81] + node _T_1667 = bits(ic_miss_buff_data[1], 15, 0) @[ifu_mem_ctl.scala 358:109] + node _T_1668 = eq(byp_fetch_index_inc_0, UInt<2>("h02")) @[ifu_mem_ctl.scala 358:73] + node _T_1669 = bits(_T_1668, 0, 0) @[ifu_mem_ctl.scala 358:81] + node _T_1670 = bits(ic_miss_buff_data[2], 15, 0) @[ifu_mem_ctl.scala 358:109] + node _T_1671 = eq(byp_fetch_index_inc_0, UInt<2>("h03")) @[ifu_mem_ctl.scala 358:73] + node _T_1672 = bits(_T_1671, 0, 0) @[ifu_mem_ctl.scala 358:81] + node _T_1673 = bits(ic_miss_buff_data[3], 15, 0) @[ifu_mem_ctl.scala 358:109] + node _T_1674 = eq(byp_fetch_index_inc_0, UInt<3>("h04")) @[ifu_mem_ctl.scala 358:73] + node _T_1675 = bits(_T_1674, 0, 0) @[ifu_mem_ctl.scala 358:81] + node _T_1676 = bits(ic_miss_buff_data[4], 15, 0) @[ifu_mem_ctl.scala 358:109] + node _T_1677 = eq(byp_fetch_index_inc_0, UInt<3>("h05")) @[ifu_mem_ctl.scala 358:73] + node _T_1678 = bits(_T_1677, 0, 0) @[ifu_mem_ctl.scala 358:81] + node _T_1679 = bits(ic_miss_buff_data[5], 15, 0) @[ifu_mem_ctl.scala 358:109] + node _T_1680 = eq(byp_fetch_index_inc_0, UInt<3>("h06")) @[ifu_mem_ctl.scala 358:73] + node _T_1681 = bits(_T_1680, 0, 0) @[ifu_mem_ctl.scala 358:81] + node _T_1682 = bits(ic_miss_buff_data[6], 15, 0) @[ifu_mem_ctl.scala 358:109] + node _T_1683 = eq(byp_fetch_index_inc_0, UInt<3>("h07")) @[ifu_mem_ctl.scala 358:73] + node _T_1684 = bits(_T_1683, 0, 0) @[ifu_mem_ctl.scala 358:81] + node _T_1685 = bits(ic_miss_buff_data[7], 15, 0) @[ifu_mem_ctl.scala 358:109] + node _T_1686 = eq(byp_fetch_index_inc_0, UInt<4>("h08")) @[ifu_mem_ctl.scala 358:73] + node _T_1687 = bits(_T_1686, 0, 0) @[ifu_mem_ctl.scala 358:81] + node _T_1688 = bits(ic_miss_buff_data[8], 15, 0) @[ifu_mem_ctl.scala 358:109] + node _T_1689 = eq(byp_fetch_index_inc_0, UInt<4>("h09")) @[ifu_mem_ctl.scala 358:73] + node _T_1690 = bits(_T_1689, 0, 0) @[ifu_mem_ctl.scala 358:81] + node _T_1691 = bits(ic_miss_buff_data[9], 15, 0) @[ifu_mem_ctl.scala 358:109] + node _T_1692 = eq(byp_fetch_index_inc_0, UInt<4>("h0a")) @[ifu_mem_ctl.scala 358:73] + node _T_1693 = bits(_T_1692, 0, 0) @[ifu_mem_ctl.scala 358:81] + node _T_1694 = bits(ic_miss_buff_data[10], 15, 0) @[ifu_mem_ctl.scala 358:109] + node _T_1695 = eq(byp_fetch_index_inc_0, UInt<4>("h0b")) @[ifu_mem_ctl.scala 358:73] + node _T_1696 = bits(_T_1695, 0, 0) @[ifu_mem_ctl.scala 358:81] + node _T_1697 = bits(ic_miss_buff_data[11], 15, 0) @[ifu_mem_ctl.scala 358:109] + node _T_1698 = eq(byp_fetch_index_inc_0, UInt<4>("h0c")) @[ifu_mem_ctl.scala 358:73] + node _T_1699 = bits(_T_1698, 0, 0) @[ifu_mem_ctl.scala 358:81] + node _T_1700 = bits(ic_miss_buff_data[12], 15, 0) @[ifu_mem_ctl.scala 358:109] + node _T_1701 = eq(byp_fetch_index_inc_0, UInt<4>("h0d")) @[ifu_mem_ctl.scala 358:73] + node _T_1702 = bits(_T_1701, 0, 0) @[ifu_mem_ctl.scala 358:81] + node _T_1703 = bits(ic_miss_buff_data[13], 15, 0) @[ifu_mem_ctl.scala 358:109] + node _T_1704 = eq(byp_fetch_index_inc_0, UInt<4>("h0e")) @[ifu_mem_ctl.scala 358:73] + node _T_1705 = bits(_T_1704, 0, 0) @[ifu_mem_ctl.scala 358:81] + node _T_1706 = bits(ic_miss_buff_data[14], 15, 0) @[ifu_mem_ctl.scala 358:109] + node _T_1707 = eq(byp_fetch_index_inc_0, UInt<4>("h0f")) @[ifu_mem_ctl.scala 358:73] + node _T_1708 = bits(_T_1707, 0, 0) @[ifu_mem_ctl.scala 358:81] + node _T_1709 = bits(ic_miss_buff_data[15], 15, 0) @[ifu_mem_ctl.scala 358:109] node _T_1710 = mux(_T_1663, _T_1664, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1711 = mux(_T_1666, _T_1667, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1712 = mux(_T_1669, _T_1670, UInt<1>("h00")) @[Mux.scala 27:72] @@ -5306,54 +5286,54 @@ circuit quasar_wrapper : node _T_1740 = or(_T_1739, _T_1725) @[Mux.scala 27:72] wire _T_1741 : UInt<16> @[Mux.scala 27:72] _T_1741 <= _T_1740 @[Mux.scala 27:72] - node _T_1742 = eq(byp_fetch_index_1, UInt<1>("h00")) @[ifu_mem_ctl.scala 372:179] - node _T_1743 = bits(_T_1742, 0, 0) @[ifu_mem_ctl.scala 372:187] - node _T_1744 = bits(ic_miss_buff_data[0], 31, 0) @[ifu_mem_ctl.scala 372:215] - node _T_1745 = eq(byp_fetch_index_1, UInt<1>("h01")) @[ifu_mem_ctl.scala 372:179] - node _T_1746 = bits(_T_1745, 0, 0) @[ifu_mem_ctl.scala 372:187] - node _T_1747 = bits(ic_miss_buff_data[1], 31, 0) @[ifu_mem_ctl.scala 372:215] - node _T_1748 = eq(byp_fetch_index_1, UInt<2>("h02")) @[ifu_mem_ctl.scala 372:179] - node _T_1749 = bits(_T_1748, 0, 0) @[ifu_mem_ctl.scala 372:187] - node _T_1750 = bits(ic_miss_buff_data[2], 31, 0) @[ifu_mem_ctl.scala 372:215] - node _T_1751 = eq(byp_fetch_index_1, UInt<2>("h03")) @[ifu_mem_ctl.scala 372:179] - node _T_1752 = bits(_T_1751, 0, 0) @[ifu_mem_ctl.scala 372:187] - node _T_1753 = bits(ic_miss_buff_data[3], 31, 0) @[ifu_mem_ctl.scala 372:215] - node _T_1754 = eq(byp_fetch_index_1, UInt<3>("h04")) @[ifu_mem_ctl.scala 372:179] - node _T_1755 = bits(_T_1754, 0, 0) @[ifu_mem_ctl.scala 372:187] - node _T_1756 = bits(ic_miss_buff_data[4], 31, 0) @[ifu_mem_ctl.scala 372:215] - node _T_1757 = eq(byp_fetch_index_1, UInt<3>("h05")) @[ifu_mem_ctl.scala 372:179] - node _T_1758 = bits(_T_1757, 0, 0) @[ifu_mem_ctl.scala 372:187] - node _T_1759 = bits(ic_miss_buff_data[5], 31, 0) @[ifu_mem_ctl.scala 372:215] - node _T_1760 = eq(byp_fetch_index_1, UInt<3>("h06")) @[ifu_mem_ctl.scala 372:179] - node _T_1761 = bits(_T_1760, 0, 0) @[ifu_mem_ctl.scala 372:187] - node _T_1762 = bits(ic_miss_buff_data[6], 31, 0) @[ifu_mem_ctl.scala 372:215] - node _T_1763 = eq(byp_fetch_index_1, UInt<3>("h07")) @[ifu_mem_ctl.scala 372:179] - node _T_1764 = bits(_T_1763, 0, 0) @[ifu_mem_ctl.scala 372:187] - node _T_1765 = bits(ic_miss_buff_data[7], 31, 0) @[ifu_mem_ctl.scala 372:215] - node _T_1766 = eq(byp_fetch_index_1, UInt<4>("h08")) @[ifu_mem_ctl.scala 372:179] - node _T_1767 = bits(_T_1766, 0, 0) @[ifu_mem_ctl.scala 372:187] - node _T_1768 = bits(ic_miss_buff_data[8], 31, 0) @[ifu_mem_ctl.scala 372:215] - node _T_1769 = eq(byp_fetch_index_1, UInt<4>("h09")) @[ifu_mem_ctl.scala 372:179] - node _T_1770 = bits(_T_1769, 0, 0) @[ifu_mem_ctl.scala 372:187] - node _T_1771 = bits(ic_miss_buff_data[9], 31, 0) @[ifu_mem_ctl.scala 372:215] - node _T_1772 = eq(byp_fetch_index_1, UInt<4>("h0a")) @[ifu_mem_ctl.scala 372:179] - node _T_1773 = bits(_T_1772, 0, 0) @[ifu_mem_ctl.scala 372:187] - node _T_1774 = bits(ic_miss_buff_data[10], 31, 0) @[ifu_mem_ctl.scala 372:215] - node _T_1775 = eq(byp_fetch_index_1, UInt<4>("h0b")) @[ifu_mem_ctl.scala 372:179] - node _T_1776 = bits(_T_1775, 0, 0) @[ifu_mem_ctl.scala 372:187] - node _T_1777 = bits(ic_miss_buff_data[11], 31, 0) @[ifu_mem_ctl.scala 372:215] - node _T_1778 = eq(byp_fetch_index_1, UInt<4>("h0c")) @[ifu_mem_ctl.scala 372:179] - node _T_1779 = bits(_T_1778, 0, 0) @[ifu_mem_ctl.scala 372:187] - node _T_1780 = bits(ic_miss_buff_data[12], 31, 0) @[ifu_mem_ctl.scala 372:215] - node _T_1781 = eq(byp_fetch_index_1, UInt<4>("h0d")) @[ifu_mem_ctl.scala 372:179] - node _T_1782 = bits(_T_1781, 0, 0) @[ifu_mem_ctl.scala 372:187] - node _T_1783 = bits(ic_miss_buff_data[13], 31, 0) @[ifu_mem_ctl.scala 372:215] - node _T_1784 = eq(byp_fetch_index_1, UInt<4>("h0e")) @[ifu_mem_ctl.scala 372:179] - node _T_1785 = bits(_T_1784, 0, 0) @[ifu_mem_ctl.scala 372:187] - node _T_1786 = bits(ic_miss_buff_data[14], 31, 0) @[ifu_mem_ctl.scala 372:215] - node _T_1787 = eq(byp_fetch_index_1, UInt<4>("h0f")) @[ifu_mem_ctl.scala 372:179] - node _T_1788 = bits(_T_1787, 0, 0) @[ifu_mem_ctl.scala 372:187] - node _T_1789 = bits(ic_miss_buff_data[15], 31, 0) @[ifu_mem_ctl.scala 372:215] + node _T_1742 = eq(byp_fetch_index_1, UInt<1>("h00")) @[ifu_mem_ctl.scala 358:179] + node _T_1743 = bits(_T_1742, 0, 0) @[ifu_mem_ctl.scala 358:187] + node _T_1744 = bits(ic_miss_buff_data[0], 31, 0) @[ifu_mem_ctl.scala 358:215] + node _T_1745 = eq(byp_fetch_index_1, UInt<1>("h01")) @[ifu_mem_ctl.scala 358:179] + node _T_1746 = bits(_T_1745, 0, 0) @[ifu_mem_ctl.scala 358:187] + node _T_1747 = bits(ic_miss_buff_data[1], 31, 0) @[ifu_mem_ctl.scala 358:215] + node _T_1748 = eq(byp_fetch_index_1, UInt<2>("h02")) @[ifu_mem_ctl.scala 358:179] + node _T_1749 = bits(_T_1748, 0, 0) @[ifu_mem_ctl.scala 358:187] + node _T_1750 = bits(ic_miss_buff_data[2], 31, 0) @[ifu_mem_ctl.scala 358:215] + node _T_1751 = eq(byp_fetch_index_1, UInt<2>("h03")) @[ifu_mem_ctl.scala 358:179] + node _T_1752 = bits(_T_1751, 0, 0) @[ifu_mem_ctl.scala 358:187] + node _T_1753 = bits(ic_miss_buff_data[3], 31, 0) @[ifu_mem_ctl.scala 358:215] + node _T_1754 = eq(byp_fetch_index_1, UInt<3>("h04")) @[ifu_mem_ctl.scala 358:179] + node _T_1755 = bits(_T_1754, 0, 0) @[ifu_mem_ctl.scala 358:187] + node _T_1756 = bits(ic_miss_buff_data[4], 31, 0) @[ifu_mem_ctl.scala 358:215] + node _T_1757 = eq(byp_fetch_index_1, UInt<3>("h05")) @[ifu_mem_ctl.scala 358:179] + node _T_1758 = bits(_T_1757, 0, 0) @[ifu_mem_ctl.scala 358:187] + node _T_1759 = bits(ic_miss_buff_data[5], 31, 0) @[ifu_mem_ctl.scala 358:215] + node _T_1760 = eq(byp_fetch_index_1, UInt<3>("h06")) @[ifu_mem_ctl.scala 358:179] + node _T_1761 = bits(_T_1760, 0, 0) @[ifu_mem_ctl.scala 358:187] + node _T_1762 = bits(ic_miss_buff_data[6], 31, 0) @[ifu_mem_ctl.scala 358:215] + node _T_1763 = eq(byp_fetch_index_1, UInt<3>("h07")) @[ifu_mem_ctl.scala 358:179] + node _T_1764 = bits(_T_1763, 0, 0) @[ifu_mem_ctl.scala 358:187] + node _T_1765 = bits(ic_miss_buff_data[7], 31, 0) @[ifu_mem_ctl.scala 358:215] + node _T_1766 = eq(byp_fetch_index_1, UInt<4>("h08")) @[ifu_mem_ctl.scala 358:179] + node _T_1767 = bits(_T_1766, 0, 0) @[ifu_mem_ctl.scala 358:187] + node _T_1768 = bits(ic_miss_buff_data[8], 31, 0) @[ifu_mem_ctl.scala 358:215] + node _T_1769 = eq(byp_fetch_index_1, UInt<4>("h09")) @[ifu_mem_ctl.scala 358:179] + node _T_1770 = bits(_T_1769, 0, 0) @[ifu_mem_ctl.scala 358:187] + node _T_1771 = bits(ic_miss_buff_data[9], 31, 0) @[ifu_mem_ctl.scala 358:215] + node _T_1772 = eq(byp_fetch_index_1, UInt<4>("h0a")) @[ifu_mem_ctl.scala 358:179] + node _T_1773 = bits(_T_1772, 0, 0) @[ifu_mem_ctl.scala 358:187] + node _T_1774 = bits(ic_miss_buff_data[10], 31, 0) @[ifu_mem_ctl.scala 358:215] + node _T_1775 = eq(byp_fetch_index_1, UInt<4>("h0b")) @[ifu_mem_ctl.scala 358:179] + node _T_1776 = bits(_T_1775, 0, 0) @[ifu_mem_ctl.scala 358:187] + node _T_1777 = bits(ic_miss_buff_data[11], 31, 0) @[ifu_mem_ctl.scala 358:215] + node _T_1778 = eq(byp_fetch_index_1, UInt<4>("h0c")) @[ifu_mem_ctl.scala 358:179] + node _T_1779 = bits(_T_1778, 0, 0) @[ifu_mem_ctl.scala 358:187] + node _T_1780 = bits(ic_miss_buff_data[12], 31, 0) @[ifu_mem_ctl.scala 358:215] + node _T_1781 = eq(byp_fetch_index_1, UInt<4>("h0d")) @[ifu_mem_ctl.scala 358:179] + node _T_1782 = bits(_T_1781, 0, 0) @[ifu_mem_ctl.scala 358:187] + node _T_1783 = bits(ic_miss_buff_data[13], 31, 0) @[ifu_mem_ctl.scala 358:215] + node _T_1784 = eq(byp_fetch_index_1, UInt<4>("h0e")) @[ifu_mem_ctl.scala 358:179] + node _T_1785 = bits(_T_1784, 0, 0) @[ifu_mem_ctl.scala 358:187] + node _T_1786 = bits(ic_miss_buff_data[14], 31, 0) @[ifu_mem_ctl.scala 358:215] + node _T_1787 = eq(byp_fetch_index_1, UInt<4>("h0f")) @[ifu_mem_ctl.scala 358:179] + node _T_1788 = bits(_T_1787, 0, 0) @[ifu_mem_ctl.scala 358:187] + node _T_1789 = bits(ic_miss_buff_data[15], 31, 0) @[ifu_mem_ctl.scala 358:215] node _T_1790 = mux(_T_1743, _T_1744, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1791 = mux(_T_1746, _T_1747, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1792 = mux(_T_1749, _T_1750, UInt<1>("h00")) @[Mux.scala 27:72] @@ -5387,54 +5367,54 @@ circuit quasar_wrapper : node _T_1820 = or(_T_1819, _T_1805) @[Mux.scala 27:72] wire _T_1821 : UInt<32> @[Mux.scala 27:72] _T_1821 <= _T_1820 @[Mux.scala 27:72] - node _T_1822 = eq(byp_fetch_index_0, UInt<1>("h00")) @[ifu_mem_ctl.scala 372:285] - node _T_1823 = bits(_T_1822, 0, 0) @[ifu_mem_ctl.scala 372:293] - node _T_1824 = bits(ic_miss_buff_data[0], 31, 0) @[ifu_mem_ctl.scala 372:321] - node _T_1825 = eq(byp_fetch_index_0, UInt<1>("h01")) @[ifu_mem_ctl.scala 372:285] - node _T_1826 = bits(_T_1825, 0, 0) @[ifu_mem_ctl.scala 372:293] - node _T_1827 = bits(ic_miss_buff_data[1], 31, 0) @[ifu_mem_ctl.scala 372:321] - node _T_1828 = eq(byp_fetch_index_0, UInt<2>("h02")) @[ifu_mem_ctl.scala 372:285] - node _T_1829 = bits(_T_1828, 0, 0) @[ifu_mem_ctl.scala 372:293] - node _T_1830 = bits(ic_miss_buff_data[2], 31, 0) @[ifu_mem_ctl.scala 372:321] - node _T_1831 = eq(byp_fetch_index_0, UInt<2>("h03")) @[ifu_mem_ctl.scala 372:285] - node _T_1832 = bits(_T_1831, 0, 0) @[ifu_mem_ctl.scala 372:293] - node _T_1833 = bits(ic_miss_buff_data[3], 31, 0) @[ifu_mem_ctl.scala 372:321] - node _T_1834 = eq(byp_fetch_index_0, UInt<3>("h04")) @[ifu_mem_ctl.scala 372:285] - node _T_1835 = bits(_T_1834, 0, 0) @[ifu_mem_ctl.scala 372:293] - node _T_1836 = bits(ic_miss_buff_data[4], 31, 0) @[ifu_mem_ctl.scala 372:321] - node _T_1837 = eq(byp_fetch_index_0, UInt<3>("h05")) @[ifu_mem_ctl.scala 372:285] - node _T_1838 = bits(_T_1837, 0, 0) @[ifu_mem_ctl.scala 372:293] - node _T_1839 = bits(ic_miss_buff_data[5], 31, 0) @[ifu_mem_ctl.scala 372:321] - node _T_1840 = eq(byp_fetch_index_0, UInt<3>("h06")) @[ifu_mem_ctl.scala 372:285] - node _T_1841 = bits(_T_1840, 0, 0) @[ifu_mem_ctl.scala 372:293] - node _T_1842 = bits(ic_miss_buff_data[6], 31, 0) @[ifu_mem_ctl.scala 372:321] - node _T_1843 = eq(byp_fetch_index_0, UInt<3>("h07")) @[ifu_mem_ctl.scala 372:285] - node _T_1844 = bits(_T_1843, 0, 0) @[ifu_mem_ctl.scala 372:293] - node _T_1845 = bits(ic_miss_buff_data[7], 31, 0) @[ifu_mem_ctl.scala 372:321] - node _T_1846 = eq(byp_fetch_index_0, UInt<4>("h08")) @[ifu_mem_ctl.scala 372:285] - node _T_1847 = bits(_T_1846, 0, 0) @[ifu_mem_ctl.scala 372:293] - node _T_1848 = bits(ic_miss_buff_data[8], 31, 0) @[ifu_mem_ctl.scala 372:321] - node _T_1849 = eq(byp_fetch_index_0, UInt<4>("h09")) @[ifu_mem_ctl.scala 372:285] - node _T_1850 = bits(_T_1849, 0, 0) @[ifu_mem_ctl.scala 372:293] - node _T_1851 = bits(ic_miss_buff_data[9], 31, 0) @[ifu_mem_ctl.scala 372:321] - node _T_1852 = eq(byp_fetch_index_0, UInt<4>("h0a")) @[ifu_mem_ctl.scala 372:285] - node _T_1853 = bits(_T_1852, 0, 0) @[ifu_mem_ctl.scala 372:293] - node _T_1854 = bits(ic_miss_buff_data[10], 31, 0) @[ifu_mem_ctl.scala 372:321] - node _T_1855 = eq(byp_fetch_index_0, UInt<4>("h0b")) @[ifu_mem_ctl.scala 372:285] - node _T_1856 = bits(_T_1855, 0, 0) @[ifu_mem_ctl.scala 372:293] - node _T_1857 = bits(ic_miss_buff_data[11], 31, 0) @[ifu_mem_ctl.scala 372:321] - node _T_1858 = eq(byp_fetch_index_0, UInt<4>("h0c")) @[ifu_mem_ctl.scala 372:285] - node _T_1859 = bits(_T_1858, 0, 0) @[ifu_mem_ctl.scala 372:293] - node _T_1860 = bits(ic_miss_buff_data[12], 31, 0) @[ifu_mem_ctl.scala 372:321] - node _T_1861 = eq(byp_fetch_index_0, UInt<4>("h0d")) @[ifu_mem_ctl.scala 372:285] - node _T_1862 = bits(_T_1861, 0, 0) @[ifu_mem_ctl.scala 372:293] - node _T_1863 = bits(ic_miss_buff_data[13], 31, 0) @[ifu_mem_ctl.scala 372:321] - node _T_1864 = eq(byp_fetch_index_0, UInt<4>("h0e")) @[ifu_mem_ctl.scala 372:285] - node _T_1865 = bits(_T_1864, 0, 0) @[ifu_mem_ctl.scala 372:293] - node _T_1866 = bits(ic_miss_buff_data[14], 31, 0) @[ifu_mem_ctl.scala 372:321] - node _T_1867 = eq(byp_fetch_index_0, UInt<4>("h0f")) @[ifu_mem_ctl.scala 372:285] - node _T_1868 = bits(_T_1867, 0, 0) @[ifu_mem_ctl.scala 372:293] - node _T_1869 = bits(ic_miss_buff_data[15], 31, 0) @[ifu_mem_ctl.scala 372:321] + node _T_1822 = eq(byp_fetch_index_0, UInt<1>("h00")) @[ifu_mem_ctl.scala 358:285] + node _T_1823 = bits(_T_1822, 0, 0) @[ifu_mem_ctl.scala 358:293] + node _T_1824 = bits(ic_miss_buff_data[0], 31, 0) @[ifu_mem_ctl.scala 358:321] + node _T_1825 = eq(byp_fetch_index_0, UInt<1>("h01")) @[ifu_mem_ctl.scala 358:285] + node _T_1826 = bits(_T_1825, 0, 0) @[ifu_mem_ctl.scala 358:293] + node _T_1827 = bits(ic_miss_buff_data[1], 31, 0) @[ifu_mem_ctl.scala 358:321] + node _T_1828 = eq(byp_fetch_index_0, UInt<2>("h02")) @[ifu_mem_ctl.scala 358:285] + node _T_1829 = bits(_T_1828, 0, 0) @[ifu_mem_ctl.scala 358:293] + node _T_1830 = bits(ic_miss_buff_data[2], 31, 0) @[ifu_mem_ctl.scala 358:321] + node _T_1831 = eq(byp_fetch_index_0, UInt<2>("h03")) @[ifu_mem_ctl.scala 358:285] + node _T_1832 = bits(_T_1831, 0, 0) @[ifu_mem_ctl.scala 358:293] + node _T_1833 = bits(ic_miss_buff_data[3], 31, 0) @[ifu_mem_ctl.scala 358:321] + node _T_1834 = eq(byp_fetch_index_0, UInt<3>("h04")) @[ifu_mem_ctl.scala 358:285] + node _T_1835 = bits(_T_1834, 0, 0) @[ifu_mem_ctl.scala 358:293] + node _T_1836 = bits(ic_miss_buff_data[4], 31, 0) @[ifu_mem_ctl.scala 358:321] + node _T_1837 = eq(byp_fetch_index_0, UInt<3>("h05")) @[ifu_mem_ctl.scala 358:285] + node _T_1838 = bits(_T_1837, 0, 0) @[ifu_mem_ctl.scala 358:293] + node _T_1839 = bits(ic_miss_buff_data[5], 31, 0) @[ifu_mem_ctl.scala 358:321] + node _T_1840 = eq(byp_fetch_index_0, UInt<3>("h06")) @[ifu_mem_ctl.scala 358:285] + node _T_1841 = bits(_T_1840, 0, 0) @[ifu_mem_ctl.scala 358:293] + node _T_1842 = bits(ic_miss_buff_data[6], 31, 0) @[ifu_mem_ctl.scala 358:321] + node _T_1843 = eq(byp_fetch_index_0, UInt<3>("h07")) @[ifu_mem_ctl.scala 358:285] + node _T_1844 = bits(_T_1843, 0, 0) @[ifu_mem_ctl.scala 358:293] + node _T_1845 = bits(ic_miss_buff_data[7], 31, 0) @[ifu_mem_ctl.scala 358:321] + node _T_1846 = eq(byp_fetch_index_0, UInt<4>("h08")) @[ifu_mem_ctl.scala 358:285] + node _T_1847 = bits(_T_1846, 0, 0) @[ifu_mem_ctl.scala 358:293] + node _T_1848 = bits(ic_miss_buff_data[8], 31, 0) @[ifu_mem_ctl.scala 358:321] + node _T_1849 = eq(byp_fetch_index_0, UInt<4>("h09")) @[ifu_mem_ctl.scala 358:285] + node _T_1850 = bits(_T_1849, 0, 0) @[ifu_mem_ctl.scala 358:293] + node _T_1851 = bits(ic_miss_buff_data[9], 31, 0) @[ifu_mem_ctl.scala 358:321] + node _T_1852 = eq(byp_fetch_index_0, UInt<4>("h0a")) @[ifu_mem_ctl.scala 358:285] + node _T_1853 = bits(_T_1852, 0, 0) @[ifu_mem_ctl.scala 358:293] + node _T_1854 = bits(ic_miss_buff_data[10], 31, 0) @[ifu_mem_ctl.scala 358:321] + node _T_1855 = eq(byp_fetch_index_0, UInt<4>("h0b")) @[ifu_mem_ctl.scala 358:285] + node _T_1856 = bits(_T_1855, 0, 0) @[ifu_mem_ctl.scala 358:293] + node _T_1857 = bits(ic_miss_buff_data[11], 31, 0) @[ifu_mem_ctl.scala 358:321] + node _T_1858 = eq(byp_fetch_index_0, UInt<4>("h0c")) @[ifu_mem_ctl.scala 358:285] + node _T_1859 = bits(_T_1858, 0, 0) @[ifu_mem_ctl.scala 358:293] + node _T_1860 = bits(ic_miss_buff_data[12], 31, 0) @[ifu_mem_ctl.scala 358:321] + node _T_1861 = eq(byp_fetch_index_0, UInt<4>("h0d")) @[ifu_mem_ctl.scala 358:285] + node _T_1862 = bits(_T_1861, 0, 0) @[ifu_mem_ctl.scala 358:293] + node _T_1863 = bits(ic_miss_buff_data[13], 31, 0) @[ifu_mem_ctl.scala 358:321] + node _T_1864 = eq(byp_fetch_index_0, UInt<4>("h0e")) @[ifu_mem_ctl.scala 358:285] + node _T_1865 = bits(_T_1864, 0, 0) @[ifu_mem_ctl.scala 358:293] + node _T_1866 = bits(ic_miss_buff_data[14], 31, 0) @[ifu_mem_ctl.scala 358:321] + node _T_1867 = eq(byp_fetch_index_0, UInt<4>("h0f")) @[ifu_mem_ctl.scala 358:285] + node _T_1868 = bits(_T_1867, 0, 0) @[ifu_mem_ctl.scala 358:293] + node _T_1869 = bits(ic_miss_buff_data[15], 31, 0) @[ifu_mem_ctl.scala 358:321] node _T_1870 = mux(_T_1823, _T_1824, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1871 = mux(_T_1826, _T_1827, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1872 = mux(_T_1829, _T_1830, UInt<1>("h00")) @[Mux.scala 27:72] @@ -5470,54 +5450,54 @@ circuit quasar_wrapper : _T_1901 <= _T_1900 @[Mux.scala 27:72] node _T_1902 = cat(_T_1741, _T_1821) @[Cat.scala 29:58] node _T_1903 = cat(_T_1902, _T_1901) @[Cat.scala 29:58] - node _T_1904 = eq(byp_fetch_index_inc_1, UInt<1>("h00")) @[ifu_mem_ctl.scala 373:73] - node _T_1905 = bits(_T_1904, 0, 0) @[ifu_mem_ctl.scala 373:81] - node _T_1906 = bits(ic_miss_buff_data[0], 15, 0) @[ifu_mem_ctl.scala 373:109] - node _T_1907 = eq(byp_fetch_index_inc_1, UInt<1>("h01")) @[ifu_mem_ctl.scala 373:73] - node _T_1908 = bits(_T_1907, 0, 0) @[ifu_mem_ctl.scala 373:81] - node _T_1909 = bits(ic_miss_buff_data[1], 15, 0) @[ifu_mem_ctl.scala 373:109] - node _T_1910 = eq(byp_fetch_index_inc_1, UInt<2>("h02")) @[ifu_mem_ctl.scala 373:73] - node _T_1911 = bits(_T_1910, 0, 0) @[ifu_mem_ctl.scala 373:81] - node _T_1912 = bits(ic_miss_buff_data[2], 15, 0) @[ifu_mem_ctl.scala 373:109] - node _T_1913 = eq(byp_fetch_index_inc_1, UInt<2>("h03")) @[ifu_mem_ctl.scala 373:73] - node _T_1914 = bits(_T_1913, 0, 0) @[ifu_mem_ctl.scala 373:81] - node _T_1915 = bits(ic_miss_buff_data[3], 15, 0) @[ifu_mem_ctl.scala 373:109] - node _T_1916 = eq(byp_fetch_index_inc_1, UInt<3>("h04")) @[ifu_mem_ctl.scala 373:73] - node _T_1917 = bits(_T_1916, 0, 0) @[ifu_mem_ctl.scala 373:81] - node _T_1918 = bits(ic_miss_buff_data[4], 15, 0) @[ifu_mem_ctl.scala 373:109] - node _T_1919 = eq(byp_fetch_index_inc_1, UInt<3>("h05")) @[ifu_mem_ctl.scala 373:73] - node _T_1920 = bits(_T_1919, 0, 0) @[ifu_mem_ctl.scala 373:81] - node _T_1921 = bits(ic_miss_buff_data[5], 15, 0) @[ifu_mem_ctl.scala 373:109] - node _T_1922 = eq(byp_fetch_index_inc_1, UInt<3>("h06")) @[ifu_mem_ctl.scala 373:73] - node _T_1923 = bits(_T_1922, 0, 0) @[ifu_mem_ctl.scala 373:81] - node _T_1924 = bits(ic_miss_buff_data[6], 15, 0) @[ifu_mem_ctl.scala 373:109] - node _T_1925 = eq(byp_fetch_index_inc_1, UInt<3>("h07")) @[ifu_mem_ctl.scala 373:73] - node _T_1926 = bits(_T_1925, 0, 0) @[ifu_mem_ctl.scala 373:81] - node _T_1927 = bits(ic_miss_buff_data[7], 15, 0) @[ifu_mem_ctl.scala 373:109] - node _T_1928 = eq(byp_fetch_index_inc_1, UInt<4>("h08")) @[ifu_mem_ctl.scala 373:73] - node _T_1929 = bits(_T_1928, 0, 0) @[ifu_mem_ctl.scala 373:81] - node _T_1930 = bits(ic_miss_buff_data[8], 15, 0) @[ifu_mem_ctl.scala 373:109] - node _T_1931 = eq(byp_fetch_index_inc_1, UInt<4>("h09")) @[ifu_mem_ctl.scala 373:73] - node _T_1932 = bits(_T_1931, 0, 0) @[ifu_mem_ctl.scala 373:81] - node _T_1933 = bits(ic_miss_buff_data[9], 15, 0) @[ifu_mem_ctl.scala 373:109] - node _T_1934 = eq(byp_fetch_index_inc_1, UInt<4>("h0a")) @[ifu_mem_ctl.scala 373:73] - node _T_1935 = bits(_T_1934, 0, 0) @[ifu_mem_ctl.scala 373:81] - node _T_1936 = bits(ic_miss_buff_data[10], 15, 0) @[ifu_mem_ctl.scala 373:109] - node _T_1937 = eq(byp_fetch_index_inc_1, UInt<4>("h0b")) @[ifu_mem_ctl.scala 373:73] - node _T_1938 = bits(_T_1937, 0, 0) @[ifu_mem_ctl.scala 373:81] - node _T_1939 = bits(ic_miss_buff_data[11], 15, 0) @[ifu_mem_ctl.scala 373:109] - node _T_1940 = eq(byp_fetch_index_inc_1, UInt<4>("h0c")) @[ifu_mem_ctl.scala 373:73] - node _T_1941 = bits(_T_1940, 0, 0) @[ifu_mem_ctl.scala 373:81] - node _T_1942 = bits(ic_miss_buff_data[12], 15, 0) @[ifu_mem_ctl.scala 373:109] - node _T_1943 = eq(byp_fetch_index_inc_1, UInt<4>("h0d")) @[ifu_mem_ctl.scala 373:73] - node _T_1944 = bits(_T_1943, 0, 0) @[ifu_mem_ctl.scala 373:81] - node _T_1945 = bits(ic_miss_buff_data[13], 15, 0) @[ifu_mem_ctl.scala 373:109] - node _T_1946 = eq(byp_fetch_index_inc_1, UInt<4>("h0e")) @[ifu_mem_ctl.scala 373:73] - node _T_1947 = bits(_T_1946, 0, 0) @[ifu_mem_ctl.scala 373:81] - node _T_1948 = bits(ic_miss_buff_data[14], 15, 0) @[ifu_mem_ctl.scala 373:109] - node _T_1949 = eq(byp_fetch_index_inc_1, UInt<4>("h0f")) @[ifu_mem_ctl.scala 373:73] - node _T_1950 = bits(_T_1949, 0, 0) @[ifu_mem_ctl.scala 373:81] - node _T_1951 = bits(ic_miss_buff_data[15], 15, 0) @[ifu_mem_ctl.scala 373:109] + node _T_1904 = eq(byp_fetch_index_inc_1, UInt<1>("h00")) @[ifu_mem_ctl.scala 359:73] + node _T_1905 = bits(_T_1904, 0, 0) @[ifu_mem_ctl.scala 359:81] + node _T_1906 = bits(ic_miss_buff_data[0], 15, 0) @[ifu_mem_ctl.scala 359:109] + node _T_1907 = eq(byp_fetch_index_inc_1, UInt<1>("h01")) @[ifu_mem_ctl.scala 359:73] + node _T_1908 = bits(_T_1907, 0, 0) @[ifu_mem_ctl.scala 359:81] + node _T_1909 = bits(ic_miss_buff_data[1], 15, 0) @[ifu_mem_ctl.scala 359:109] + node _T_1910 = eq(byp_fetch_index_inc_1, UInt<2>("h02")) @[ifu_mem_ctl.scala 359:73] + node _T_1911 = bits(_T_1910, 0, 0) @[ifu_mem_ctl.scala 359:81] + node _T_1912 = bits(ic_miss_buff_data[2], 15, 0) @[ifu_mem_ctl.scala 359:109] + node _T_1913 = eq(byp_fetch_index_inc_1, UInt<2>("h03")) @[ifu_mem_ctl.scala 359:73] + node _T_1914 = bits(_T_1913, 0, 0) @[ifu_mem_ctl.scala 359:81] + node _T_1915 = bits(ic_miss_buff_data[3], 15, 0) @[ifu_mem_ctl.scala 359:109] + node _T_1916 = eq(byp_fetch_index_inc_1, UInt<3>("h04")) @[ifu_mem_ctl.scala 359:73] + node _T_1917 = bits(_T_1916, 0, 0) @[ifu_mem_ctl.scala 359:81] + node _T_1918 = bits(ic_miss_buff_data[4], 15, 0) @[ifu_mem_ctl.scala 359:109] + node _T_1919 = eq(byp_fetch_index_inc_1, UInt<3>("h05")) @[ifu_mem_ctl.scala 359:73] + node _T_1920 = bits(_T_1919, 0, 0) @[ifu_mem_ctl.scala 359:81] + node _T_1921 = bits(ic_miss_buff_data[5], 15, 0) @[ifu_mem_ctl.scala 359:109] + node _T_1922 = eq(byp_fetch_index_inc_1, UInt<3>("h06")) @[ifu_mem_ctl.scala 359:73] + node _T_1923 = bits(_T_1922, 0, 0) @[ifu_mem_ctl.scala 359:81] + node _T_1924 = bits(ic_miss_buff_data[6], 15, 0) @[ifu_mem_ctl.scala 359:109] + node _T_1925 = eq(byp_fetch_index_inc_1, UInt<3>("h07")) @[ifu_mem_ctl.scala 359:73] + node _T_1926 = bits(_T_1925, 0, 0) @[ifu_mem_ctl.scala 359:81] + node _T_1927 = bits(ic_miss_buff_data[7], 15, 0) @[ifu_mem_ctl.scala 359:109] + node _T_1928 = eq(byp_fetch_index_inc_1, UInt<4>("h08")) @[ifu_mem_ctl.scala 359:73] + node _T_1929 = bits(_T_1928, 0, 0) @[ifu_mem_ctl.scala 359:81] + node _T_1930 = bits(ic_miss_buff_data[8], 15, 0) @[ifu_mem_ctl.scala 359:109] + node _T_1931 = eq(byp_fetch_index_inc_1, UInt<4>("h09")) @[ifu_mem_ctl.scala 359:73] + node _T_1932 = bits(_T_1931, 0, 0) @[ifu_mem_ctl.scala 359:81] + node _T_1933 = bits(ic_miss_buff_data[9], 15, 0) @[ifu_mem_ctl.scala 359:109] + node _T_1934 = eq(byp_fetch_index_inc_1, UInt<4>("h0a")) @[ifu_mem_ctl.scala 359:73] + node _T_1935 = bits(_T_1934, 0, 0) @[ifu_mem_ctl.scala 359:81] + node _T_1936 = bits(ic_miss_buff_data[10], 15, 0) @[ifu_mem_ctl.scala 359:109] + node _T_1937 = eq(byp_fetch_index_inc_1, UInt<4>("h0b")) @[ifu_mem_ctl.scala 359:73] + node _T_1938 = bits(_T_1937, 0, 0) @[ifu_mem_ctl.scala 359:81] + node _T_1939 = bits(ic_miss_buff_data[11], 15, 0) @[ifu_mem_ctl.scala 359:109] + node _T_1940 = eq(byp_fetch_index_inc_1, UInt<4>("h0c")) @[ifu_mem_ctl.scala 359:73] + node _T_1941 = bits(_T_1940, 0, 0) @[ifu_mem_ctl.scala 359:81] + node _T_1942 = bits(ic_miss_buff_data[12], 15, 0) @[ifu_mem_ctl.scala 359:109] + node _T_1943 = eq(byp_fetch_index_inc_1, UInt<4>("h0d")) @[ifu_mem_ctl.scala 359:73] + node _T_1944 = bits(_T_1943, 0, 0) @[ifu_mem_ctl.scala 359:81] + node _T_1945 = bits(ic_miss_buff_data[13], 15, 0) @[ifu_mem_ctl.scala 359:109] + node _T_1946 = eq(byp_fetch_index_inc_1, UInt<4>("h0e")) @[ifu_mem_ctl.scala 359:73] + node _T_1947 = bits(_T_1946, 0, 0) @[ifu_mem_ctl.scala 359:81] + node _T_1948 = bits(ic_miss_buff_data[14], 15, 0) @[ifu_mem_ctl.scala 359:109] + node _T_1949 = eq(byp_fetch_index_inc_1, UInt<4>("h0f")) @[ifu_mem_ctl.scala 359:73] + node _T_1950 = bits(_T_1949, 0, 0) @[ifu_mem_ctl.scala 359:81] + node _T_1951 = bits(ic_miss_buff_data[15], 15, 0) @[ifu_mem_ctl.scala 359:109] node _T_1952 = mux(_T_1905, _T_1906, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1953 = mux(_T_1908, _T_1909, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1954 = mux(_T_1911, _T_1912, UInt<1>("h00")) @[Mux.scala 27:72] @@ -5551,54 +5531,54 @@ circuit quasar_wrapper : node _T_1982 = or(_T_1981, _T_1967) @[Mux.scala 27:72] wire _T_1983 : UInt<16> @[Mux.scala 27:72] _T_1983 <= _T_1982 @[Mux.scala 27:72] - node _T_1984 = eq(byp_fetch_index_inc_0, UInt<1>("h00")) @[ifu_mem_ctl.scala 373:183] - node _T_1985 = bits(_T_1984, 0, 0) @[ifu_mem_ctl.scala 373:191] - node _T_1986 = bits(ic_miss_buff_data[0], 31, 0) @[ifu_mem_ctl.scala 373:219] - node _T_1987 = eq(byp_fetch_index_inc_0, UInt<1>("h01")) @[ifu_mem_ctl.scala 373:183] - node _T_1988 = bits(_T_1987, 0, 0) @[ifu_mem_ctl.scala 373:191] - node _T_1989 = bits(ic_miss_buff_data[1], 31, 0) @[ifu_mem_ctl.scala 373:219] - node _T_1990 = eq(byp_fetch_index_inc_0, UInt<2>("h02")) @[ifu_mem_ctl.scala 373:183] - node _T_1991 = bits(_T_1990, 0, 0) @[ifu_mem_ctl.scala 373:191] - node _T_1992 = bits(ic_miss_buff_data[2], 31, 0) @[ifu_mem_ctl.scala 373:219] - node _T_1993 = eq(byp_fetch_index_inc_0, UInt<2>("h03")) @[ifu_mem_ctl.scala 373:183] - node _T_1994 = bits(_T_1993, 0, 0) @[ifu_mem_ctl.scala 373:191] - node _T_1995 = bits(ic_miss_buff_data[3], 31, 0) @[ifu_mem_ctl.scala 373:219] - node _T_1996 = eq(byp_fetch_index_inc_0, UInt<3>("h04")) @[ifu_mem_ctl.scala 373:183] - node _T_1997 = bits(_T_1996, 0, 0) @[ifu_mem_ctl.scala 373:191] - node _T_1998 = bits(ic_miss_buff_data[4], 31, 0) @[ifu_mem_ctl.scala 373:219] - node _T_1999 = eq(byp_fetch_index_inc_0, UInt<3>("h05")) @[ifu_mem_ctl.scala 373:183] - node _T_2000 = bits(_T_1999, 0, 0) @[ifu_mem_ctl.scala 373:191] - node _T_2001 = bits(ic_miss_buff_data[5], 31, 0) @[ifu_mem_ctl.scala 373:219] - node _T_2002 = eq(byp_fetch_index_inc_0, UInt<3>("h06")) @[ifu_mem_ctl.scala 373:183] - node _T_2003 = bits(_T_2002, 0, 0) @[ifu_mem_ctl.scala 373:191] - node _T_2004 = bits(ic_miss_buff_data[6], 31, 0) @[ifu_mem_ctl.scala 373:219] - node _T_2005 = eq(byp_fetch_index_inc_0, UInt<3>("h07")) @[ifu_mem_ctl.scala 373:183] - node _T_2006 = bits(_T_2005, 0, 0) @[ifu_mem_ctl.scala 373:191] - node _T_2007 = bits(ic_miss_buff_data[7], 31, 0) @[ifu_mem_ctl.scala 373:219] - node _T_2008 = eq(byp_fetch_index_inc_0, UInt<4>("h08")) @[ifu_mem_ctl.scala 373:183] - node _T_2009 = bits(_T_2008, 0, 0) @[ifu_mem_ctl.scala 373:191] - node _T_2010 = bits(ic_miss_buff_data[8], 31, 0) @[ifu_mem_ctl.scala 373:219] - node _T_2011 = eq(byp_fetch_index_inc_0, UInt<4>("h09")) @[ifu_mem_ctl.scala 373:183] - node _T_2012 = bits(_T_2011, 0, 0) @[ifu_mem_ctl.scala 373:191] - node _T_2013 = bits(ic_miss_buff_data[9], 31, 0) @[ifu_mem_ctl.scala 373:219] - node _T_2014 = eq(byp_fetch_index_inc_0, UInt<4>("h0a")) @[ifu_mem_ctl.scala 373:183] - node _T_2015 = bits(_T_2014, 0, 0) @[ifu_mem_ctl.scala 373:191] - node _T_2016 = bits(ic_miss_buff_data[10], 31, 0) @[ifu_mem_ctl.scala 373:219] - node _T_2017 = eq(byp_fetch_index_inc_0, UInt<4>("h0b")) @[ifu_mem_ctl.scala 373:183] - node _T_2018 = bits(_T_2017, 0, 0) @[ifu_mem_ctl.scala 373:191] - node _T_2019 = bits(ic_miss_buff_data[11], 31, 0) @[ifu_mem_ctl.scala 373:219] - node _T_2020 = eq(byp_fetch_index_inc_0, UInt<4>("h0c")) @[ifu_mem_ctl.scala 373:183] - node _T_2021 = bits(_T_2020, 0, 0) @[ifu_mem_ctl.scala 373:191] - node _T_2022 = bits(ic_miss_buff_data[12], 31, 0) @[ifu_mem_ctl.scala 373:219] - node _T_2023 = eq(byp_fetch_index_inc_0, UInt<4>("h0d")) @[ifu_mem_ctl.scala 373:183] - node _T_2024 = bits(_T_2023, 0, 0) @[ifu_mem_ctl.scala 373:191] - node _T_2025 = bits(ic_miss_buff_data[13], 31, 0) @[ifu_mem_ctl.scala 373:219] - node _T_2026 = eq(byp_fetch_index_inc_0, UInt<4>("h0e")) @[ifu_mem_ctl.scala 373:183] - node _T_2027 = bits(_T_2026, 0, 0) @[ifu_mem_ctl.scala 373:191] - node _T_2028 = bits(ic_miss_buff_data[14], 31, 0) @[ifu_mem_ctl.scala 373:219] - node _T_2029 = eq(byp_fetch_index_inc_0, UInt<4>("h0f")) @[ifu_mem_ctl.scala 373:183] - node _T_2030 = bits(_T_2029, 0, 0) @[ifu_mem_ctl.scala 373:191] - node _T_2031 = bits(ic_miss_buff_data[15], 31, 0) @[ifu_mem_ctl.scala 373:219] + node _T_1984 = eq(byp_fetch_index_inc_0, UInt<1>("h00")) @[ifu_mem_ctl.scala 359:183] + node _T_1985 = bits(_T_1984, 0, 0) @[ifu_mem_ctl.scala 359:191] + node _T_1986 = bits(ic_miss_buff_data[0], 31, 0) @[ifu_mem_ctl.scala 359:219] + node _T_1987 = eq(byp_fetch_index_inc_0, UInt<1>("h01")) @[ifu_mem_ctl.scala 359:183] + node _T_1988 = bits(_T_1987, 0, 0) @[ifu_mem_ctl.scala 359:191] + node _T_1989 = bits(ic_miss_buff_data[1], 31, 0) @[ifu_mem_ctl.scala 359:219] + node _T_1990 = eq(byp_fetch_index_inc_0, UInt<2>("h02")) @[ifu_mem_ctl.scala 359:183] + node _T_1991 = bits(_T_1990, 0, 0) @[ifu_mem_ctl.scala 359:191] + node _T_1992 = bits(ic_miss_buff_data[2], 31, 0) @[ifu_mem_ctl.scala 359:219] + node _T_1993 = eq(byp_fetch_index_inc_0, UInt<2>("h03")) @[ifu_mem_ctl.scala 359:183] + node _T_1994 = bits(_T_1993, 0, 0) @[ifu_mem_ctl.scala 359:191] + node _T_1995 = bits(ic_miss_buff_data[3], 31, 0) @[ifu_mem_ctl.scala 359:219] + node _T_1996 = eq(byp_fetch_index_inc_0, UInt<3>("h04")) @[ifu_mem_ctl.scala 359:183] + node _T_1997 = bits(_T_1996, 0, 0) @[ifu_mem_ctl.scala 359:191] + node _T_1998 = bits(ic_miss_buff_data[4], 31, 0) @[ifu_mem_ctl.scala 359:219] + node _T_1999 = eq(byp_fetch_index_inc_0, UInt<3>("h05")) @[ifu_mem_ctl.scala 359:183] + node _T_2000 = bits(_T_1999, 0, 0) @[ifu_mem_ctl.scala 359:191] + node _T_2001 = bits(ic_miss_buff_data[5], 31, 0) @[ifu_mem_ctl.scala 359:219] + node _T_2002 = eq(byp_fetch_index_inc_0, UInt<3>("h06")) @[ifu_mem_ctl.scala 359:183] + node _T_2003 = bits(_T_2002, 0, 0) @[ifu_mem_ctl.scala 359:191] + node _T_2004 = bits(ic_miss_buff_data[6], 31, 0) @[ifu_mem_ctl.scala 359:219] + node _T_2005 = eq(byp_fetch_index_inc_0, UInt<3>("h07")) @[ifu_mem_ctl.scala 359:183] + node _T_2006 = bits(_T_2005, 0, 0) @[ifu_mem_ctl.scala 359:191] + node _T_2007 = bits(ic_miss_buff_data[7], 31, 0) @[ifu_mem_ctl.scala 359:219] + node _T_2008 = eq(byp_fetch_index_inc_0, UInt<4>("h08")) @[ifu_mem_ctl.scala 359:183] + node _T_2009 = bits(_T_2008, 0, 0) @[ifu_mem_ctl.scala 359:191] + node _T_2010 = bits(ic_miss_buff_data[8], 31, 0) @[ifu_mem_ctl.scala 359:219] + node _T_2011 = eq(byp_fetch_index_inc_0, UInt<4>("h09")) @[ifu_mem_ctl.scala 359:183] + node _T_2012 = bits(_T_2011, 0, 0) @[ifu_mem_ctl.scala 359:191] + node _T_2013 = bits(ic_miss_buff_data[9], 31, 0) @[ifu_mem_ctl.scala 359:219] + node _T_2014 = eq(byp_fetch_index_inc_0, UInt<4>("h0a")) @[ifu_mem_ctl.scala 359:183] + node _T_2015 = bits(_T_2014, 0, 0) @[ifu_mem_ctl.scala 359:191] + node _T_2016 = bits(ic_miss_buff_data[10], 31, 0) @[ifu_mem_ctl.scala 359:219] + node _T_2017 = eq(byp_fetch_index_inc_0, UInt<4>("h0b")) @[ifu_mem_ctl.scala 359:183] + node _T_2018 = bits(_T_2017, 0, 0) @[ifu_mem_ctl.scala 359:191] + node _T_2019 = bits(ic_miss_buff_data[11], 31, 0) @[ifu_mem_ctl.scala 359:219] + node _T_2020 = eq(byp_fetch_index_inc_0, UInt<4>("h0c")) @[ifu_mem_ctl.scala 359:183] + node _T_2021 = bits(_T_2020, 0, 0) @[ifu_mem_ctl.scala 359:191] + node _T_2022 = bits(ic_miss_buff_data[12], 31, 0) @[ifu_mem_ctl.scala 359:219] + node _T_2023 = eq(byp_fetch_index_inc_0, UInt<4>("h0d")) @[ifu_mem_ctl.scala 359:183] + node _T_2024 = bits(_T_2023, 0, 0) @[ifu_mem_ctl.scala 359:191] + node _T_2025 = bits(ic_miss_buff_data[13], 31, 0) @[ifu_mem_ctl.scala 359:219] + node _T_2026 = eq(byp_fetch_index_inc_0, UInt<4>("h0e")) @[ifu_mem_ctl.scala 359:183] + node _T_2027 = bits(_T_2026, 0, 0) @[ifu_mem_ctl.scala 359:191] + node _T_2028 = bits(ic_miss_buff_data[14], 31, 0) @[ifu_mem_ctl.scala 359:219] + node _T_2029 = eq(byp_fetch_index_inc_0, UInt<4>("h0f")) @[ifu_mem_ctl.scala 359:183] + node _T_2030 = bits(_T_2029, 0, 0) @[ifu_mem_ctl.scala 359:191] + node _T_2031 = bits(ic_miss_buff_data[15], 31, 0) @[ifu_mem_ctl.scala 359:219] node _T_2032 = mux(_T_1985, _T_1986, UInt<1>("h00")) @[Mux.scala 27:72] node _T_2033 = mux(_T_1988, _T_1989, UInt<1>("h00")) @[Mux.scala 27:72] node _T_2034 = mux(_T_1991, _T_1992, UInt<1>("h00")) @[Mux.scala 27:72] @@ -5632,54 +5612,54 @@ circuit quasar_wrapper : node _T_2062 = or(_T_2061, _T_2047) @[Mux.scala 27:72] wire _T_2063 : UInt<32> @[Mux.scala 27:72] _T_2063 <= _T_2062 @[Mux.scala 27:72] - node _T_2064 = eq(byp_fetch_index_1, UInt<1>("h00")) @[ifu_mem_ctl.scala 373:289] - node _T_2065 = bits(_T_2064, 0, 0) @[ifu_mem_ctl.scala 373:297] - node _T_2066 = bits(ic_miss_buff_data[0], 31, 0) @[ifu_mem_ctl.scala 373:325] - node _T_2067 = eq(byp_fetch_index_1, UInt<1>("h01")) @[ifu_mem_ctl.scala 373:289] - node _T_2068 = bits(_T_2067, 0, 0) @[ifu_mem_ctl.scala 373:297] - node _T_2069 = bits(ic_miss_buff_data[1], 31, 0) @[ifu_mem_ctl.scala 373:325] - node _T_2070 = eq(byp_fetch_index_1, UInt<2>("h02")) @[ifu_mem_ctl.scala 373:289] - node _T_2071 = bits(_T_2070, 0, 0) @[ifu_mem_ctl.scala 373:297] - node _T_2072 = bits(ic_miss_buff_data[2], 31, 0) @[ifu_mem_ctl.scala 373:325] - node _T_2073 = eq(byp_fetch_index_1, UInt<2>("h03")) @[ifu_mem_ctl.scala 373:289] - node _T_2074 = bits(_T_2073, 0, 0) @[ifu_mem_ctl.scala 373:297] - node _T_2075 = bits(ic_miss_buff_data[3], 31, 0) @[ifu_mem_ctl.scala 373:325] - node _T_2076 = eq(byp_fetch_index_1, UInt<3>("h04")) @[ifu_mem_ctl.scala 373:289] - node _T_2077 = bits(_T_2076, 0, 0) @[ifu_mem_ctl.scala 373:297] - node _T_2078 = bits(ic_miss_buff_data[4], 31, 0) @[ifu_mem_ctl.scala 373:325] - node _T_2079 = eq(byp_fetch_index_1, UInt<3>("h05")) @[ifu_mem_ctl.scala 373:289] - node _T_2080 = bits(_T_2079, 0, 0) @[ifu_mem_ctl.scala 373:297] - node _T_2081 = bits(ic_miss_buff_data[5], 31, 0) @[ifu_mem_ctl.scala 373:325] - node _T_2082 = eq(byp_fetch_index_1, UInt<3>("h06")) @[ifu_mem_ctl.scala 373:289] - node _T_2083 = bits(_T_2082, 0, 0) @[ifu_mem_ctl.scala 373:297] - node _T_2084 = bits(ic_miss_buff_data[6], 31, 0) @[ifu_mem_ctl.scala 373:325] - node _T_2085 = eq(byp_fetch_index_1, UInt<3>("h07")) @[ifu_mem_ctl.scala 373:289] - node _T_2086 = bits(_T_2085, 0, 0) @[ifu_mem_ctl.scala 373:297] - node _T_2087 = bits(ic_miss_buff_data[7], 31, 0) @[ifu_mem_ctl.scala 373:325] - node _T_2088 = eq(byp_fetch_index_1, UInt<4>("h08")) @[ifu_mem_ctl.scala 373:289] - node _T_2089 = bits(_T_2088, 0, 0) @[ifu_mem_ctl.scala 373:297] - node _T_2090 = bits(ic_miss_buff_data[8], 31, 0) @[ifu_mem_ctl.scala 373:325] - node _T_2091 = eq(byp_fetch_index_1, UInt<4>("h09")) @[ifu_mem_ctl.scala 373:289] - node _T_2092 = bits(_T_2091, 0, 0) @[ifu_mem_ctl.scala 373:297] - node _T_2093 = bits(ic_miss_buff_data[9], 31, 0) @[ifu_mem_ctl.scala 373:325] - node _T_2094 = eq(byp_fetch_index_1, UInt<4>("h0a")) @[ifu_mem_ctl.scala 373:289] - node _T_2095 = bits(_T_2094, 0, 0) @[ifu_mem_ctl.scala 373:297] - node _T_2096 = bits(ic_miss_buff_data[10], 31, 0) @[ifu_mem_ctl.scala 373:325] - node _T_2097 = eq(byp_fetch_index_1, UInt<4>("h0b")) @[ifu_mem_ctl.scala 373:289] - node _T_2098 = bits(_T_2097, 0, 0) @[ifu_mem_ctl.scala 373:297] - node _T_2099 = bits(ic_miss_buff_data[11], 31, 0) @[ifu_mem_ctl.scala 373:325] - node _T_2100 = eq(byp_fetch_index_1, UInt<4>("h0c")) @[ifu_mem_ctl.scala 373:289] - node _T_2101 = bits(_T_2100, 0, 0) @[ifu_mem_ctl.scala 373:297] - node _T_2102 = bits(ic_miss_buff_data[12], 31, 0) @[ifu_mem_ctl.scala 373:325] - node _T_2103 = eq(byp_fetch_index_1, UInt<4>("h0d")) @[ifu_mem_ctl.scala 373:289] - node _T_2104 = bits(_T_2103, 0, 0) @[ifu_mem_ctl.scala 373:297] - node _T_2105 = bits(ic_miss_buff_data[13], 31, 0) @[ifu_mem_ctl.scala 373:325] - node _T_2106 = eq(byp_fetch_index_1, UInt<4>("h0e")) @[ifu_mem_ctl.scala 373:289] - node _T_2107 = bits(_T_2106, 0, 0) @[ifu_mem_ctl.scala 373:297] - node _T_2108 = bits(ic_miss_buff_data[14], 31, 0) @[ifu_mem_ctl.scala 373:325] - node _T_2109 = eq(byp_fetch_index_1, UInt<4>("h0f")) @[ifu_mem_ctl.scala 373:289] - node _T_2110 = bits(_T_2109, 0, 0) @[ifu_mem_ctl.scala 373:297] - node _T_2111 = bits(ic_miss_buff_data[15], 31, 0) @[ifu_mem_ctl.scala 373:325] + node _T_2064 = eq(byp_fetch_index_1, UInt<1>("h00")) @[ifu_mem_ctl.scala 359:289] + node _T_2065 = bits(_T_2064, 0, 0) @[ifu_mem_ctl.scala 359:297] + node _T_2066 = bits(ic_miss_buff_data[0], 31, 0) @[ifu_mem_ctl.scala 359:325] + node _T_2067 = eq(byp_fetch_index_1, UInt<1>("h01")) @[ifu_mem_ctl.scala 359:289] + node _T_2068 = bits(_T_2067, 0, 0) @[ifu_mem_ctl.scala 359:297] + node _T_2069 = bits(ic_miss_buff_data[1], 31, 0) @[ifu_mem_ctl.scala 359:325] + node _T_2070 = eq(byp_fetch_index_1, UInt<2>("h02")) @[ifu_mem_ctl.scala 359:289] + node _T_2071 = bits(_T_2070, 0, 0) @[ifu_mem_ctl.scala 359:297] + node _T_2072 = bits(ic_miss_buff_data[2], 31, 0) @[ifu_mem_ctl.scala 359:325] + node _T_2073 = eq(byp_fetch_index_1, UInt<2>("h03")) @[ifu_mem_ctl.scala 359:289] + node _T_2074 = bits(_T_2073, 0, 0) @[ifu_mem_ctl.scala 359:297] + node _T_2075 = bits(ic_miss_buff_data[3], 31, 0) @[ifu_mem_ctl.scala 359:325] + node _T_2076 = eq(byp_fetch_index_1, UInt<3>("h04")) @[ifu_mem_ctl.scala 359:289] + node _T_2077 = bits(_T_2076, 0, 0) @[ifu_mem_ctl.scala 359:297] + node _T_2078 = bits(ic_miss_buff_data[4], 31, 0) @[ifu_mem_ctl.scala 359:325] + node _T_2079 = eq(byp_fetch_index_1, UInt<3>("h05")) @[ifu_mem_ctl.scala 359:289] + node _T_2080 = bits(_T_2079, 0, 0) @[ifu_mem_ctl.scala 359:297] + node _T_2081 = bits(ic_miss_buff_data[5], 31, 0) @[ifu_mem_ctl.scala 359:325] + node _T_2082 = eq(byp_fetch_index_1, UInt<3>("h06")) @[ifu_mem_ctl.scala 359:289] + node _T_2083 = bits(_T_2082, 0, 0) @[ifu_mem_ctl.scala 359:297] + node _T_2084 = bits(ic_miss_buff_data[6], 31, 0) @[ifu_mem_ctl.scala 359:325] + node _T_2085 = eq(byp_fetch_index_1, UInt<3>("h07")) @[ifu_mem_ctl.scala 359:289] + node _T_2086 = bits(_T_2085, 0, 0) @[ifu_mem_ctl.scala 359:297] + node _T_2087 = bits(ic_miss_buff_data[7], 31, 0) @[ifu_mem_ctl.scala 359:325] + node _T_2088 = eq(byp_fetch_index_1, UInt<4>("h08")) @[ifu_mem_ctl.scala 359:289] + node _T_2089 = bits(_T_2088, 0, 0) @[ifu_mem_ctl.scala 359:297] + node _T_2090 = bits(ic_miss_buff_data[8], 31, 0) @[ifu_mem_ctl.scala 359:325] + node _T_2091 = eq(byp_fetch_index_1, UInt<4>("h09")) @[ifu_mem_ctl.scala 359:289] + node _T_2092 = bits(_T_2091, 0, 0) @[ifu_mem_ctl.scala 359:297] + node _T_2093 = bits(ic_miss_buff_data[9], 31, 0) @[ifu_mem_ctl.scala 359:325] + node _T_2094 = eq(byp_fetch_index_1, UInt<4>("h0a")) @[ifu_mem_ctl.scala 359:289] + node _T_2095 = bits(_T_2094, 0, 0) @[ifu_mem_ctl.scala 359:297] + node _T_2096 = bits(ic_miss_buff_data[10], 31, 0) @[ifu_mem_ctl.scala 359:325] + node _T_2097 = eq(byp_fetch_index_1, UInt<4>("h0b")) @[ifu_mem_ctl.scala 359:289] + node _T_2098 = bits(_T_2097, 0, 0) @[ifu_mem_ctl.scala 359:297] + node _T_2099 = bits(ic_miss_buff_data[11], 31, 0) @[ifu_mem_ctl.scala 359:325] + node _T_2100 = eq(byp_fetch_index_1, UInt<4>("h0c")) @[ifu_mem_ctl.scala 359:289] + node _T_2101 = bits(_T_2100, 0, 0) @[ifu_mem_ctl.scala 359:297] + node _T_2102 = bits(ic_miss_buff_data[12], 31, 0) @[ifu_mem_ctl.scala 359:325] + node _T_2103 = eq(byp_fetch_index_1, UInt<4>("h0d")) @[ifu_mem_ctl.scala 359:289] + node _T_2104 = bits(_T_2103, 0, 0) @[ifu_mem_ctl.scala 359:297] + node _T_2105 = bits(ic_miss_buff_data[13], 31, 0) @[ifu_mem_ctl.scala 359:325] + node _T_2106 = eq(byp_fetch_index_1, UInt<4>("h0e")) @[ifu_mem_ctl.scala 359:289] + node _T_2107 = bits(_T_2106, 0, 0) @[ifu_mem_ctl.scala 359:297] + node _T_2108 = bits(ic_miss_buff_data[14], 31, 0) @[ifu_mem_ctl.scala 359:325] + node _T_2109 = eq(byp_fetch_index_1, UInt<4>("h0f")) @[ifu_mem_ctl.scala 359:289] + node _T_2110 = bits(_T_2109, 0, 0) @[ifu_mem_ctl.scala 359:297] + node _T_2111 = bits(ic_miss_buff_data[15], 31, 0) @[ifu_mem_ctl.scala 359:325] node _T_2112 = mux(_T_2065, _T_2066, UInt<1>("h00")) @[Mux.scala 27:72] node _T_2113 = mux(_T_2068, _T_2069, UInt<1>("h00")) @[Mux.scala 27:72] node _T_2114 = mux(_T_2071, _T_2072, UInt<1>("h00")) @[Mux.scala 27:72] @@ -5715,49 +5695,49 @@ circuit quasar_wrapper : _T_2143 <= _T_2142 @[Mux.scala 27:72] node _T_2144 = cat(_T_1983, _T_2063) @[Cat.scala 29:58] node _T_2145 = cat(_T_2144, _T_2143) @[Cat.scala 29:58] - node ic_byp_data_only_pre_new = mux(_T_1661, _T_1903, _T_2145) @[ifu_mem_ctl.scala 371:37] - node _T_2146 = bits(ifu_fetch_addr_int_f, 0, 0) @[ifu_mem_ctl.scala 375:52] - node _T_2147 = bits(_T_2146, 0, 0) @[ifu_mem_ctl.scala 375:62] - node _T_2148 = eq(_T_2147, UInt<1>("h00")) @[ifu_mem_ctl.scala 375:31] - node _T_2149 = bits(ic_byp_data_only_pre_new, 79, 16) @[ifu_mem_ctl.scala 375:128] + node ic_byp_data_only_pre_new = mux(_T_1661, _T_1903, _T_2145) @[ifu_mem_ctl.scala 357:37] + node _T_2146 = bits(ifu_fetch_addr_int_f, 0, 0) @[ifu_mem_ctl.scala 361:52] + node _T_2147 = bits(_T_2146, 0, 0) @[ifu_mem_ctl.scala 361:62] + node _T_2148 = eq(_T_2147, UInt<1>("h00")) @[ifu_mem_ctl.scala 361:31] + node _T_2149 = bits(ic_byp_data_only_pre_new, 79, 16) @[ifu_mem_ctl.scala 361:128] node _T_2150 = cat(UInt<16>("h00"), _T_2149) @[Cat.scala 29:58] - node _T_2151 = mux(_T_2148, ic_byp_data_only_pre_new, _T_2150) @[ifu_mem_ctl.scala 375:30] - ic_byp_data_only_new <= _T_2151 @[ifu_mem_ctl.scala 375:24] - node _T_2152 = bits(imb_ff, 5, 5) @[ifu_mem_ctl.scala 377:27] - node _T_2153 = bits(ifu_fetch_addr_int_f, 5, 5) @[ifu_mem_ctl.scala 377:75] - node miss_wrap_f = neq(_T_2152, _T_2153) @[ifu_mem_ctl.scala 377:51] - node _T_2154 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 378:102] - node _T_2155 = eq(_T_2154, UInt<1>("h00")) @[ifu_mem_ctl.scala 378:127] - node _T_2156 = bits(_T_2155, 0, 0) @[ifu_mem_ctl.scala 378:135] - node _T_2157 = bits(ic_miss_buff_data_valid, 0, 0) @[ifu_mem_ctl.scala 378:166] - node _T_2158 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 378:102] - node _T_2159 = eq(_T_2158, UInt<1>("h01")) @[ifu_mem_ctl.scala 378:127] - node _T_2160 = bits(_T_2159, 0, 0) @[ifu_mem_ctl.scala 378:135] - node _T_2161 = bits(ic_miss_buff_data_valid, 1, 1) @[ifu_mem_ctl.scala 378:166] - node _T_2162 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 378:102] - node _T_2163 = eq(_T_2162, UInt<2>("h02")) @[ifu_mem_ctl.scala 378:127] - node _T_2164 = bits(_T_2163, 0, 0) @[ifu_mem_ctl.scala 378:135] - node _T_2165 = bits(ic_miss_buff_data_valid, 2, 2) @[ifu_mem_ctl.scala 378:166] - node _T_2166 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 378:102] - node _T_2167 = eq(_T_2166, UInt<2>("h03")) @[ifu_mem_ctl.scala 378:127] - node _T_2168 = bits(_T_2167, 0, 0) @[ifu_mem_ctl.scala 378:135] - node _T_2169 = bits(ic_miss_buff_data_valid, 3, 3) @[ifu_mem_ctl.scala 378:166] - node _T_2170 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 378:102] - node _T_2171 = eq(_T_2170, UInt<3>("h04")) @[ifu_mem_ctl.scala 378:127] - node _T_2172 = bits(_T_2171, 0, 0) @[ifu_mem_ctl.scala 378:135] - node _T_2173 = bits(ic_miss_buff_data_valid, 4, 4) @[ifu_mem_ctl.scala 378:166] - node _T_2174 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 378:102] - node _T_2175 = eq(_T_2174, UInt<3>("h05")) @[ifu_mem_ctl.scala 378:127] - node _T_2176 = bits(_T_2175, 0, 0) @[ifu_mem_ctl.scala 378:135] - node _T_2177 = bits(ic_miss_buff_data_valid, 5, 5) @[ifu_mem_ctl.scala 378:166] - node _T_2178 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 378:102] - node _T_2179 = eq(_T_2178, UInt<3>("h06")) @[ifu_mem_ctl.scala 378:127] - node _T_2180 = bits(_T_2179, 0, 0) @[ifu_mem_ctl.scala 378:135] - node _T_2181 = bits(ic_miss_buff_data_valid, 6, 6) @[ifu_mem_ctl.scala 378:166] - node _T_2182 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 378:102] - node _T_2183 = eq(_T_2182, UInt<3>("h07")) @[ifu_mem_ctl.scala 378:127] - node _T_2184 = bits(_T_2183, 0, 0) @[ifu_mem_ctl.scala 378:135] - node _T_2185 = bits(ic_miss_buff_data_valid, 7, 7) @[ifu_mem_ctl.scala 378:166] + node _T_2151 = mux(_T_2148, ic_byp_data_only_pre_new, _T_2150) @[ifu_mem_ctl.scala 361:30] + ic_byp_data_only_new <= _T_2151 @[ifu_mem_ctl.scala 361:24] + node _T_2152 = bits(imb_ff, 5, 5) @[ifu_mem_ctl.scala 363:27] + node _T_2153 = bits(ifu_fetch_addr_int_f, 5, 5) @[ifu_mem_ctl.scala 363:75] + node miss_wrap_f = neq(_T_2152, _T_2153) @[ifu_mem_ctl.scala 363:51] + node _T_2154 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 364:102] + node _T_2155 = eq(_T_2154, UInt<1>("h00")) @[ifu_mem_ctl.scala 364:127] + node _T_2156 = bits(_T_2155, 0, 0) @[ifu_mem_ctl.scala 364:135] + node _T_2157 = bits(ic_miss_buff_data_valid, 0, 0) @[ifu_mem_ctl.scala 364:166] + node _T_2158 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 364:102] + node _T_2159 = eq(_T_2158, UInt<1>("h01")) @[ifu_mem_ctl.scala 364:127] + node _T_2160 = bits(_T_2159, 0, 0) @[ifu_mem_ctl.scala 364:135] + node _T_2161 = bits(ic_miss_buff_data_valid, 1, 1) @[ifu_mem_ctl.scala 364:166] + node _T_2162 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 364:102] + node _T_2163 = eq(_T_2162, UInt<2>("h02")) @[ifu_mem_ctl.scala 364:127] + node _T_2164 = bits(_T_2163, 0, 0) @[ifu_mem_ctl.scala 364:135] + node _T_2165 = bits(ic_miss_buff_data_valid, 2, 2) @[ifu_mem_ctl.scala 364:166] + node _T_2166 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 364:102] + node _T_2167 = eq(_T_2166, UInt<2>("h03")) @[ifu_mem_ctl.scala 364:127] + node _T_2168 = bits(_T_2167, 0, 0) @[ifu_mem_ctl.scala 364:135] + node _T_2169 = bits(ic_miss_buff_data_valid, 3, 3) @[ifu_mem_ctl.scala 364:166] + node _T_2170 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 364:102] + node _T_2171 = eq(_T_2170, UInt<3>("h04")) @[ifu_mem_ctl.scala 364:127] + node _T_2172 = bits(_T_2171, 0, 0) @[ifu_mem_ctl.scala 364:135] + node _T_2173 = bits(ic_miss_buff_data_valid, 4, 4) @[ifu_mem_ctl.scala 364:166] + node _T_2174 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 364:102] + node _T_2175 = eq(_T_2174, UInt<3>("h05")) @[ifu_mem_ctl.scala 364:127] + node _T_2176 = bits(_T_2175, 0, 0) @[ifu_mem_ctl.scala 364:135] + node _T_2177 = bits(ic_miss_buff_data_valid, 5, 5) @[ifu_mem_ctl.scala 364:166] + node _T_2178 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 364:102] + node _T_2179 = eq(_T_2178, UInt<3>("h06")) @[ifu_mem_ctl.scala 364:127] + node _T_2180 = bits(_T_2179, 0, 0) @[ifu_mem_ctl.scala 364:135] + node _T_2181 = bits(ic_miss_buff_data_valid, 6, 6) @[ifu_mem_ctl.scala 364:166] + node _T_2182 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 364:102] + node _T_2183 = eq(_T_2182, UInt<3>("h07")) @[ifu_mem_ctl.scala 364:127] + node _T_2184 = bits(_T_2183, 0, 0) @[ifu_mem_ctl.scala 364:135] + node _T_2185 = bits(ic_miss_buff_data_valid, 7, 7) @[ifu_mem_ctl.scala 364:166] node _T_2186 = mux(_T_2156, _T_2157, UInt<1>("h00")) @[Mux.scala 27:72] node _T_2187 = mux(_T_2160, _T_2161, UInt<1>("h00")) @[Mux.scala 27:72] node _T_2188 = mux(_T_2164, _T_2165, UInt<1>("h00")) @[Mux.scala 27:72] @@ -5775,30 +5755,30 @@ circuit quasar_wrapper : node _T_2200 = or(_T_2199, _T_2193) @[Mux.scala 27:72] wire ic_miss_buff_data_valid_bypass_index : UInt<1> @[Mux.scala 27:72] ic_miss_buff_data_valid_bypass_index <= _T_2200 @[Mux.scala 27:72] - node _T_2201 = eq(byp_fetch_index_inc, UInt<1>("h00")) @[ifu_mem_ctl.scala 379:110] - node _T_2202 = bits(_T_2201, 0, 0) @[ifu_mem_ctl.scala 379:118] - node _T_2203 = bits(ic_miss_buff_data_valid, 0, 0) @[ifu_mem_ctl.scala 379:149] - node _T_2204 = eq(byp_fetch_index_inc, UInt<1>("h01")) @[ifu_mem_ctl.scala 379:110] - node _T_2205 = bits(_T_2204, 0, 0) @[ifu_mem_ctl.scala 379:118] - node _T_2206 = bits(ic_miss_buff_data_valid, 1, 1) @[ifu_mem_ctl.scala 379:149] - node _T_2207 = eq(byp_fetch_index_inc, UInt<2>("h02")) @[ifu_mem_ctl.scala 379:110] - node _T_2208 = bits(_T_2207, 0, 0) @[ifu_mem_ctl.scala 379:118] - node _T_2209 = bits(ic_miss_buff_data_valid, 2, 2) @[ifu_mem_ctl.scala 379:149] - node _T_2210 = eq(byp_fetch_index_inc, UInt<2>("h03")) @[ifu_mem_ctl.scala 379:110] - node _T_2211 = bits(_T_2210, 0, 0) @[ifu_mem_ctl.scala 379:118] - node _T_2212 = bits(ic_miss_buff_data_valid, 3, 3) @[ifu_mem_ctl.scala 379:149] - node _T_2213 = eq(byp_fetch_index_inc, UInt<3>("h04")) @[ifu_mem_ctl.scala 379:110] - node _T_2214 = bits(_T_2213, 0, 0) @[ifu_mem_ctl.scala 379:118] - node _T_2215 = bits(ic_miss_buff_data_valid, 4, 4) @[ifu_mem_ctl.scala 379:149] - node _T_2216 = eq(byp_fetch_index_inc, UInt<3>("h05")) @[ifu_mem_ctl.scala 379:110] - node _T_2217 = bits(_T_2216, 0, 0) @[ifu_mem_ctl.scala 379:118] - node _T_2218 = bits(ic_miss_buff_data_valid, 5, 5) @[ifu_mem_ctl.scala 379:149] - node _T_2219 = eq(byp_fetch_index_inc, UInt<3>("h06")) @[ifu_mem_ctl.scala 379:110] - node _T_2220 = bits(_T_2219, 0, 0) @[ifu_mem_ctl.scala 379:118] - node _T_2221 = bits(ic_miss_buff_data_valid, 6, 6) @[ifu_mem_ctl.scala 379:149] - node _T_2222 = eq(byp_fetch_index_inc, UInt<3>("h07")) @[ifu_mem_ctl.scala 379:110] - node _T_2223 = bits(_T_2222, 0, 0) @[ifu_mem_ctl.scala 379:118] - node _T_2224 = bits(ic_miss_buff_data_valid, 7, 7) @[ifu_mem_ctl.scala 379:149] + node _T_2201 = eq(byp_fetch_index_inc, UInt<1>("h00")) @[ifu_mem_ctl.scala 365:110] + node _T_2202 = bits(_T_2201, 0, 0) @[ifu_mem_ctl.scala 365:118] + node _T_2203 = bits(ic_miss_buff_data_valid, 0, 0) @[ifu_mem_ctl.scala 365:149] + node _T_2204 = eq(byp_fetch_index_inc, UInt<1>("h01")) @[ifu_mem_ctl.scala 365:110] + node _T_2205 = bits(_T_2204, 0, 0) @[ifu_mem_ctl.scala 365:118] + node _T_2206 = bits(ic_miss_buff_data_valid, 1, 1) @[ifu_mem_ctl.scala 365:149] + node _T_2207 = eq(byp_fetch_index_inc, UInt<2>("h02")) @[ifu_mem_ctl.scala 365:110] + node _T_2208 = bits(_T_2207, 0, 0) @[ifu_mem_ctl.scala 365:118] + node _T_2209 = bits(ic_miss_buff_data_valid, 2, 2) @[ifu_mem_ctl.scala 365:149] + node _T_2210 = eq(byp_fetch_index_inc, UInt<2>("h03")) @[ifu_mem_ctl.scala 365:110] + node _T_2211 = bits(_T_2210, 0, 0) @[ifu_mem_ctl.scala 365:118] + node _T_2212 = bits(ic_miss_buff_data_valid, 3, 3) @[ifu_mem_ctl.scala 365:149] + node _T_2213 = eq(byp_fetch_index_inc, UInt<3>("h04")) @[ifu_mem_ctl.scala 365:110] + node _T_2214 = bits(_T_2213, 0, 0) @[ifu_mem_ctl.scala 365:118] + node _T_2215 = bits(ic_miss_buff_data_valid, 4, 4) @[ifu_mem_ctl.scala 365:149] + node _T_2216 = eq(byp_fetch_index_inc, UInt<3>("h05")) @[ifu_mem_ctl.scala 365:110] + node _T_2217 = bits(_T_2216, 0, 0) @[ifu_mem_ctl.scala 365:118] + node _T_2218 = bits(ic_miss_buff_data_valid, 5, 5) @[ifu_mem_ctl.scala 365:149] + node _T_2219 = eq(byp_fetch_index_inc, UInt<3>("h06")) @[ifu_mem_ctl.scala 365:110] + node _T_2220 = bits(_T_2219, 0, 0) @[ifu_mem_ctl.scala 365:118] + node _T_2221 = bits(ic_miss_buff_data_valid, 6, 6) @[ifu_mem_ctl.scala 365:149] + node _T_2222 = eq(byp_fetch_index_inc, UInt<3>("h07")) @[ifu_mem_ctl.scala 365:110] + node _T_2223 = bits(_T_2222, 0, 0) @[ifu_mem_ctl.scala 365:118] + node _T_2224 = bits(ic_miss_buff_data_valid, 7, 7) @[ifu_mem_ctl.scala 365:149] node _T_2225 = mux(_T_2202, _T_2203, UInt<1>("h00")) @[Mux.scala 27:72] node _T_2226 = mux(_T_2205, _T_2206, UInt<1>("h00")) @[Mux.scala 27:72] node _T_2227 = mux(_T_2208, _T_2209, UInt<1>("h00")) @[Mux.scala 27:72] @@ -5816,86 +5796,86 @@ circuit quasar_wrapper : node _T_2239 = or(_T_2238, _T_2232) @[Mux.scala 27:72] wire ic_miss_buff_data_valid_inc_bypass_index : UInt<1> @[Mux.scala 27:72] ic_miss_buff_data_valid_inc_bypass_index <= _T_2239 @[Mux.scala 27:72] - node _T_2240 = bits(byp_fetch_index, 1, 1) @[ifu_mem_ctl.scala 380:85] - node _T_2241 = eq(_T_2240, UInt<1>("h00")) @[ifu_mem_ctl.scala 380:69] - node _T_2242 = and(ic_miss_buff_data_valid_bypass_index, _T_2241) @[ifu_mem_ctl.scala 380:67] - node _T_2243 = bits(byp_fetch_index, 0, 0) @[ifu_mem_ctl.scala 380:107] - node _T_2244 = eq(_T_2243, UInt<1>("h00")) @[ifu_mem_ctl.scala 380:91] - node _T_2245 = and(_T_2242, _T_2244) @[ifu_mem_ctl.scala 380:89] - node _T_2246 = bits(byp_fetch_index, 1, 1) @[ifu_mem_ctl.scala 381:61] - node _T_2247 = eq(_T_2246, UInt<1>("h00")) @[ifu_mem_ctl.scala 381:45] - node _T_2248 = and(ic_miss_buff_data_valid_bypass_index, _T_2247) @[ifu_mem_ctl.scala 381:43] - node _T_2249 = bits(byp_fetch_index, 0, 0) @[ifu_mem_ctl.scala 381:83] - node _T_2250 = and(_T_2248, _T_2249) @[ifu_mem_ctl.scala 381:65] - node _T_2251 = or(_T_2245, _T_2250) @[ifu_mem_ctl.scala 380:112] - node _T_2252 = bits(byp_fetch_index, 1, 1) @[ifu_mem_ctl.scala 382:61] - node _T_2253 = and(ic_miss_buff_data_valid_bypass_index, _T_2252) @[ifu_mem_ctl.scala 382:43] - node _T_2254 = bits(byp_fetch_index, 0, 0) @[ifu_mem_ctl.scala 382:83] - node _T_2255 = eq(_T_2254, UInt<1>("h00")) @[ifu_mem_ctl.scala 382:67] - node _T_2256 = and(_T_2253, _T_2255) @[ifu_mem_ctl.scala 382:65] - node _T_2257 = or(_T_2251, _T_2256) @[ifu_mem_ctl.scala 381:88] - node _T_2258 = bits(byp_fetch_index, 1, 1) @[ifu_mem_ctl.scala 383:61] - node _T_2259 = and(ic_miss_buff_data_valid_bypass_index, _T_2258) @[ifu_mem_ctl.scala 383:43] - node _T_2260 = bits(byp_fetch_index, 0, 0) @[ifu_mem_ctl.scala 383:83] - node _T_2261 = and(_T_2259, _T_2260) @[ifu_mem_ctl.scala 383:65] - node _T_2262 = and(_T_2261, ic_miss_buff_data_valid_inc_bypass_index) @[ifu_mem_ctl.scala 383:87] - node _T_2263 = or(_T_2257, _T_2262) @[ifu_mem_ctl.scala 382:88] - node _T_2264 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 384:61] + node _T_2240 = bits(byp_fetch_index, 1, 1) @[ifu_mem_ctl.scala 366:85] + node _T_2241 = eq(_T_2240, UInt<1>("h00")) @[ifu_mem_ctl.scala 366:69] + node _T_2242 = and(ic_miss_buff_data_valid_bypass_index, _T_2241) @[ifu_mem_ctl.scala 366:67] + node _T_2243 = bits(byp_fetch_index, 0, 0) @[ifu_mem_ctl.scala 366:107] + node _T_2244 = eq(_T_2243, UInt<1>("h00")) @[ifu_mem_ctl.scala 366:91] + node _T_2245 = and(_T_2242, _T_2244) @[ifu_mem_ctl.scala 366:89] + node _T_2246 = bits(byp_fetch_index, 1, 1) @[ifu_mem_ctl.scala 367:61] + node _T_2247 = eq(_T_2246, UInt<1>("h00")) @[ifu_mem_ctl.scala 367:45] + node _T_2248 = and(ic_miss_buff_data_valid_bypass_index, _T_2247) @[ifu_mem_ctl.scala 367:43] + node _T_2249 = bits(byp_fetch_index, 0, 0) @[ifu_mem_ctl.scala 367:83] + node _T_2250 = and(_T_2248, _T_2249) @[ifu_mem_ctl.scala 367:65] + node _T_2251 = or(_T_2245, _T_2250) @[ifu_mem_ctl.scala 366:112] + node _T_2252 = bits(byp_fetch_index, 1, 1) @[ifu_mem_ctl.scala 368:61] + node _T_2253 = and(ic_miss_buff_data_valid_bypass_index, _T_2252) @[ifu_mem_ctl.scala 368:43] + node _T_2254 = bits(byp_fetch_index, 0, 0) @[ifu_mem_ctl.scala 368:83] + node _T_2255 = eq(_T_2254, UInt<1>("h00")) @[ifu_mem_ctl.scala 368:67] + node _T_2256 = and(_T_2253, _T_2255) @[ifu_mem_ctl.scala 368:65] + node _T_2257 = or(_T_2251, _T_2256) @[ifu_mem_ctl.scala 367:88] + node _T_2258 = bits(byp_fetch_index, 1, 1) @[ifu_mem_ctl.scala 369:61] + node _T_2259 = and(ic_miss_buff_data_valid_bypass_index, _T_2258) @[ifu_mem_ctl.scala 369:43] + node _T_2260 = bits(byp_fetch_index, 0, 0) @[ifu_mem_ctl.scala 369:83] + node _T_2261 = and(_T_2259, _T_2260) @[ifu_mem_ctl.scala 369:65] + node _T_2262 = and(_T_2261, ic_miss_buff_data_valid_inc_bypass_index) @[ifu_mem_ctl.scala 369:87] + node _T_2263 = or(_T_2257, _T_2262) @[ifu_mem_ctl.scala 368:88] + node _T_2264 = bits(byp_fetch_index, 4, 2) @[ifu_mem_ctl.scala 370:61] node _T_2265 = mux(UInt<1>("h01"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_2266 = eq(_T_2264, _T_2265) @[ifu_mem_ctl.scala 384:87] - node _T_2267 = and(ic_miss_buff_data_valid_bypass_index, _T_2266) @[ifu_mem_ctl.scala 384:43] - node miss_buff_hit_unq_f = or(_T_2263, _T_2267) @[ifu_mem_ctl.scala 383:131] - node _T_2268 = eq(miss_state, UInt<3>("h06")) @[ifu_mem_ctl.scala 386:30] - node _T_2269 = eq(miss_wrap_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 386:68] - node _T_2270 = and(miss_buff_hit_unq_f, _T_2269) @[ifu_mem_ctl.scala 386:66] - node _T_2271 = and(_T_2268, _T_2270) @[ifu_mem_ctl.scala 386:43] - stream_hit_f <= _T_2271 @[ifu_mem_ctl.scala 386:16] - node _T_2272 = eq(miss_state, UInt<3>("h06")) @[ifu_mem_ctl.scala 387:31] - node _T_2273 = eq(miss_wrap_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 387:70] - node _T_2274 = and(miss_buff_hit_unq_f, _T_2273) @[ifu_mem_ctl.scala 387:68] - node _T_2275 = eq(_T_2274, UInt<1>("h00")) @[ifu_mem_ctl.scala 387:46] - node _T_2276 = and(_T_2272, _T_2275) @[ifu_mem_ctl.scala 387:44] - node _T_2277 = and(_T_2276, ifc_fetch_req_f) @[ifu_mem_ctl.scala 387:84] - stream_miss_f <= _T_2277 @[ifu_mem_ctl.scala 387:17] - node _T_2278 = bits(byp_fetch_index, 4, 1) @[ifu_mem_ctl.scala 388:35] + node _T_2266 = eq(_T_2264, _T_2265) @[ifu_mem_ctl.scala 370:87] + node _T_2267 = and(ic_miss_buff_data_valid_bypass_index, _T_2266) @[ifu_mem_ctl.scala 370:43] + node miss_buff_hit_unq_f = or(_T_2263, _T_2267) @[ifu_mem_ctl.scala 369:131] + node _T_2268 = eq(miss_state, UInt<3>("h06")) @[ifu_mem_ctl.scala 372:30] + node _T_2269 = eq(miss_wrap_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 372:68] + node _T_2270 = and(miss_buff_hit_unq_f, _T_2269) @[ifu_mem_ctl.scala 372:66] + node _T_2271 = and(_T_2268, _T_2270) @[ifu_mem_ctl.scala 372:43] + stream_hit_f <= _T_2271 @[ifu_mem_ctl.scala 372:16] + node _T_2272 = eq(miss_state, UInt<3>("h06")) @[ifu_mem_ctl.scala 373:31] + node _T_2273 = eq(miss_wrap_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 373:70] + node _T_2274 = and(miss_buff_hit_unq_f, _T_2273) @[ifu_mem_ctl.scala 373:68] + node _T_2275 = eq(_T_2274, UInt<1>("h00")) @[ifu_mem_ctl.scala 373:46] + node _T_2276 = and(_T_2272, _T_2275) @[ifu_mem_ctl.scala 373:44] + node _T_2277 = and(_T_2276, ifc_fetch_req_f) @[ifu_mem_ctl.scala 373:84] + stream_miss_f <= _T_2277 @[ifu_mem_ctl.scala 373:17] + node _T_2278 = bits(byp_fetch_index, 4, 1) @[ifu_mem_ctl.scala 374:35] node _T_2279 = mux(UInt<1>("h01"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_2280 = eq(_T_2278, _T_2279) @[ifu_mem_ctl.scala 388:60] - node _T_2281 = and(_T_2280, ifc_fetch_req_f) @[ifu_mem_ctl.scala 388:94] - node _T_2282 = and(_T_2281, stream_hit_f) @[ifu_mem_ctl.scala 388:112] - stream_eol_f <= _T_2282 @[ifu_mem_ctl.scala 388:16] - node _T_2283 = eq(miss_state, UInt<3>("h04")) @[ifu_mem_ctl.scala 389:55] - node _T_2284 = eq(miss_state, UInt<3>("h01")) @[ifu_mem_ctl.scala 389:87] - node _T_2285 = or(_T_2283, _T_2284) @[ifu_mem_ctl.scala 389:74] - node _T_2286 = and(miss_buff_hit_unq_f, _T_2285) @[ifu_mem_ctl.scala 389:41] - crit_byp_hit_f <= _T_2286 @[ifu_mem_ctl.scala 389:18] - node _T_2287 = bits(ifu_bus_rid_ff, 2, 1) @[ifu_mem_ctl.scala 392:37] - node _T_2288 = bits(ifu_bus_rid_ff, 0, 0) @[ifu_mem_ctl.scala 392:70] - node _T_2289 = eq(_T_2288, UInt<1>("h00")) @[ifu_mem_ctl.scala 392:55] + node _T_2280 = eq(_T_2278, _T_2279) @[ifu_mem_ctl.scala 374:60] + node _T_2281 = and(_T_2280, ifc_fetch_req_f) @[ifu_mem_ctl.scala 374:94] + node _T_2282 = and(_T_2281, stream_hit_f) @[ifu_mem_ctl.scala 374:112] + stream_eol_f <= _T_2282 @[ifu_mem_ctl.scala 374:16] + node _T_2283 = eq(miss_state, UInt<3>("h04")) @[ifu_mem_ctl.scala 375:55] + node _T_2284 = eq(miss_state, UInt<3>("h01")) @[ifu_mem_ctl.scala 375:87] + node _T_2285 = or(_T_2283, _T_2284) @[ifu_mem_ctl.scala 375:74] + node _T_2286 = and(miss_buff_hit_unq_f, _T_2285) @[ifu_mem_ctl.scala 375:41] + crit_byp_hit_f <= _T_2286 @[ifu_mem_ctl.scala 375:18] + node _T_2287 = bits(ifu_bus_rid_ff, 2, 1) @[ifu_mem_ctl.scala 378:37] + node _T_2288 = bits(ifu_bus_rid_ff, 0, 0) @[ifu_mem_ctl.scala 378:70] + node _T_2289 = eq(_T_2288, UInt<1>("h00")) @[ifu_mem_ctl.scala 378:55] node other_tag = cat(_T_2287, _T_2289) @[Cat.scala 29:58] - node _T_2290 = eq(other_tag, UInt<1>("h00")) @[ifu_mem_ctl.scala 393:81] - node _T_2291 = bits(_T_2290, 0, 0) @[ifu_mem_ctl.scala 393:89] - node _T_2292 = bits(ic_miss_buff_data_valid, 0, 0) @[ifu_mem_ctl.scala 393:120] - node _T_2293 = eq(other_tag, UInt<1>("h01")) @[ifu_mem_ctl.scala 393:81] - node _T_2294 = bits(_T_2293, 0, 0) @[ifu_mem_ctl.scala 393:89] - node _T_2295 = bits(ic_miss_buff_data_valid, 1, 1) @[ifu_mem_ctl.scala 393:120] - node _T_2296 = eq(other_tag, UInt<2>("h02")) @[ifu_mem_ctl.scala 393:81] - node _T_2297 = bits(_T_2296, 0, 0) @[ifu_mem_ctl.scala 393:89] - node _T_2298 = bits(ic_miss_buff_data_valid, 2, 2) @[ifu_mem_ctl.scala 393:120] - node _T_2299 = eq(other_tag, UInt<2>("h03")) @[ifu_mem_ctl.scala 393:81] - node _T_2300 = bits(_T_2299, 0, 0) @[ifu_mem_ctl.scala 393:89] - node _T_2301 = bits(ic_miss_buff_data_valid, 3, 3) @[ifu_mem_ctl.scala 393:120] - node _T_2302 = eq(other_tag, UInt<3>("h04")) @[ifu_mem_ctl.scala 393:81] - node _T_2303 = bits(_T_2302, 0, 0) @[ifu_mem_ctl.scala 393:89] - node _T_2304 = bits(ic_miss_buff_data_valid, 4, 4) @[ifu_mem_ctl.scala 393:120] - node _T_2305 = eq(other_tag, UInt<3>("h05")) @[ifu_mem_ctl.scala 393:81] - node _T_2306 = bits(_T_2305, 0, 0) @[ifu_mem_ctl.scala 393:89] - node _T_2307 = bits(ic_miss_buff_data_valid, 5, 5) @[ifu_mem_ctl.scala 393:120] - node _T_2308 = eq(other_tag, UInt<3>("h06")) @[ifu_mem_ctl.scala 393:81] - node _T_2309 = bits(_T_2308, 0, 0) @[ifu_mem_ctl.scala 393:89] - node _T_2310 = bits(ic_miss_buff_data_valid, 6, 6) @[ifu_mem_ctl.scala 393:120] - node _T_2311 = eq(other_tag, UInt<3>("h07")) @[ifu_mem_ctl.scala 393:81] - node _T_2312 = bits(_T_2311, 0, 0) @[ifu_mem_ctl.scala 393:89] - node _T_2313 = bits(ic_miss_buff_data_valid, 7, 7) @[ifu_mem_ctl.scala 393:120] + node _T_2290 = eq(other_tag, UInt<1>("h00")) @[ifu_mem_ctl.scala 379:81] + node _T_2291 = bits(_T_2290, 0, 0) @[ifu_mem_ctl.scala 379:89] + node _T_2292 = bits(ic_miss_buff_data_valid, 0, 0) @[ifu_mem_ctl.scala 379:120] + node _T_2293 = eq(other_tag, UInt<1>("h01")) @[ifu_mem_ctl.scala 379:81] + node _T_2294 = bits(_T_2293, 0, 0) @[ifu_mem_ctl.scala 379:89] + node _T_2295 = bits(ic_miss_buff_data_valid, 1, 1) @[ifu_mem_ctl.scala 379:120] + node _T_2296 = eq(other_tag, UInt<2>("h02")) @[ifu_mem_ctl.scala 379:81] + node _T_2297 = bits(_T_2296, 0, 0) @[ifu_mem_ctl.scala 379:89] + node _T_2298 = bits(ic_miss_buff_data_valid, 2, 2) @[ifu_mem_ctl.scala 379:120] + node _T_2299 = eq(other_tag, UInt<2>("h03")) @[ifu_mem_ctl.scala 379:81] + node _T_2300 = bits(_T_2299, 0, 0) @[ifu_mem_ctl.scala 379:89] + node _T_2301 = bits(ic_miss_buff_data_valid, 3, 3) @[ifu_mem_ctl.scala 379:120] + node _T_2302 = eq(other_tag, UInt<3>("h04")) @[ifu_mem_ctl.scala 379:81] + node _T_2303 = bits(_T_2302, 0, 0) @[ifu_mem_ctl.scala 379:89] + node _T_2304 = bits(ic_miss_buff_data_valid, 4, 4) @[ifu_mem_ctl.scala 379:120] + node _T_2305 = eq(other_tag, UInt<3>("h05")) @[ifu_mem_ctl.scala 379:81] + node _T_2306 = bits(_T_2305, 0, 0) @[ifu_mem_ctl.scala 379:89] + node _T_2307 = bits(ic_miss_buff_data_valid, 5, 5) @[ifu_mem_ctl.scala 379:120] + node _T_2308 = eq(other_tag, UInt<3>("h06")) @[ifu_mem_ctl.scala 379:81] + node _T_2309 = bits(_T_2308, 0, 0) @[ifu_mem_ctl.scala 379:89] + node _T_2310 = bits(ic_miss_buff_data_valid, 6, 6) @[ifu_mem_ctl.scala 379:120] + node _T_2311 = eq(other_tag, UInt<3>("h07")) @[ifu_mem_ctl.scala 379:81] + node _T_2312 = bits(_T_2311, 0, 0) @[ifu_mem_ctl.scala 379:89] + node _T_2313 = bits(ic_miss_buff_data_valid, 7, 7) @[ifu_mem_ctl.scala 379:120] node _T_2314 = mux(_T_2291, _T_2292, UInt<1>("h00")) @[Mux.scala 27:72] node _T_2315 = mux(_T_2294, _T_2295, UInt<1>("h00")) @[Mux.scala 27:72] node _T_2316 = mux(_T_2297, _T_2298, UInt<1>("h00")) @[Mux.scala 27:72] @@ -5913,56 +5893,56 @@ circuit quasar_wrapper : node _T_2328 = or(_T_2327, _T_2321) @[Mux.scala 27:72] wire second_half_available : UInt<1> @[Mux.scala 27:72] second_half_available <= _T_2328 @[Mux.scala 27:72] - node _T_2329 = and(second_half_available, bus_ifu_wr_en_ff) @[ifu_mem_ctl.scala 394:46] - write_ic_16_bytes <= _T_2329 @[ifu_mem_ctl.scala 394:21] + node _T_2329 = and(second_half_available, bus_ifu_wr_en_ff) @[ifu_mem_ctl.scala 380:46] + write_ic_16_bytes <= _T_2329 @[ifu_mem_ctl.scala 380:21] node _T_2330 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2331 = eq(_T_2330, UInt<1>("h00")) @[ifu_mem_ctl.scala 395:89] - node _T_2332 = bits(_T_2331, 0, 0) @[ifu_mem_ctl.scala 395:97] + node _T_2331 = eq(_T_2330, UInt<1>("h00")) @[ifu_mem_ctl.scala 381:89] + node _T_2332 = bits(_T_2331, 0, 0) @[ifu_mem_ctl.scala 381:97] node _T_2333 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2334 = eq(_T_2333, UInt<1>("h01")) @[ifu_mem_ctl.scala 395:89] - node _T_2335 = bits(_T_2334, 0, 0) @[ifu_mem_ctl.scala 395:97] + node _T_2334 = eq(_T_2333, UInt<1>("h01")) @[ifu_mem_ctl.scala 381:89] + node _T_2335 = bits(_T_2334, 0, 0) @[ifu_mem_ctl.scala 381:97] node _T_2336 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2337 = eq(_T_2336, UInt<2>("h02")) @[ifu_mem_ctl.scala 395:89] - node _T_2338 = bits(_T_2337, 0, 0) @[ifu_mem_ctl.scala 395:97] + node _T_2337 = eq(_T_2336, UInt<2>("h02")) @[ifu_mem_ctl.scala 381:89] + node _T_2338 = bits(_T_2337, 0, 0) @[ifu_mem_ctl.scala 381:97] node _T_2339 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2340 = eq(_T_2339, UInt<2>("h03")) @[ifu_mem_ctl.scala 395:89] - node _T_2341 = bits(_T_2340, 0, 0) @[ifu_mem_ctl.scala 395:97] + node _T_2340 = eq(_T_2339, UInt<2>("h03")) @[ifu_mem_ctl.scala 381:89] + node _T_2341 = bits(_T_2340, 0, 0) @[ifu_mem_ctl.scala 381:97] node _T_2342 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2343 = eq(_T_2342, UInt<3>("h04")) @[ifu_mem_ctl.scala 395:89] - node _T_2344 = bits(_T_2343, 0, 0) @[ifu_mem_ctl.scala 395:97] + node _T_2343 = eq(_T_2342, UInt<3>("h04")) @[ifu_mem_ctl.scala 381:89] + node _T_2344 = bits(_T_2343, 0, 0) @[ifu_mem_ctl.scala 381:97] node _T_2345 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2346 = eq(_T_2345, UInt<3>("h05")) @[ifu_mem_ctl.scala 395:89] - node _T_2347 = bits(_T_2346, 0, 0) @[ifu_mem_ctl.scala 395:97] + node _T_2346 = eq(_T_2345, UInt<3>("h05")) @[ifu_mem_ctl.scala 381:89] + node _T_2347 = bits(_T_2346, 0, 0) @[ifu_mem_ctl.scala 381:97] node _T_2348 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2349 = eq(_T_2348, UInt<3>("h06")) @[ifu_mem_ctl.scala 395:89] - node _T_2350 = bits(_T_2349, 0, 0) @[ifu_mem_ctl.scala 395:97] + node _T_2349 = eq(_T_2348, UInt<3>("h06")) @[ifu_mem_ctl.scala 381:89] + node _T_2350 = bits(_T_2349, 0, 0) @[ifu_mem_ctl.scala 381:97] node _T_2351 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2352 = eq(_T_2351, UInt<3>("h07")) @[ifu_mem_ctl.scala 395:89] - node _T_2353 = bits(_T_2352, 0, 0) @[ifu_mem_ctl.scala 395:97] + node _T_2352 = eq(_T_2351, UInt<3>("h07")) @[ifu_mem_ctl.scala 381:89] + node _T_2353 = bits(_T_2352, 0, 0) @[ifu_mem_ctl.scala 381:97] node _T_2354 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2355 = eq(_T_2354, UInt<4>("h08")) @[ifu_mem_ctl.scala 395:89] - node _T_2356 = bits(_T_2355, 0, 0) @[ifu_mem_ctl.scala 395:97] + node _T_2355 = eq(_T_2354, UInt<4>("h08")) @[ifu_mem_ctl.scala 381:89] + node _T_2356 = bits(_T_2355, 0, 0) @[ifu_mem_ctl.scala 381:97] node _T_2357 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2358 = eq(_T_2357, UInt<4>("h09")) @[ifu_mem_ctl.scala 395:89] - node _T_2359 = bits(_T_2358, 0, 0) @[ifu_mem_ctl.scala 395:97] + node _T_2358 = eq(_T_2357, UInt<4>("h09")) @[ifu_mem_ctl.scala 381:89] + node _T_2359 = bits(_T_2358, 0, 0) @[ifu_mem_ctl.scala 381:97] node _T_2360 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2361 = eq(_T_2360, UInt<4>("h0a")) @[ifu_mem_ctl.scala 395:89] - node _T_2362 = bits(_T_2361, 0, 0) @[ifu_mem_ctl.scala 395:97] + node _T_2361 = eq(_T_2360, UInt<4>("h0a")) @[ifu_mem_ctl.scala 381:89] + node _T_2362 = bits(_T_2361, 0, 0) @[ifu_mem_ctl.scala 381:97] node _T_2363 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2364 = eq(_T_2363, UInt<4>("h0b")) @[ifu_mem_ctl.scala 395:89] - node _T_2365 = bits(_T_2364, 0, 0) @[ifu_mem_ctl.scala 395:97] + node _T_2364 = eq(_T_2363, UInt<4>("h0b")) @[ifu_mem_ctl.scala 381:89] + node _T_2365 = bits(_T_2364, 0, 0) @[ifu_mem_ctl.scala 381:97] node _T_2366 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2367 = eq(_T_2366, UInt<4>("h0c")) @[ifu_mem_ctl.scala 395:89] - node _T_2368 = bits(_T_2367, 0, 0) @[ifu_mem_ctl.scala 395:97] + node _T_2367 = eq(_T_2366, UInt<4>("h0c")) @[ifu_mem_ctl.scala 381:89] + node _T_2368 = bits(_T_2367, 0, 0) @[ifu_mem_ctl.scala 381:97] node _T_2369 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2370 = eq(_T_2369, UInt<4>("h0d")) @[ifu_mem_ctl.scala 395:89] - node _T_2371 = bits(_T_2370, 0, 0) @[ifu_mem_ctl.scala 395:97] + node _T_2370 = eq(_T_2369, UInt<4>("h0d")) @[ifu_mem_ctl.scala 381:89] + node _T_2371 = bits(_T_2370, 0, 0) @[ifu_mem_ctl.scala 381:97] node _T_2372 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2373 = eq(_T_2372, UInt<4>("h0e")) @[ifu_mem_ctl.scala 395:89] - node _T_2374 = bits(_T_2373, 0, 0) @[ifu_mem_ctl.scala 395:97] + node _T_2373 = eq(_T_2372, UInt<4>("h0e")) @[ifu_mem_ctl.scala 381:89] + node _T_2374 = bits(_T_2373, 0, 0) @[ifu_mem_ctl.scala 381:97] node _T_2375 = cat(other_tag, UInt<1>("h01")) @[Cat.scala 29:58] - node _T_2376 = eq(_T_2375, UInt<4>("h0f")) @[ifu_mem_ctl.scala 395:89] - node _T_2377 = bits(_T_2376, 0, 0) @[ifu_mem_ctl.scala 395:97] + node _T_2376 = eq(_T_2375, UInt<4>("h0f")) @[ifu_mem_ctl.scala 381:89] + node _T_2377 = bits(_T_2376, 0, 0) @[ifu_mem_ctl.scala 381:97] node _T_2378 = mux(_T_2332, ic_miss_buff_data[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_2379 = mux(_T_2335, ic_miss_buff_data[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_2380 = mux(_T_2338, ic_miss_buff_data[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -5997,53 +5977,53 @@ circuit quasar_wrapper : wire _T_2409 : UInt<32> @[Mux.scala 27:72] _T_2409 <= _T_2408 @[Mux.scala 27:72] node _T_2410 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2411 = eq(_T_2410, UInt<1>("h00")) @[ifu_mem_ctl.scala 396:66] - node _T_2412 = bits(_T_2411, 0, 0) @[ifu_mem_ctl.scala 396:74] + node _T_2411 = eq(_T_2410, UInt<1>("h00")) @[ifu_mem_ctl.scala 382:66] + node _T_2412 = bits(_T_2411, 0, 0) @[ifu_mem_ctl.scala 382:74] node _T_2413 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2414 = eq(_T_2413, UInt<1>("h01")) @[ifu_mem_ctl.scala 396:66] - node _T_2415 = bits(_T_2414, 0, 0) @[ifu_mem_ctl.scala 396:74] + node _T_2414 = eq(_T_2413, UInt<1>("h01")) @[ifu_mem_ctl.scala 382:66] + node _T_2415 = bits(_T_2414, 0, 0) @[ifu_mem_ctl.scala 382:74] node _T_2416 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2417 = eq(_T_2416, UInt<2>("h02")) @[ifu_mem_ctl.scala 396:66] - node _T_2418 = bits(_T_2417, 0, 0) @[ifu_mem_ctl.scala 396:74] + node _T_2417 = eq(_T_2416, UInt<2>("h02")) @[ifu_mem_ctl.scala 382:66] + node _T_2418 = bits(_T_2417, 0, 0) @[ifu_mem_ctl.scala 382:74] node _T_2419 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2420 = eq(_T_2419, UInt<2>("h03")) @[ifu_mem_ctl.scala 396:66] - node _T_2421 = bits(_T_2420, 0, 0) @[ifu_mem_ctl.scala 396:74] + node _T_2420 = eq(_T_2419, UInt<2>("h03")) @[ifu_mem_ctl.scala 382:66] + node _T_2421 = bits(_T_2420, 0, 0) @[ifu_mem_ctl.scala 382:74] node _T_2422 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2423 = eq(_T_2422, UInt<3>("h04")) @[ifu_mem_ctl.scala 396:66] - node _T_2424 = bits(_T_2423, 0, 0) @[ifu_mem_ctl.scala 396:74] + node _T_2423 = eq(_T_2422, UInt<3>("h04")) @[ifu_mem_ctl.scala 382:66] + node _T_2424 = bits(_T_2423, 0, 0) @[ifu_mem_ctl.scala 382:74] node _T_2425 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2426 = eq(_T_2425, UInt<3>("h05")) @[ifu_mem_ctl.scala 396:66] - node _T_2427 = bits(_T_2426, 0, 0) @[ifu_mem_ctl.scala 396:74] + node _T_2426 = eq(_T_2425, UInt<3>("h05")) @[ifu_mem_ctl.scala 382:66] + node _T_2427 = bits(_T_2426, 0, 0) @[ifu_mem_ctl.scala 382:74] node _T_2428 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2429 = eq(_T_2428, UInt<3>("h06")) @[ifu_mem_ctl.scala 396:66] - node _T_2430 = bits(_T_2429, 0, 0) @[ifu_mem_ctl.scala 396:74] + node _T_2429 = eq(_T_2428, UInt<3>("h06")) @[ifu_mem_ctl.scala 382:66] + node _T_2430 = bits(_T_2429, 0, 0) @[ifu_mem_ctl.scala 382:74] node _T_2431 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2432 = eq(_T_2431, UInt<3>("h07")) @[ifu_mem_ctl.scala 396:66] - node _T_2433 = bits(_T_2432, 0, 0) @[ifu_mem_ctl.scala 396:74] + node _T_2432 = eq(_T_2431, UInt<3>("h07")) @[ifu_mem_ctl.scala 382:66] + node _T_2433 = bits(_T_2432, 0, 0) @[ifu_mem_ctl.scala 382:74] node _T_2434 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2435 = eq(_T_2434, UInt<4>("h08")) @[ifu_mem_ctl.scala 396:66] - node _T_2436 = bits(_T_2435, 0, 0) @[ifu_mem_ctl.scala 396:74] + node _T_2435 = eq(_T_2434, UInt<4>("h08")) @[ifu_mem_ctl.scala 382:66] + node _T_2436 = bits(_T_2435, 0, 0) @[ifu_mem_ctl.scala 382:74] node _T_2437 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2438 = eq(_T_2437, UInt<4>("h09")) @[ifu_mem_ctl.scala 396:66] - node _T_2439 = bits(_T_2438, 0, 0) @[ifu_mem_ctl.scala 396:74] + node _T_2438 = eq(_T_2437, UInt<4>("h09")) @[ifu_mem_ctl.scala 382:66] + node _T_2439 = bits(_T_2438, 0, 0) @[ifu_mem_ctl.scala 382:74] node _T_2440 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2441 = eq(_T_2440, UInt<4>("h0a")) @[ifu_mem_ctl.scala 396:66] - node _T_2442 = bits(_T_2441, 0, 0) @[ifu_mem_ctl.scala 396:74] + node _T_2441 = eq(_T_2440, UInt<4>("h0a")) @[ifu_mem_ctl.scala 382:66] + node _T_2442 = bits(_T_2441, 0, 0) @[ifu_mem_ctl.scala 382:74] node _T_2443 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2444 = eq(_T_2443, UInt<4>("h0b")) @[ifu_mem_ctl.scala 396:66] - node _T_2445 = bits(_T_2444, 0, 0) @[ifu_mem_ctl.scala 396:74] + node _T_2444 = eq(_T_2443, UInt<4>("h0b")) @[ifu_mem_ctl.scala 382:66] + node _T_2445 = bits(_T_2444, 0, 0) @[ifu_mem_ctl.scala 382:74] node _T_2446 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2447 = eq(_T_2446, UInt<4>("h0c")) @[ifu_mem_ctl.scala 396:66] - node _T_2448 = bits(_T_2447, 0, 0) @[ifu_mem_ctl.scala 396:74] + node _T_2447 = eq(_T_2446, UInt<4>("h0c")) @[ifu_mem_ctl.scala 382:66] + node _T_2448 = bits(_T_2447, 0, 0) @[ifu_mem_ctl.scala 382:74] node _T_2449 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2450 = eq(_T_2449, UInt<4>("h0d")) @[ifu_mem_ctl.scala 396:66] - node _T_2451 = bits(_T_2450, 0, 0) @[ifu_mem_ctl.scala 396:74] + node _T_2450 = eq(_T_2449, UInt<4>("h0d")) @[ifu_mem_ctl.scala 382:66] + node _T_2451 = bits(_T_2450, 0, 0) @[ifu_mem_ctl.scala 382:74] node _T_2452 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2453 = eq(_T_2452, UInt<4>("h0e")) @[ifu_mem_ctl.scala 396:66] - node _T_2454 = bits(_T_2453, 0, 0) @[ifu_mem_ctl.scala 396:74] + node _T_2453 = eq(_T_2452, UInt<4>("h0e")) @[ifu_mem_ctl.scala 382:66] + node _T_2454 = bits(_T_2453, 0, 0) @[ifu_mem_ctl.scala 382:74] node _T_2455 = cat(other_tag, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2456 = eq(_T_2455, UInt<4>("h0f")) @[ifu_mem_ctl.scala 396:66] - node _T_2457 = bits(_T_2456, 0, 0) @[ifu_mem_ctl.scala 396:74] + node _T_2456 = eq(_T_2455, UInt<4>("h0f")) @[ifu_mem_ctl.scala 382:66] + node _T_2457 = bits(_T_2456, 0, 0) @[ifu_mem_ctl.scala 382:74] node _T_2458 = mux(_T_2412, ic_miss_buff_data[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_2459 = mux(_T_2415, ic_miss_buff_data[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_2460 = mux(_T_2418, ic_miss_buff_data[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -6078,12 +6058,12 @@ circuit quasar_wrapper : wire _T_2489 : UInt<32> @[Mux.scala 27:72] _T_2489 <= _T_2488 @[Mux.scala 27:72] node _T_2490 = cat(_T_2409, _T_2489) @[Cat.scala 29:58] - ic_miss_buff_half <= _T_2490 @[ifu_mem_ctl.scala 395:21] - node _T_2491 = and(io.ic.tag_perr, sel_ic_data) @[ifu_mem_ctl.scala 398:44] - node _T_2492 = or(ifc_region_acc_fault_final_f, ifc_bus_acc_fault_f) @[ifu_mem_ctl.scala 398:91] - node _T_2493 = eq(_T_2492, UInt<1>("h00")) @[ifu_mem_ctl.scala 398:60] - node _T_2494 = and(_T_2491, _T_2493) @[ifu_mem_ctl.scala 398:58] - ic_rd_parity_final_err <= _T_2494 @[ifu_mem_ctl.scala 398:26] + ic_miss_buff_half <= _T_2490 @[ifu_mem_ctl.scala 381:21] + node _T_2491 = and(io.ic.tag_perr, sel_ic_data) @[ifu_mem_ctl.scala 385:44] + node _T_2492 = or(ifc_region_acc_fault_final_f, ifc_bus_acc_fault_f) @[ifu_mem_ctl.scala 385:91] + node _T_2493 = eq(_T_2492, UInt<1>("h00")) @[ifu_mem_ctl.scala 385:60] + node _T_2494 = and(_T_2491, _T_2493) @[ifu_mem_ctl.scala 385:58] + ic_rd_parity_final_err <= _T_2494 @[ifu_mem_ctl.scala 385:26] wire ifu_ic_rw_int_addr_ff : UInt<7> ifu_ic_rw_int_addr_ff <= UInt<1>("h00") wire perr_sb_write_status : UInt<1> @@ -6096,16 +6076,16 @@ circuit quasar_wrapper : perr_sel_invalidate <= UInt<1>("h00") node _T_2495 = bits(perr_sel_invalidate, 0, 0) @[Bitwise.scala 72:15] node perr_err_inv_way = mux(_T_2495, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_2496 = eq(perr_state, UInt<3>("h03")) @[ifu_mem_ctl.scala 405:34] - iccm_correct_ecc <= _T_2496 @[ifu_mem_ctl.scala 405:20] - node dma_sb_err_state = eq(perr_state, UInt<3>("h04")) @[ifu_mem_ctl.scala 406:37] - wire dma_sb_err_state_ff : UInt<1> @[ifu_mem_ctl.scala 407:33] - node _T_2497 = eq(dma_sb_err_state_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 408:49] - node _T_2498 = and(iccm_correct_ecc, _T_2497) @[ifu_mem_ctl.scala 408:47] - io.iccm.buf_correct_ecc <= _T_2498 @[ifu_mem_ctl.scala 408:27] - reg _T_2499 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 409:58] - _T_2499 <= dma_sb_err_state @[ifu_mem_ctl.scala 409:58] - dma_sb_err_state_ff <= _T_2499 @[ifu_mem_ctl.scala 409:23] + node _T_2496 = eq(perr_state, UInt<3>("h03")) @[ifu_mem_ctl.scala 392:34] + iccm_correct_ecc <= _T_2496 @[ifu_mem_ctl.scala 392:20] + node dma_sb_err_state = eq(perr_state, UInt<3>("h04")) @[ifu_mem_ctl.scala 393:37] + wire dma_sb_err_state_ff : UInt<1> @[ifu_mem_ctl.scala 394:33] + node _T_2497 = eq(dma_sb_err_state_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 395:49] + node _T_2498 = and(iccm_correct_ecc, _T_2497) @[ifu_mem_ctl.scala 395:47] + io.iccm.buf_correct_ecc <= _T_2498 @[ifu_mem_ctl.scala 395:27] + reg _T_2499 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 396:58] + _T_2499 <= dma_sb_err_state @[ifu_mem_ctl.scala 396:58] + dma_sb_err_state_ff <= _T_2499 @[ifu_mem_ctl.scala 396:23] wire perr_nxtstate : UInt<3> perr_nxtstate <= UInt<1>("h00") wire perr_state_en : UInt<1> @@ -6114,179 +6094,179 @@ circuit quasar_wrapper : iccm_error_start <= UInt<1>("h00") node _T_2500 = eq(UInt<3>("h00"), perr_state) @[Conditional.scala 37:30] when _T_2500 : @[Conditional.scala 40:58] - node _T_2501 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 417:106] - node _T_2502 = and(io.dec_mem_ctrl.ifu_ic_error_start, _T_2501) @[ifu_mem_ctl.scala 417:104] - node _T_2503 = bits(_T_2502, 0, 0) @[ifu_mem_ctl.scala 417:127] - node _T_2504 = mux(_T_2503, UInt<3>("h01"), UInt<3>("h02")) @[ifu_mem_ctl.scala 417:67] - node _T_2505 = mux(io.iccm_dma_sb_error, UInt<3>("h04"), _T_2504) @[ifu_mem_ctl.scala 417:27] - perr_nxtstate <= _T_2505 @[ifu_mem_ctl.scala 417:21] - node _T_2506 = or(iccm_error_start, io.dec_mem_ctrl.ifu_ic_error_start) @[ifu_mem_ctl.scala 418:44] - node _T_2507 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 418:84] - node _T_2508 = and(_T_2506, _T_2507) @[ifu_mem_ctl.scala 418:82] - node _T_2509 = or(_T_2508, io.iccm_dma_sb_error) @[ifu_mem_ctl.scala 418:105] - node _T_2510 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 418:131] - node _T_2511 = and(_T_2509, _T_2510) @[ifu_mem_ctl.scala 418:129] - perr_state_en <= _T_2511 @[ifu_mem_ctl.scala 418:21] - perr_sb_write_status <= perr_state_en @[ifu_mem_ctl.scala 419:28] + node _T_2501 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 404:106] + node _T_2502 = and(io.dec_mem_ctrl.ifu_ic_error_start, _T_2501) @[ifu_mem_ctl.scala 404:104] + node _T_2503 = bits(_T_2502, 0, 0) @[ifu_mem_ctl.scala 404:127] + node _T_2504 = mux(_T_2503, UInt<3>("h01"), UInt<3>("h02")) @[ifu_mem_ctl.scala 404:67] + node _T_2505 = mux(io.iccm_dma_sb_error, UInt<3>("h04"), _T_2504) @[ifu_mem_ctl.scala 404:27] + perr_nxtstate <= _T_2505 @[ifu_mem_ctl.scala 404:21] + node _T_2506 = or(iccm_error_start, io.dec_mem_ctrl.ifu_ic_error_start) @[ifu_mem_ctl.scala 405:44] + node _T_2507 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 405:84] + node _T_2508 = and(_T_2506, _T_2507) @[ifu_mem_ctl.scala 405:82] + node _T_2509 = or(_T_2508, io.iccm_dma_sb_error) @[ifu_mem_ctl.scala 405:105] + node _T_2510 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 405:131] + node _T_2511 = and(_T_2509, _T_2510) @[ifu_mem_ctl.scala 405:129] + perr_state_en <= _T_2511 @[ifu_mem_ctl.scala 405:21] + perr_sb_write_status <= perr_state_en @[ifu_mem_ctl.scala 406:28] skip @[Conditional.scala 40:58] else : @[Conditional.scala 39:67] node _T_2512 = eq(UInt<3>("h01"), perr_state) @[Conditional.scala 37:30] when _T_2512 : @[Conditional.scala 39:67] - perr_nxtstate <= UInt<3>("h00") @[ifu_mem_ctl.scala 422:21] - node _T_2513 = or(io.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 423:50] - perr_state_en <= _T_2513 @[ifu_mem_ctl.scala 423:21] - node _T_2514 = and(io.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_flush_err_wb) @[ifu_mem_ctl.scala 424:56] - perr_sel_invalidate <= _T_2514 @[ifu_mem_ctl.scala 424:27] + perr_nxtstate <= UInt<3>("h00") @[ifu_mem_ctl.scala 409:21] + node _T_2513 = or(io.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 410:50] + perr_state_en <= _T_2513 @[ifu_mem_ctl.scala 410:21] + node _T_2514 = and(io.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_flush_err_wb) @[ifu_mem_ctl.scala 411:56] + perr_sel_invalidate <= _T_2514 @[ifu_mem_ctl.scala 411:27] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_2515 = eq(UInt<3>("h02"), perr_state) @[Conditional.scala 37:30] when _T_2515 : @[Conditional.scala 39:67] - node _T_2516 = eq(io.dec_mem_ctrl.dec_tlu_flush_err_wb, UInt<1>("h00")) @[ifu_mem_ctl.scala 427:30] - node _T_2517 = and(_T_2516, io.dec_tlu_flush_lower_wb) @[ifu_mem_ctl.scala 427:68] - node _T_2518 = or(_T_2517, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 427:98] - node _T_2519 = bits(_T_2518, 0, 0) @[ifu_mem_ctl.scala 427:142] - node _T_2520 = mux(_T_2519, UInt<3>("h00"), UInt<3>("h03")) @[ifu_mem_ctl.scala 427:27] - perr_nxtstate <= _T_2520 @[ifu_mem_ctl.scala 427:21] - node _T_2521 = or(io.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 428:50] - perr_state_en <= _T_2521 @[ifu_mem_ctl.scala 428:21] + node _T_2516 = eq(io.dec_mem_ctrl.dec_tlu_flush_err_wb, UInt<1>("h00")) @[ifu_mem_ctl.scala 414:30] + node _T_2517 = and(_T_2516, io.dec_tlu_flush_lower_wb) @[ifu_mem_ctl.scala 414:68] + node _T_2518 = or(_T_2517, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 414:98] + node _T_2519 = bits(_T_2518, 0, 0) @[ifu_mem_ctl.scala 414:142] + node _T_2520 = mux(_T_2519, UInt<3>("h00"), UInt<3>("h03")) @[ifu_mem_ctl.scala 414:27] + perr_nxtstate <= _T_2520 @[ifu_mem_ctl.scala 414:21] + node _T_2521 = or(io.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 415:50] + perr_state_en <= _T_2521 @[ifu_mem_ctl.scala 415:21] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_2522 = eq(UInt<3>("h04"), perr_state) @[Conditional.scala 37:30] when _T_2522 : @[Conditional.scala 39:67] - node _T_2523 = mux(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<3>("h00"), UInt<3>("h03")) @[ifu_mem_ctl.scala 431:27] - perr_nxtstate <= _T_2523 @[ifu_mem_ctl.scala 431:21] - perr_state_en <= UInt<1>("h01") @[ifu_mem_ctl.scala 432:21] + node _T_2523 = mux(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<3>("h00"), UInt<3>("h03")) @[ifu_mem_ctl.scala 418:27] + perr_nxtstate <= _T_2523 @[ifu_mem_ctl.scala 418:21] + perr_state_en <= UInt<1>("h01") @[ifu_mem_ctl.scala 419:21] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_2524 = eq(UInt<3>("h03"), perr_state) @[Conditional.scala 37:30] when _T_2524 : @[Conditional.scala 39:67] - perr_nxtstate <= UInt<3>("h00") @[ifu_mem_ctl.scala 435:21] - perr_state_en <= UInt<1>("h01") @[ifu_mem_ctl.scala 436:21] + perr_nxtstate <= UInt<3>("h00") @[ifu_mem_ctl.scala 422:21] + perr_state_en <= UInt<1>("h01") @[ifu_mem_ctl.scala 423:21] skip @[Conditional.scala 39:67] reg _T_2525 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when perr_state_en : @[Reg.scala 28:19] _T_2525 <= perr_nxtstate @[Reg.scala 28:23] skip @[Reg.scala 28:19] - perr_state <= _T_2525 @[ifu_mem_ctl.scala 439:14] + perr_state <= _T_2525 @[ifu_mem_ctl.scala 426:14] wire err_stop_nxtstate : UInt<2> err_stop_nxtstate <= UInt<1>("h00") wire err_stop_state_en : UInt<1> err_stop_state_en <= UInt<1>("h00") - io.iccm.correction_state <= UInt<1>("h00") @[ifu_mem_ctl.scala 443:28] + io.iccm.correction_state <= UInt<1>("h00") @[ifu_mem_ctl.scala 430:28] node _T_2526 = eq(UInt<2>("h00"), err_stop_state) @[Conditional.scala 37:30] when _T_2526 : @[Conditional.scala 40:58] - err_stop_nxtstate <= UInt<2>("h01") @[ifu_mem_ctl.scala 446:25] - node _T_2527 = eq(perr_state, UInt<3>("h02")) @[ifu_mem_ctl.scala 447:79] - node _T_2528 = and(io.dec_mem_ctrl.dec_tlu_flush_err_wb, _T_2527) @[ifu_mem_ctl.scala 447:65] - node _T_2529 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 447:96] - node _T_2530 = and(_T_2528, _T_2529) @[ifu_mem_ctl.scala 447:94] - err_stop_state_en <= _T_2530 @[ifu_mem_ctl.scala 447:25] + err_stop_nxtstate <= UInt<2>("h01") @[ifu_mem_ctl.scala 433:25] + node _T_2527 = eq(perr_state, UInt<3>("h02")) @[ifu_mem_ctl.scala 434:79] + node _T_2528 = and(io.dec_mem_ctrl.dec_tlu_flush_err_wb, _T_2527) @[ifu_mem_ctl.scala 434:65] + node _T_2529 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 434:96] + node _T_2530 = and(_T_2528, _T_2529) @[ifu_mem_ctl.scala 434:94] + err_stop_state_en <= _T_2530 @[ifu_mem_ctl.scala 434:25] skip @[Conditional.scala 40:58] else : @[Conditional.scala 39:67] node _T_2531 = eq(UInt<2>("h01"), err_stop_state) @[Conditional.scala 37:30] when _T_2531 : @[Conditional.scala 39:67] - node _T_2532 = or(io.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[ifu_mem_ctl.scala 450:59] - node _T_2533 = or(_T_2532, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 450:99] - node _T_2534 = bits(_T_2533, 0, 0) @[ifu_mem_ctl.scala 450:143] - node _T_2535 = eq(io.ifu_fetch_val, UInt<2>("h03")) @[ifu_mem_ctl.scala 451:31] - node _T_2536 = bits(io.ifu_fetch_val, 0, 0) @[ifu_mem_ctl.scala 451:56] - node _T_2537 = and(_T_2536, two_byte_instr) @[ifu_mem_ctl.scala 451:59] - node _T_2538 = or(_T_2535, _T_2537) @[ifu_mem_ctl.scala 451:38] - node _T_2539 = bits(_T_2538, 0, 0) @[ifu_mem_ctl.scala 451:83] - node _T_2540 = bits(io.ifu_fetch_val, 0, 0) @[ifu_mem_ctl.scala 452:31] - node _T_2541 = bits(_T_2540, 0, 0) @[ifu_mem_ctl.scala 452:41] - node _T_2542 = mux(_T_2541, UInt<2>("h02"), UInt<2>("h01")) @[ifu_mem_ctl.scala 452:14] - node _T_2543 = mux(_T_2539, UInt<2>("h03"), _T_2542) @[ifu_mem_ctl.scala 451:12] - node _T_2544 = mux(_T_2534, UInt<2>("h00"), _T_2543) @[ifu_mem_ctl.scala 450:31] - err_stop_nxtstate <= _T_2544 @[ifu_mem_ctl.scala 450:25] - node _T_2545 = or(io.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[ifu_mem_ctl.scala 453:54] - node _T_2546 = bits(io.ifu_fetch_val, 0, 0) @[ifu_mem_ctl.scala 453:112] - node _T_2547 = or(_T_2545, _T_2546) @[ifu_mem_ctl.scala 453:94] - node _T_2548 = or(_T_2547, ifu_bp_hit_taken_q_f) @[ifu_mem_ctl.scala 453:116] - node _T_2549 = or(_T_2548, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 453:139] - err_stop_state_en <= _T_2549 @[ifu_mem_ctl.scala 453:25] - node _T_2550 = bits(io.ifu_fetch_val, 1, 0) @[ifu_mem_ctl.scala 454:43] - node _T_2551 = eq(_T_2550, UInt<2>("h03")) @[ifu_mem_ctl.scala 454:48] - node _T_2552 = bits(io.ifu_fetch_val, 0, 0) @[ifu_mem_ctl.scala 454:75] - node _T_2553 = and(_T_2552, two_byte_instr) @[ifu_mem_ctl.scala 454:79] - node _T_2554 = or(_T_2551, _T_2553) @[ifu_mem_ctl.scala 454:56] - node _T_2555 = or(io.exu_flush_final, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[ifu_mem_ctl.scala 454:122] - node _T_2556 = eq(_T_2555, UInt<1>("h00")) @[ifu_mem_ctl.scala 454:101] - node _T_2557 = and(_T_2554, _T_2556) @[ifu_mem_ctl.scala 454:99] - err_stop_fetch <= _T_2557 @[ifu_mem_ctl.scala 454:22] - io.iccm.correction_state <= UInt<1>("h01") @[ifu_mem_ctl.scala 455:32] + node _T_2532 = or(io.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[ifu_mem_ctl.scala 437:59] + node _T_2533 = or(_T_2532, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 437:99] + node _T_2534 = bits(_T_2533, 0, 0) @[ifu_mem_ctl.scala 437:143] + node _T_2535 = eq(io.ifu_fetch_val, UInt<2>("h03")) @[ifu_mem_ctl.scala 438:31] + node _T_2536 = bits(io.ifu_fetch_val, 0, 0) @[ifu_mem_ctl.scala 438:56] + node _T_2537 = and(_T_2536, two_byte_instr) @[ifu_mem_ctl.scala 438:59] + node _T_2538 = or(_T_2535, _T_2537) @[ifu_mem_ctl.scala 438:38] + node _T_2539 = bits(_T_2538, 0, 0) @[ifu_mem_ctl.scala 438:83] + node _T_2540 = bits(io.ifu_fetch_val, 0, 0) @[ifu_mem_ctl.scala 439:31] + node _T_2541 = bits(_T_2540, 0, 0) @[ifu_mem_ctl.scala 439:41] + node _T_2542 = mux(_T_2541, UInt<2>("h02"), UInt<2>("h01")) @[ifu_mem_ctl.scala 439:14] + node _T_2543 = mux(_T_2539, UInt<2>("h03"), _T_2542) @[ifu_mem_ctl.scala 438:12] + node _T_2544 = mux(_T_2534, UInt<2>("h00"), _T_2543) @[ifu_mem_ctl.scala 437:31] + err_stop_nxtstate <= _T_2544 @[ifu_mem_ctl.scala 437:25] + node _T_2545 = or(io.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[ifu_mem_ctl.scala 440:54] + node _T_2546 = bits(io.ifu_fetch_val, 0, 0) @[ifu_mem_ctl.scala 440:112] + node _T_2547 = or(_T_2545, _T_2546) @[ifu_mem_ctl.scala 440:94] + node _T_2548 = or(_T_2547, ifu_bp_hit_taken_q_f) @[ifu_mem_ctl.scala 440:116] + node _T_2549 = or(_T_2548, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 440:139] + err_stop_state_en <= _T_2549 @[ifu_mem_ctl.scala 440:25] + node _T_2550 = bits(io.ifu_fetch_val, 1, 0) @[ifu_mem_ctl.scala 441:43] + node _T_2551 = eq(_T_2550, UInt<2>("h03")) @[ifu_mem_ctl.scala 441:48] + node _T_2552 = bits(io.ifu_fetch_val, 0, 0) @[ifu_mem_ctl.scala 441:75] + node _T_2553 = and(_T_2552, two_byte_instr) @[ifu_mem_ctl.scala 441:79] + node _T_2554 = or(_T_2551, _T_2553) @[ifu_mem_ctl.scala 441:56] + node _T_2555 = or(io.exu_flush_final, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[ifu_mem_ctl.scala 441:122] + node _T_2556 = eq(_T_2555, UInt<1>("h00")) @[ifu_mem_ctl.scala 441:101] + node _T_2557 = and(_T_2554, _T_2556) @[ifu_mem_ctl.scala 441:99] + err_stop_fetch <= _T_2557 @[ifu_mem_ctl.scala 441:22] + io.iccm.correction_state <= UInt<1>("h01") @[ifu_mem_ctl.scala 442:32] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_2558 = eq(UInt<2>("h02"), err_stop_state) @[Conditional.scala 37:30] when _T_2558 : @[Conditional.scala 39:67] - node _T_2559 = or(io.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[ifu_mem_ctl.scala 458:59] - node _T_2560 = or(_T_2559, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 458:99] - node _T_2561 = bits(_T_2560, 0, 0) @[ifu_mem_ctl.scala 458:137] - node _T_2562 = bits(io.ifu_fetch_val, 0, 0) @[ifu_mem_ctl.scala 459:46] - node _T_2563 = bits(_T_2562, 0, 0) @[ifu_mem_ctl.scala 459:50] - node _T_2564 = mux(_T_2563, UInt<2>("h03"), UInt<2>("h02")) @[ifu_mem_ctl.scala 459:29] - node _T_2565 = mux(_T_2561, UInt<2>("h00"), _T_2564) @[ifu_mem_ctl.scala 458:31] - err_stop_nxtstate <= _T_2565 @[ifu_mem_ctl.scala 458:25] - node _T_2566 = or(io.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[ifu_mem_ctl.scala 460:54] - node _T_2567 = bits(io.ifu_fetch_val, 0, 0) @[ifu_mem_ctl.scala 460:112] - node _T_2568 = or(_T_2566, _T_2567) @[ifu_mem_ctl.scala 460:94] - node _T_2569 = or(_T_2568, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 460:116] - err_stop_state_en <= _T_2569 @[ifu_mem_ctl.scala 460:25] - node _T_2570 = bits(io.ifu_fetch_val, 0, 0) @[ifu_mem_ctl.scala 461:41] - node _T_2571 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 461:47] - node _T_2572 = and(_T_2570, _T_2571) @[ifu_mem_ctl.scala 461:45] - node _T_2573 = eq(io.dec_mem_ctrl.dec_tlu_i0_commit_cmt, UInt<1>("h00")) @[ifu_mem_ctl.scala 461:69] - node _T_2574 = and(_T_2572, _T_2573) @[ifu_mem_ctl.scala 461:67] - err_stop_fetch <= _T_2574 @[ifu_mem_ctl.scala 461:22] - io.iccm.correction_state <= UInt<1>("h01") @[ifu_mem_ctl.scala 462:32] + node _T_2559 = or(io.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[ifu_mem_ctl.scala 445:59] + node _T_2560 = or(_T_2559, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 445:99] + node _T_2561 = bits(_T_2560, 0, 0) @[ifu_mem_ctl.scala 445:137] + node _T_2562 = bits(io.ifu_fetch_val, 0, 0) @[ifu_mem_ctl.scala 446:46] + node _T_2563 = bits(_T_2562, 0, 0) @[ifu_mem_ctl.scala 446:50] + node _T_2564 = mux(_T_2563, UInt<2>("h03"), UInt<2>("h02")) @[ifu_mem_ctl.scala 446:29] + node _T_2565 = mux(_T_2561, UInt<2>("h00"), _T_2564) @[ifu_mem_ctl.scala 445:31] + err_stop_nxtstate <= _T_2565 @[ifu_mem_ctl.scala 445:25] + node _T_2566 = or(io.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[ifu_mem_ctl.scala 447:54] + node _T_2567 = bits(io.ifu_fetch_val, 0, 0) @[ifu_mem_ctl.scala 447:112] + node _T_2568 = or(_T_2566, _T_2567) @[ifu_mem_ctl.scala 447:94] + node _T_2569 = or(_T_2568, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 447:116] + err_stop_state_en <= _T_2569 @[ifu_mem_ctl.scala 447:25] + node _T_2570 = bits(io.ifu_fetch_val, 0, 0) @[ifu_mem_ctl.scala 448:41] + node _T_2571 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 448:47] + node _T_2572 = and(_T_2570, _T_2571) @[ifu_mem_ctl.scala 448:45] + node _T_2573 = eq(io.dec_mem_ctrl.dec_tlu_i0_commit_cmt, UInt<1>("h00")) @[ifu_mem_ctl.scala 448:69] + node _T_2574 = and(_T_2572, _T_2573) @[ifu_mem_ctl.scala 448:67] + err_stop_fetch <= _T_2574 @[ifu_mem_ctl.scala 448:22] + io.iccm.correction_state <= UInt<1>("h01") @[ifu_mem_ctl.scala 449:32] skip @[Conditional.scala 39:67] else : @[Conditional.scala 39:67] node _T_2575 = eq(UInt<2>("h03"), err_stop_state) @[Conditional.scala 37:30] when _T_2575 : @[Conditional.scala 39:67] - node _T_2576 = eq(io.dec_mem_ctrl.dec_tlu_flush_err_wb, UInt<1>("h00")) @[ifu_mem_ctl.scala 465:62] - node _T_2577 = and(io.dec_tlu_flush_lower_wb, _T_2576) @[ifu_mem_ctl.scala 465:60] - node _T_2578 = or(_T_2577, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[ifu_mem_ctl.scala 465:101] - node _T_2579 = or(_T_2578, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 465:141] - node _T_2580 = bits(_T_2579, 0, 0) @[ifu_mem_ctl.scala 465:179] - node _T_2581 = bits(io.dec_mem_ctrl.dec_tlu_flush_err_wb, 0, 0) @[ifu_mem_ctl.scala 466:73] - node _T_2582 = mux(_T_2581, UInt<2>("h01"), UInt<2>("h03")) @[ifu_mem_ctl.scala 466:29] - node _T_2583 = mux(_T_2580, UInt<2>("h00"), _T_2582) @[ifu_mem_ctl.scala 465:31] - err_stop_nxtstate <= _T_2583 @[ifu_mem_ctl.scala 465:25] - node _T_2584 = or(io.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[ifu_mem_ctl.scala 467:54] - node _T_2585 = or(_T_2584, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 467:94] - err_stop_state_en <= _T_2585 @[ifu_mem_ctl.scala 467:25] - err_stop_fetch <= UInt<1>("h01") @[ifu_mem_ctl.scala 468:22] - io.iccm.correction_state <= UInt<1>("h01") @[ifu_mem_ctl.scala 469:32] + node _T_2576 = eq(io.dec_mem_ctrl.dec_tlu_flush_err_wb, UInt<1>("h00")) @[ifu_mem_ctl.scala 452:62] + node _T_2577 = and(io.dec_tlu_flush_lower_wb, _T_2576) @[ifu_mem_ctl.scala 452:60] + node _T_2578 = or(_T_2577, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[ifu_mem_ctl.scala 452:101] + node _T_2579 = or(_T_2578, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 452:141] + node _T_2580 = bits(_T_2579, 0, 0) @[ifu_mem_ctl.scala 452:179] + node _T_2581 = bits(io.dec_mem_ctrl.dec_tlu_flush_err_wb, 0, 0) @[ifu_mem_ctl.scala 453:73] + node _T_2582 = mux(_T_2581, UInt<2>("h01"), UInt<2>("h03")) @[ifu_mem_ctl.scala 453:29] + node _T_2583 = mux(_T_2580, UInt<2>("h00"), _T_2582) @[ifu_mem_ctl.scala 452:31] + err_stop_nxtstate <= _T_2583 @[ifu_mem_ctl.scala 452:25] + node _T_2584 = or(io.dec_tlu_flush_lower_wb, io.dec_mem_ctrl.dec_tlu_i0_commit_cmt) @[ifu_mem_ctl.scala 454:54] + node _T_2585 = or(_T_2584, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 454:94] + err_stop_state_en <= _T_2585 @[ifu_mem_ctl.scala 454:25] + err_stop_fetch <= UInt<1>("h01") @[ifu_mem_ctl.scala 455:22] + io.iccm.correction_state <= UInt<1>("h01") @[ifu_mem_ctl.scala 456:32] skip @[Conditional.scala 39:67] reg _T_2586 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when err_stop_state_en : @[Reg.scala 28:19] _T_2586 <= err_stop_nxtstate @[Reg.scala 28:23] skip @[Reg.scala 28:19] - err_stop_state <= _T_2586 @[ifu_mem_ctl.scala 472:18] - bus_ifu_bus_clk_en <= io.ifu_bus_clk_en @[ifu_mem_ctl.scala 473:22] + err_stop_state <= _T_2586 @[ifu_mem_ctl.scala 459:18] + bus_ifu_bus_clk_en <= io.ifu_bus_clk_en @[ifu_mem_ctl.scala 460:22] inst rvclkhdr_68 of rvclkhdr_68 @[lib.scala 327:22] rvclkhdr_68.clock <= clock rvclkhdr_68.reset <= reset rvclkhdr_68.io.clk <= clock @[lib.scala 328:17] rvclkhdr_68.io.en <= bus_ifu_bus_clk_en @[lib.scala 329:16] rvclkhdr_68.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - node _T_2587 = or(bus_ifu_bus_clk_en, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 475:59] + node _T_2587 = or(bus_ifu_bus_clk_en, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 462:59] inst rvclkhdr_69 of rvclkhdr_69 @[lib.scala 327:22] rvclkhdr_69.clock <= clock rvclkhdr_69.reset <= reset rvclkhdr_69.io.clk <= clock @[lib.scala 328:17] rvclkhdr_69.io.en <= _T_2587 @[lib.scala 329:16] rvclkhdr_69.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - reg bus_ifu_bus_clk_en_ff : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 476:61] - bus_ifu_bus_clk_en_ff <= bus_ifu_bus_clk_en @[ifu_mem_ctl.scala 476:61] - reg _T_2588 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 477:52] - _T_2588 <= scnd_miss_req_in @[ifu_mem_ctl.scala 477:52] - scnd_miss_req_q <= _T_2588 @[ifu_mem_ctl.scala 477:19] - reg scnd_miss_req_ff2 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 478:57] - scnd_miss_req_ff2 <= scnd_miss_req @[ifu_mem_ctl.scala 478:57] - node _T_2589 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 479:39] - node _T_2590 = and(scnd_miss_req_q, _T_2589) @[ifu_mem_ctl.scala 479:36] - scnd_miss_req <= _T_2590 @[ifu_mem_ctl.scala 479:17] + reg bus_ifu_bus_clk_en_ff : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 463:61] + bus_ifu_bus_clk_en_ff <= bus_ifu_bus_clk_en @[ifu_mem_ctl.scala 463:61] + reg _T_2588 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 464:52] + _T_2588 <= scnd_miss_req_in @[ifu_mem_ctl.scala 464:52] + scnd_miss_req_q <= _T_2588 @[ifu_mem_ctl.scala 464:19] + reg scnd_miss_req_ff2 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 465:57] + scnd_miss_req_ff2 <= scnd_miss_req @[ifu_mem_ctl.scala 465:57] + node _T_2589 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 466:39] + node _T_2590 = and(scnd_miss_req_q, _T_2589) @[ifu_mem_ctl.scala 466:36] + scnd_miss_req <= _T_2590 @[ifu_mem_ctl.scala 466:17] wire bus_cmd_req_hold : UInt<1> bus_cmd_req_hold <= UInt<1>("h00") wire ifu_bus_cmd_valid : UInt<1> @@ -6295,90 +6275,110 @@ circuit quasar_wrapper : bus_cmd_beat_count <= UInt<1>("h00") wire ifu_bus_cmd_ready : UInt<1> ifu_bus_cmd_ready <= UInt<1>("h00") - node _T_2591 = or(ic_act_miss_f, bus_cmd_req_hold) @[ifu_mem_ctl.scala 484:45] - node _T_2592 = or(_T_2591, ifu_bus_cmd_valid) @[ifu_mem_ctl.scala 484:64] - node _T_2593 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 484:87] - node _T_2594 = and(_T_2592, _T_2593) @[ifu_mem_ctl.scala 484:85] + node _T_2591 = or(ic_act_miss_f, bus_cmd_req_hold) @[ifu_mem_ctl.scala 471:45] + node _T_2592 = or(_T_2591, ifu_bus_cmd_valid) @[ifu_mem_ctl.scala 471:64] + node _T_2593 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 471:87] + node _T_2594 = and(_T_2592, _T_2593) @[ifu_mem_ctl.scala 471:85] node _T_2595 = mux(UInt<1>("h01"), UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_2596 = eq(bus_cmd_beat_count, _T_2595) @[ifu_mem_ctl.scala 484:146] - node _T_2597 = and(_T_2596, ifu_bus_cmd_valid) @[ifu_mem_ctl.scala 484:177] - node _T_2598 = and(_T_2597, ifu_bus_cmd_ready) @[ifu_mem_ctl.scala 484:197] - node _T_2599 = and(_T_2598, miss_pending) @[ifu_mem_ctl.scala 484:217] - node _T_2600 = eq(_T_2599, UInt<1>("h00")) @[ifu_mem_ctl.scala 484:125] - node ifc_bus_ic_req_ff_in = and(_T_2594, _T_2600) @[ifu_mem_ctl.scala 484:123] - reg _T_2601 : UInt<1>, rvclkhdr_69.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 485:55] - _T_2601 <= ifc_bus_ic_req_ff_in @[ifu_mem_ctl.scala 485:55] - ifu_bus_cmd_valid <= _T_2601 @[ifu_mem_ctl.scala 485:21] + node _T_2596 = eq(bus_cmd_beat_count, _T_2595) @[ifu_mem_ctl.scala 471:146] + node _T_2597 = and(_T_2596, ifu_bus_cmd_valid) @[ifu_mem_ctl.scala 471:177] + node _T_2598 = and(_T_2597, ifu_bus_cmd_ready) @[ifu_mem_ctl.scala 471:197] + node _T_2599 = and(_T_2598, miss_pending) @[ifu_mem_ctl.scala 471:217] + node _T_2600 = eq(_T_2599, UInt<1>("h00")) @[ifu_mem_ctl.scala 471:125] + node ifc_bus_ic_req_ff_in = and(_T_2594, _T_2600) @[ifu_mem_ctl.scala 471:123] + reg _T_2601 : UInt<1>, rvclkhdr_69.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 472:55] + _T_2601 <= ifc_bus_ic_req_ff_in @[ifu_mem_ctl.scala 472:55] + ifu_bus_cmd_valid <= _T_2601 @[ifu_mem_ctl.scala 472:21] wire bus_cmd_sent : UInt<1> bus_cmd_sent <= UInt<1>("h00") - node _T_2602 = or(ic_act_miss_f, bus_cmd_req_hold) @[ifu_mem_ctl.scala 487:39] - node _T_2603 = eq(bus_cmd_sent, UInt<1>("h00")) @[ifu_mem_ctl.scala 487:61] - node _T_2604 = and(_T_2602, _T_2603) @[ifu_mem_ctl.scala 487:59] - node _T_2605 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 487:77] - node bus_cmd_req_in = and(_T_2604, _T_2605) @[ifu_mem_ctl.scala 487:75] - reg _T_2606 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 488:53] - _T_2606 <= bus_cmd_req_in @[ifu_mem_ctl.scala 488:53] - bus_cmd_req_hold <= _T_2606 @[ifu_mem_ctl.scala 488:20] - io.ifu_axi.ar.valid <= ifu_bus_cmd_valid @[ifu_mem_ctl.scala 490:23] + node _T_2602 = or(ic_act_miss_f, bus_cmd_req_hold) @[ifu_mem_ctl.scala 474:39] + node _T_2603 = eq(bus_cmd_sent, UInt<1>("h00")) @[ifu_mem_ctl.scala 474:61] + node _T_2604 = and(_T_2602, _T_2603) @[ifu_mem_ctl.scala 474:59] + node _T_2605 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 474:77] + node bus_cmd_req_in = and(_T_2604, _T_2605) @[ifu_mem_ctl.scala 474:75] + reg _T_2606 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 475:53] + _T_2606 <= bus_cmd_req_in @[ifu_mem_ctl.scala 475:53] + bus_cmd_req_hold <= _T_2606 @[ifu_mem_ctl.scala 475:20] + io.ifu_axi.w.valid <= UInt<1>("h00") @[ifu_mem_ctl.scala 477:22] + io.ifu_axi.w.bits.data <= UInt<1>("h00") @[ifu_mem_ctl.scala 478:26] + io.ifu_axi.aw.bits.qos <= UInt<1>("h00") @[ifu_mem_ctl.scala 479:26] + io.ifu_axi.aw.bits.addr <= UInt<1>("h00") @[ifu_mem_ctl.scala 480:27] + io.ifu_axi.aw.bits.prot <= UInt<1>("h00") @[ifu_mem_ctl.scala 481:27] + io.ifu_axi.aw.bits.len <= UInt<1>("h00") @[ifu_mem_ctl.scala 482:26] + io.ifu_axi.ar.bits.lock <= UInt<1>("h00") @[ifu_mem_ctl.scala 483:27] + io.ifu_axi.aw.bits.region <= UInt<1>("h00") @[ifu_mem_ctl.scala 484:29] + io.ifu_axi.aw.bits.id <= UInt<1>("h00") @[ifu_mem_ctl.scala 485:25] + io.ifu_axi.aw.valid <= UInt<1>("h00") @[ifu_mem_ctl.scala 486:23] + io.ifu_axi.w.bits.strb <= UInt<1>("h00") @[ifu_mem_ctl.scala 487:26] + io.ifu_axi.aw.bits.cache <= UInt<1>("h00") @[ifu_mem_ctl.scala 488:28] + io.ifu_axi.ar.bits.qos <= UInt<1>("h00") @[ifu_mem_ctl.scala 489:26] + io.ifu_axi.aw.bits.lock <= UInt<1>("h00") @[ifu_mem_ctl.scala 490:27] + io.ifu_axi.b.ready <= UInt<1>("h00") @[ifu_mem_ctl.scala 491:22] + io.ifu_axi.ar.bits.len <= UInt<1>("h00") @[ifu_mem_ctl.scala 492:26] + io.ifu_axi.aw.bits.size <= UInt<1>("h00") @[ifu_mem_ctl.scala 493:27] + io.ifu_axi.ar.bits.prot <= UInt<1>("h00") @[ifu_mem_ctl.scala 494:27] + io.ifu_axi.aw.bits.burst <= UInt<1>("h00") @[ifu_mem_ctl.scala 495:28] + io.ifu_axi.w.bits.last <= UInt<1>("h00") @[ifu_mem_ctl.scala 496:26] + io.ifu_axi.ar.valid <= ifu_bus_cmd_valid @[ifu_mem_ctl.scala 497:23] node _T_2607 = bits(ifu_bus_cmd_valid, 0, 0) @[Bitwise.scala 72:15] node _T_2608 = mux(_T_2607, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_2609 = and(bus_rd_addr_count, _T_2608) @[ifu_mem_ctl.scala 491:46] - io.ifu_axi.ar.bits.id <= _T_2609 @[ifu_mem_ctl.scala 491:25] + node _T_2609 = and(bus_rd_addr_count, _T_2608) @[ifu_mem_ctl.scala 498:46] + io.ifu_axi.ar.bits.id <= _T_2609 @[ifu_mem_ctl.scala 498:25] node _T_2610 = cat(ifu_ic_req_addr_f, UInt<3>("h00")) @[Cat.scala 29:58] node _T_2611 = bits(ifu_bus_cmd_valid, 0, 0) @[Bitwise.scala 72:15] node _T_2612 = mux(_T_2611, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_2613 = and(_T_2610, _T_2612) @[ifu_mem_ctl.scala 492:63] - io.ifu_axi.ar.bits.addr <= _T_2613 @[ifu_mem_ctl.scala 492:27] - io.ifu_axi.ar.bits.size <= UInt<3>("h03") @[ifu_mem_ctl.scala 493:27] - io.ifu_axi.ar.bits.cache <= UInt<4>("h0f") @[ifu_mem_ctl.scala 494:28] - node _T_2614 = bits(ifu_ic_req_addr_f, 28, 25) @[ifu_mem_ctl.scala 495:49] - io.ifu_axi.ar.bits.region <= _T_2614 @[ifu_mem_ctl.scala 495:29] - io.ifu_axi.ar.bits.burst <= UInt<1>("h01") @[ifu_mem_ctl.scala 496:28] - io.ifu_axi.r.ready <= UInt<1>("h01") @[ifu_mem_ctl.scala 497:22] - reg ifu_bus_arready_unq_ff : UInt<1>, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 503:57] - ifu_bus_arready_unq_ff <= io.ifu_axi.ar.ready @[ifu_mem_ctl.scala 503:57] - reg ifu_bus_rvalid_unq_ff : UInt<1>, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 504:56] - ifu_bus_rvalid_unq_ff <= io.ifu_axi.r.valid @[ifu_mem_ctl.scala 504:56] - reg ifu_bus_arvalid_ff : UInt<1>, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 505:53] - ifu_bus_arvalid_ff <= io.ifu_axi.ar.valid @[ifu_mem_ctl.scala 505:53] - reg ifu_bus_rresp_ff : UInt, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 506:51] - ifu_bus_rresp_ff <= io.ifu_axi.r.bits.resp @[ifu_mem_ctl.scala 506:51] - reg _T_2615 : UInt, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 507:48] - _T_2615 <= io.ifu_axi.r.bits.data @[ifu_mem_ctl.scala 507:48] - ifu_bus_rdata_ff <= _T_2615 @[ifu_mem_ctl.scala 507:20] - reg _T_2616 : UInt, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 508:46] - _T_2616 <= io.ifu_axi.r.bits.id @[ifu_mem_ctl.scala 508:46] - ifu_bus_rid_ff <= _T_2616 @[ifu_mem_ctl.scala 508:18] - ifu_bus_cmd_ready <= io.ifu_axi.ar.ready @[ifu_mem_ctl.scala 509:21] - ifu_bus_rsp_valid <= io.ifu_axi.r.valid @[ifu_mem_ctl.scala 510:21] - ifu_bus_rsp_ready <= io.ifu_axi.r.ready @[ifu_mem_ctl.scala 511:21] - ifu_bus_rsp_tag <= io.ifu_axi.r.bits.id @[ifu_mem_ctl.scala 512:19] - ic_miss_buff_data_in <= io.ifu_axi.r.bits.data @[ifu_mem_ctl.scala 513:21] - node ifu_bus_rvalid = and(ifu_bus_rsp_valid, bus_ifu_bus_clk_en) @[ifu_mem_ctl.scala 515:42] - node ifu_bus_arready = and(io.ifu_axi.ar.ready, bus_ifu_bus_clk_en) @[ifu_mem_ctl.scala 516:45] - node ifu_bus_arready_ff = and(ifu_bus_arready_unq_ff, bus_ifu_bus_clk_en_ff) @[ifu_mem_ctl.scala 517:51] - node ifu_bus_rvalid_ff = and(ifu_bus_rvalid_unq_ff, bus_ifu_bus_clk_en_ff) @[ifu_mem_ctl.scala 518:49] - node _T_2617 = and(io.ifu_axi.ar.valid, ifu_bus_arready) @[ifu_mem_ctl.scala 519:35] - node _T_2618 = and(_T_2617, miss_pending) @[ifu_mem_ctl.scala 519:53] - node _T_2619 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 519:70] - node _T_2620 = and(_T_2618, _T_2619) @[ifu_mem_ctl.scala 519:68] - bus_cmd_sent <= _T_2620 @[ifu_mem_ctl.scala 519:16] + node _T_2613 = and(_T_2610, _T_2612) @[ifu_mem_ctl.scala 499:63] + io.ifu_axi.ar.bits.addr <= _T_2613 @[ifu_mem_ctl.scala 499:27] + io.ifu_axi.ar.bits.size <= UInt<3>("h03") @[ifu_mem_ctl.scala 500:27] + io.ifu_axi.ar.bits.cache <= UInt<4>("h0f") @[ifu_mem_ctl.scala 501:28] + node _T_2614 = bits(ifu_ic_req_addr_f, 28, 25) @[ifu_mem_ctl.scala 502:49] + io.ifu_axi.ar.bits.region <= _T_2614 @[ifu_mem_ctl.scala 502:29] + io.ifu_axi.ar.bits.burst <= UInt<1>("h01") @[ifu_mem_ctl.scala 503:28] + io.ifu_axi.r.ready <= UInt<1>("h01") @[ifu_mem_ctl.scala 504:22] + reg ifu_bus_arready_unq_ff : UInt<1>, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 510:57] + ifu_bus_arready_unq_ff <= io.ifu_axi.ar.ready @[ifu_mem_ctl.scala 510:57] + reg ifu_bus_rvalid_unq_ff : UInt<1>, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 511:56] + ifu_bus_rvalid_unq_ff <= io.ifu_axi.r.valid @[ifu_mem_ctl.scala 511:56] + reg ifu_bus_arvalid_ff : UInt<1>, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 512:53] + ifu_bus_arvalid_ff <= io.ifu_axi.ar.valid @[ifu_mem_ctl.scala 512:53] + reg ifu_bus_rresp_ff : UInt, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 513:51] + ifu_bus_rresp_ff <= io.ifu_axi.r.bits.resp @[ifu_mem_ctl.scala 513:51] + reg _T_2615 : UInt, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 514:48] + _T_2615 <= io.ifu_axi.r.bits.data @[ifu_mem_ctl.scala 514:48] + ifu_bus_rdata_ff <= _T_2615 @[ifu_mem_ctl.scala 514:20] + reg _T_2616 : UInt, rvclkhdr_68.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 515:46] + _T_2616 <= io.ifu_axi.r.bits.id @[ifu_mem_ctl.scala 515:46] + ifu_bus_rid_ff <= _T_2616 @[ifu_mem_ctl.scala 515:18] + ifu_bus_cmd_ready <= io.ifu_axi.ar.ready @[ifu_mem_ctl.scala 516:21] + ifu_bus_rsp_valid <= io.ifu_axi.r.valid @[ifu_mem_ctl.scala 517:21] + ifu_bus_rsp_ready <= io.ifu_axi.r.ready @[ifu_mem_ctl.scala 518:21] + ifu_bus_rsp_tag <= io.ifu_axi.r.bits.id @[ifu_mem_ctl.scala 519:19] + ic_miss_buff_data_in <= io.ifu_axi.r.bits.data @[ifu_mem_ctl.scala 520:21] + node ifu_bus_rvalid = and(ifu_bus_rsp_valid, bus_ifu_bus_clk_en) @[ifu_mem_ctl.scala 522:42] + node ifu_bus_arready = and(io.ifu_axi.ar.ready, bus_ifu_bus_clk_en) @[ifu_mem_ctl.scala 523:45] + node ifu_bus_arready_ff = and(ifu_bus_arready_unq_ff, bus_ifu_bus_clk_en_ff) @[ifu_mem_ctl.scala 524:51] + node ifu_bus_rvalid_ff = and(ifu_bus_rvalid_unq_ff, bus_ifu_bus_clk_en_ff) @[ifu_mem_ctl.scala 525:49] + node _T_2617 = and(io.ifu_axi.ar.valid, ifu_bus_arready) @[ifu_mem_ctl.scala 527:35] + node _T_2618 = and(_T_2617, miss_pending) @[ifu_mem_ctl.scala 527:53] + node _T_2619 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 527:70] + node _T_2620 = and(_T_2618, _T_2619) @[ifu_mem_ctl.scala 527:68] + bus_cmd_sent <= _T_2620 @[ifu_mem_ctl.scala 527:16] wire bus_last_data_beat : UInt<1> bus_last_data_beat <= UInt<1>("h00") - node _T_2621 = eq(bus_last_data_beat, UInt<1>("h00")) @[ifu_mem_ctl.scala 521:50] - node _T_2622 = and(bus_ifu_wr_en_ff, _T_2621) @[ifu_mem_ctl.scala 521:48] - node _T_2623 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 521:72] - node bus_inc_data_beat_cnt = and(_T_2622, _T_2623) @[ifu_mem_ctl.scala 521:70] - node _T_2624 = and(bus_ifu_wr_en_ff, bus_last_data_beat) @[ifu_mem_ctl.scala 522:68] - node _T_2625 = or(ic_act_miss_f, _T_2624) @[ifu_mem_ctl.scala 522:48] - node bus_reset_data_beat_cnt = or(_T_2625, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 522:91] - node _T_2626 = eq(bus_inc_data_beat_cnt, UInt<1>("h00")) @[ifu_mem_ctl.scala 523:32] - node _T_2627 = eq(bus_reset_data_beat_cnt, UInt<1>("h00")) @[ifu_mem_ctl.scala 523:57] - node bus_hold_data_beat_cnt = and(_T_2626, _T_2627) @[ifu_mem_ctl.scala 523:55] + node _T_2621 = eq(bus_last_data_beat, UInt<1>("h00")) @[ifu_mem_ctl.scala 529:50] + node _T_2622 = and(bus_ifu_wr_en_ff, _T_2621) @[ifu_mem_ctl.scala 529:48] + node _T_2623 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 529:72] + node bus_inc_data_beat_cnt = and(_T_2622, _T_2623) @[ifu_mem_ctl.scala 529:70] + node _T_2624 = and(bus_ifu_wr_en_ff, bus_last_data_beat) @[ifu_mem_ctl.scala 530:68] + node _T_2625 = or(ic_act_miss_f, _T_2624) @[ifu_mem_ctl.scala 530:48] + node bus_reset_data_beat_cnt = or(_T_2625, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 530:91] + node _T_2626 = eq(bus_inc_data_beat_cnt, UInt<1>("h00")) @[ifu_mem_ctl.scala 531:32] + node _T_2627 = eq(bus_reset_data_beat_cnt, UInt<1>("h00")) @[ifu_mem_ctl.scala 531:57] + node bus_hold_data_beat_cnt = and(_T_2626, _T_2627) @[ifu_mem_ctl.scala 531:55] wire bus_data_beat_count : UInt<3> bus_data_beat_count <= UInt<1>("h00") - node _T_2628 = add(bus_data_beat_count, UInt<1>("h01")) @[ifu_mem_ctl.scala 525:115] - node _T_2629 = tail(_T_2628, 1) @[ifu_mem_ctl.scala 525:115] + node _T_2628 = add(bus_data_beat_count, UInt<1>("h01")) @[ifu_mem_ctl.scala 533:115] + node _T_2629 = tail(_T_2628, 1) @[ifu_mem_ctl.scala 533:115] node _T_2630 = mux(bus_reset_data_beat_cnt, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_2631 = mux(bus_inc_data_beat_cnt, _T_2629, UInt<1>("h00")) @[Mux.scala 27:72] node _T_2632 = mux(bus_hold_data_beat_cnt, bus_data_beat_count, UInt<1>("h00")) @[Mux.scala 27:72] @@ -6386,48 +6386,48 @@ circuit quasar_wrapper : node _T_2634 = or(_T_2633, _T_2632) @[Mux.scala 27:72] wire _T_2635 : UInt<3> @[Mux.scala 27:72] _T_2635 <= _T_2634 @[Mux.scala 27:72] - bus_new_data_beat_count <= _T_2635 @[ifu_mem_ctl.scala 525:27] - reg _T_2636 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 526:56] - _T_2636 <= bus_new_data_beat_count @[ifu_mem_ctl.scala 526:56] - bus_data_beat_count <= _T_2636 @[ifu_mem_ctl.scala 526:23] - node _T_2637 = and(bus_ifu_wr_en_ff, bus_last_data_beat) @[ifu_mem_ctl.scala 527:49] - node _T_2638 = eq(scnd_miss_req, UInt<1>("h00")) @[ifu_mem_ctl.scala 527:73] - node _T_2639 = and(_T_2637, _T_2638) @[ifu_mem_ctl.scala 527:71] - node _T_2640 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 527:116] - node _T_2641 = and(last_data_recieved_ff, _T_2640) @[ifu_mem_ctl.scala 527:114] - node last_data_recieved_in = or(_T_2639, _T_2641) @[ifu_mem_ctl.scala 527:89] - reg _T_2642 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 528:58] - _T_2642 <= last_data_recieved_in @[ifu_mem_ctl.scala 528:58] - last_data_recieved_ff <= _T_2642 @[ifu_mem_ctl.scala 528:25] - node _T_2643 = eq(miss_pending, UInt<1>("h00")) @[ifu_mem_ctl.scala 530:35] - node _T_2644 = bits(imb_ff, 4, 2) @[ifu_mem_ctl.scala 530:56] - node _T_2645 = bits(imb_scnd_ff, 4, 2) @[ifu_mem_ctl.scala 531:39] - node _T_2646 = add(bus_rd_addr_count, UInt<1>("h01")) @[ifu_mem_ctl.scala 532:45] - node _T_2647 = tail(_T_2646, 1) @[ifu_mem_ctl.scala 532:45] - node _T_2648 = mux(bus_cmd_sent, _T_2647, bus_rd_addr_count) @[ifu_mem_ctl.scala 532:12] - node _T_2649 = mux(scnd_miss_req_q, _T_2645, _T_2648) @[ifu_mem_ctl.scala 531:10] - node bus_new_rd_addr_count = mux(_T_2643, _T_2644, _T_2649) @[ifu_mem_ctl.scala 530:34] - reg _T_2650 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 533:55] - _T_2650 <= bus_new_rd_addr_count @[ifu_mem_ctl.scala 533:55] - bus_rd_addr_count <= _T_2650 @[ifu_mem_ctl.scala 533:21] - node _T_2651 = and(ifu_bus_cmd_valid, ifu_bus_cmd_ready) @[ifu_mem_ctl.scala 535:48] - node _T_2652 = and(_T_2651, miss_pending) @[ifu_mem_ctl.scala 535:68] - node _T_2653 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 535:85] - node bus_inc_cmd_beat_cnt = and(_T_2652, _T_2653) @[ifu_mem_ctl.scala 535:83] - node _T_2654 = eq(uncacheable_miss_in, UInt<1>("h00")) @[ifu_mem_ctl.scala 536:51] - node _T_2655 = and(ic_act_miss_f, _T_2654) @[ifu_mem_ctl.scala 536:49] - node bus_reset_cmd_beat_cnt_0 = or(_T_2655, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 536:73] - node bus_reset_cmd_beat_cnt_secondlast = and(ic_act_miss_f, uncacheable_miss_in) @[ifu_mem_ctl.scala 537:57] - node _T_2656 = eq(bus_inc_cmd_beat_cnt, UInt<1>("h00")) @[ifu_mem_ctl.scala 538:31] - node _T_2657 = or(ic_act_miss_f, scnd_miss_req) @[ifu_mem_ctl.scala 538:71] - node _T_2658 = or(_T_2657, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 538:87] - node _T_2659 = eq(_T_2658, UInt<1>("h00")) @[ifu_mem_ctl.scala 538:55] - node bus_hold_cmd_beat_cnt = and(_T_2656, _T_2659) @[ifu_mem_ctl.scala 538:53] - node _T_2660 = or(bus_inc_cmd_beat_cnt, ic_act_miss_f) @[ifu_mem_ctl.scala 539:46] - node bus_cmd_beat_en = or(_T_2660, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 539:62] - node _T_2661 = bits(bus_reset_cmd_beat_cnt_secondlast, 0, 0) @[ifu_mem_ctl.scala 540:107] - node _T_2662 = add(bus_cmd_beat_count, UInt<1>("h01")) @[ifu_mem_ctl.scala 541:46] - node _T_2663 = tail(_T_2662, 1) @[ifu_mem_ctl.scala 541:46] + bus_new_data_beat_count <= _T_2635 @[ifu_mem_ctl.scala 533:27] + reg _T_2636 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 534:56] + _T_2636 <= bus_new_data_beat_count @[ifu_mem_ctl.scala 534:56] + bus_data_beat_count <= _T_2636 @[ifu_mem_ctl.scala 534:23] + node _T_2637 = and(bus_ifu_wr_en_ff, bus_last_data_beat) @[ifu_mem_ctl.scala 535:49] + node _T_2638 = eq(scnd_miss_req, UInt<1>("h00")) @[ifu_mem_ctl.scala 535:73] + node _T_2639 = and(_T_2637, _T_2638) @[ifu_mem_ctl.scala 535:71] + node _T_2640 = eq(ic_act_miss_f, UInt<1>("h00")) @[ifu_mem_ctl.scala 535:116] + node _T_2641 = and(last_data_recieved_ff, _T_2640) @[ifu_mem_ctl.scala 535:114] + node last_data_recieved_in = or(_T_2639, _T_2641) @[ifu_mem_ctl.scala 535:89] + reg _T_2642 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 536:58] + _T_2642 <= last_data_recieved_in @[ifu_mem_ctl.scala 536:58] + last_data_recieved_ff <= _T_2642 @[ifu_mem_ctl.scala 536:25] + node _T_2643 = eq(miss_pending, UInt<1>("h00")) @[ifu_mem_ctl.scala 538:35] + node _T_2644 = bits(imb_ff, 4, 2) @[ifu_mem_ctl.scala 538:56] + node _T_2645 = bits(imb_scnd_ff, 4, 2) @[ifu_mem_ctl.scala 539:39] + node _T_2646 = add(bus_rd_addr_count, UInt<1>("h01")) @[ifu_mem_ctl.scala 540:45] + node _T_2647 = tail(_T_2646, 1) @[ifu_mem_ctl.scala 540:45] + node _T_2648 = mux(bus_cmd_sent, _T_2647, bus_rd_addr_count) @[ifu_mem_ctl.scala 540:12] + node _T_2649 = mux(scnd_miss_req_q, _T_2645, _T_2648) @[ifu_mem_ctl.scala 539:10] + node bus_new_rd_addr_count = mux(_T_2643, _T_2644, _T_2649) @[ifu_mem_ctl.scala 538:34] + reg _T_2650 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 541:55] + _T_2650 <= bus_new_rd_addr_count @[ifu_mem_ctl.scala 541:55] + bus_rd_addr_count <= _T_2650 @[ifu_mem_ctl.scala 541:21] + node _T_2651 = and(ifu_bus_cmd_valid, ifu_bus_cmd_ready) @[ifu_mem_ctl.scala 543:48] + node _T_2652 = and(_T_2651, miss_pending) @[ifu_mem_ctl.scala 543:68] + node _T_2653 = eq(io.dec_mem_ctrl.dec_tlu_force_halt, UInt<1>("h00")) @[ifu_mem_ctl.scala 543:85] + node bus_inc_cmd_beat_cnt = and(_T_2652, _T_2653) @[ifu_mem_ctl.scala 543:83] + node _T_2654 = eq(uncacheable_miss_in, UInt<1>("h00")) @[ifu_mem_ctl.scala 544:51] + node _T_2655 = and(ic_act_miss_f, _T_2654) @[ifu_mem_ctl.scala 544:49] + node bus_reset_cmd_beat_cnt_0 = or(_T_2655, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 544:73] + node bus_reset_cmd_beat_cnt_secondlast = and(ic_act_miss_f, uncacheable_miss_in) @[ifu_mem_ctl.scala 545:57] + node _T_2656 = eq(bus_inc_cmd_beat_cnt, UInt<1>("h00")) @[ifu_mem_ctl.scala 546:31] + node _T_2657 = or(ic_act_miss_f, scnd_miss_req) @[ifu_mem_ctl.scala 546:71] + node _T_2658 = or(_T_2657, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 546:87] + node _T_2659 = eq(_T_2658, UInt<1>("h00")) @[ifu_mem_ctl.scala 546:55] + node bus_hold_cmd_beat_cnt = and(_T_2656, _T_2659) @[ifu_mem_ctl.scala 546:53] + node _T_2660 = or(bus_inc_cmd_beat_cnt, ic_act_miss_f) @[ifu_mem_ctl.scala 547:46] + node bus_cmd_beat_en = or(_T_2660, io.dec_mem_ctrl.dec_tlu_force_halt) @[ifu_mem_ctl.scala 547:62] + node _T_2661 = bits(bus_reset_cmd_beat_cnt_secondlast, 0, 0) @[ifu_mem_ctl.scala 548:107] + node _T_2662 = add(bus_cmd_beat_count, UInt<1>("h01")) @[ifu_mem_ctl.scala 549:46] + node _T_2663 = tail(_T_2662, 1) @[ifu_mem_ctl.scala 549:46] node _T_2664 = mux(bus_reset_cmd_beat_cnt_0, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_2665 = mux(_T_2661, UInt<3>("h06"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_2666 = mux(bus_inc_cmd_beat_cnt, _T_2663, UInt<1>("h00")) @[Mux.scala 27:72] @@ -6441,84 +6441,84 @@ circuit quasar_wrapper : when bus_cmd_beat_en : @[Reg.scala 28:19] _T_2671 <= bus_new_cmd_beat_count @[Reg.scala 28:23] skip @[Reg.scala 28:19] - bus_cmd_beat_count <= _T_2671 @[ifu_mem_ctl.scala 542:22] - node _T_2672 = eq(bus_data_beat_count, UInt<1>("h01")) @[ifu_mem_ctl.scala 543:69] - node _T_2673 = andr(bus_data_beat_count) @[ifu_mem_ctl.scala 543:101] - node _T_2674 = mux(uncacheable_miss_ff, _T_2672, _T_2673) @[ifu_mem_ctl.scala 543:28] - bus_last_data_beat <= _T_2674 @[ifu_mem_ctl.scala 543:22] - node _T_2675 = and(ifu_bus_rvalid, miss_pending) @[ifu_mem_ctl.scala 544:35] - bus_ifu_wr_en <= _T_2675 @[ifu_mem_ctl.scala 544:17] - node _T_2676 = and(ifu_bus_rvalid_ff, miss_pending) @[ifu_mem_ctl.scala 545:41] - bus_ifu_wr_en_ff <= _T_2676 @[ifu_mem_ctl.scala 545:20] - node _T_2677 = and(ifu_bus_rvalid_ff, miss_pending) @[ifu_mem_ctl.scala 546:44] - node _T_2678 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 546:61] - node _T_2679 = and(_T_2677, _T_2678) @[ifu_mem_ctl.scala 546:59] - node _T_2680 = orr(ifu_bus_rresp_ff) @[ifu_mem_ctl.scala 546:103] - node _T_2681 = eq(_T_2680, UInt<1>("h00")) @[ifu_mem_ctl.scala 546:84] - node _T_2682 = and(_T_2679, _T_2681) @[ifu_mem_ctl.scala 546:82] - node _T_2683 = and(_T_2682, write_ic_16_bytes) @[ifu_mem_ctl.scala 546:108] - bus_ifu_wr_en_ff_q <= _T_2683 @[ifu_mem_ctl.scala 546:22] - node _T_2684 = and(ifu_bus_rvalid_ff, miss_pending) @[ifu_mem_ctl.scala 547:51] - node _T_2685 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 547:68] - node bus_ifu_wr_en_ff_wo_err = and(_T_2684, _T_2685) @[ifu_mem_ctl.scala 547:66] - reg ic_act_miss_f_delayed : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 548:61] - ic_act_miss_f_delayed <= ic_act_miss_f @[ifu_mem_ctl.scala 548:61] - node _T_2686 = eq(miss_state, UInt<3>("h01")) @[ifu_mem_ctl.scala 549:66] - node _T_2687 = and(ic_act_miss_f_delayed, _T_2686) @[ifu_mem_ctl.scala 549:53] - node _T_2688 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 549:86] - node _T_2689 = and(_T_2687, _T_2688) @[ifu_mem_ctl.scala 549:84] - reset_tag_valid_for_miss <= _T_2689 @[ifu_mem_ctl.scala 549:28] - node _T_2690 = orr(io.ifu_axi.r.bits.resp) @[ifu_mem_ctl.scala 550:47] - node _T_2691 = and(_T_2690, ifu_bus_rvalid) @[ifu_mem_ctl.scala 550:50] - node _T_2692 = and(_T_2691, miss_pending) @[ifu_mem_ctl.scala 550:68] - bus_ifu_wr_data_error <= _T_2692 @[ifu_mem_ctl.scala 550:25] - node _T_2693 = orr(ifu_bus_rresp_ff) @[ifu_mem_ctl.scala 551:48] - node _T_2694 = and(_T_2693, ifu_bus_rvalid_ff) @[ifu_mem_ctl.scala 551:52] - node _T_2695 = and(_T_2694, miss_pending) @[ifu_mem_ctl.scala 551:73] - bus_ifu_wr_data_error_ff <= _T_2695 @[ifu_mem_ctl.scala 551:28] + bus_cmd_beat_count <= _T_2671 @[ifu_mem_ctl.scala 550:22] + node _T_2672 = eq(bus_data_beat_count, UInt<1>("h01")) @[ifu_mem_ctl.scala 551:69] + node _T_2673 = andr(bus_data_beat_count) @[ifu_mem_ctl.scala 551:101] + node _T_2674 = mux(uncacheable_miss_ff, _T_2672, _T_2673) @[ifu_mem_ctl.scala 551:28] + bus_last_data_beat <= _T_2674 @[ifu_mem_ctl.scala 551:22] + node _T_2675 = and(ifu_bus_rvalid, miss_pending) @[ifu_mem_ctl.scala 552:35] + bus_ifu_wr_en <= _T_2675 @[ifu_mem_ctl.scala 552:17] + node _T_2676 = and(ifu_bus_rvalid_ff, miss_pending) @[ifu_mem_ctl.scala 553:41] + bus_ifu_wr_en_ff <= _T_2676 @[ifu_mem_ctl.scala 553:20] + node _T_2677 = and(ifu_bus_rvalid_ff, miss_pending) @[ifu_mem_ctl.scala 554:44] + node _T_2678 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 554:61] + node _T_2679 = and(_T_2677, _T_2678) @[ifu_mem_ctl.scala 554:59] + node _T_2680 = orr(ifu_bus_rresp_ff) @[ifu_mem_ctl.scala 554:103] + node _T_2681 = eq(_T_2680, UInt<1>("h00")) @[ifu_mem_ctl.scala 554:84] + node _T_2682 = and(_T_2679, _T_2681) @[ifu_mem_ctl.scala 554:82] + node _T_2683 = and(_T_2682, write_ic_16_bytes) @[ifu_mem_ctl.scala 554:108] + bus_ifu_wr_en_ff_q <= _T_2683 @[ifu_mem_ctl.scala 554:22] + node _T_2684 = and(ifu_bus_rvalid_ff, miss_pending) @[ifu_mem_ctl.scala 555:51] + node _T_2685 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 555:68] + node bus_ifu_wr_en_ff_wo_err = and(_T_2684, _T_2685) @[ifu_mem_ctl.scala 555:66] + reg ic_act_miss_f_delayed : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 556:61] + ic_act_miss_f_delayed <= ic_act_miss_f @[ifu_mem_ctl.scala 556:61] + node _T_2686 = eq(miss_state, UInt<3>("h01")) @[ifu_mem_ctl.scala 557:66] + node _T_2687 = and(ic_act_miss_f_delayed, _T_2686) @[ifu_mem_ctl.scala 557:53] + node _T_2688 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 557:86] + node _T_2689 = and(_T_2687, _T_2688) @[ifu_mem_ctl.scala 557:84] + reset_tag_valid_for_miss <= _T_2689 @[ifu_mem_ctl.scala 557:28] + node _T_2690 = orr(io.ifu_axi.r.bits.resp) @[ifu_mem_ctl.scala 558:47] + node _T_2691 = and(_T_2690, ifu_bus_rvalid) @[ifu_mem_ctl.scala 558:50] + node _T_2692 = and(_T_2691, miss_pending) @[ifu_mem_ctl.scala 558:68] + bus_ifu_wr_data_error <= _T_2692 @[ifu_mem_ctl.scala 558:25] + node _T_2693 = orr(ifu_bus_rresp_ff) @[ifu_mem_ctl.scala 559:48] + node _T_2694 = and(_T_2693, ifu_bus_rvalid_ff) @[ifu_mem_ctl.scala 559:52] + node _T_2695 = and(_T_2694, miss_pending) @[ifu_mem_ctl.scala 559:73] + bus_ifu_wr_data_error_ff <= _T_2695 @[ifu_mem_ctl.scala 559:28] wire ifc_dma_access_ok_d : UInt<1> ifc_dma_access_ok_d <= UInt<1>("h00") - reg ifc_dma_access_ok_prev : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 553:62] - ifc_dma_access_ok_prev <= ifc_dma_access_ok_d @[ifu_mem_ctl.scala 553:62] - node _T_2696 = or(ic_crit_wd_rdy_new_in, ic_crit_wd_rdy_new_ff) @[ifu_mem_ctl.scala 554:43] - ic_crit_wd_rdy <= _T_2696 @[ifu_mem_ctl.scala 554:18] - node _T_2697 = and(bus_last_data_beat, bus_ifu_wr_en_ff) @[ifu_mem_ctl.scala 555:35] - last_beat <= _T_2697 @[ifu_mem_ctl.scala 555:13] - reset_beat_cnt <= bus_reset_data_beat_cnt @[ifu_mem_ctl.scala 556:18] - node _T_2698 = eq(iccm_correct_ecc, UInt<1>("h00")) @[ifu_mem_ctl.scala 558:50] - node _T_2699 = and(io.ifc_dma_access_ok, _T_2698) @[ifu_mem_ctl.scala 558:47] - node _T_2700 = eq(io.iccm_dma_sb_error, UInt<1>("h00")) @[ifu_mem_ctl.scala 558:70] - node _T_2701 = and(_T_2699, _T_2700) @[ifu_mem_ctl.scala 558:68] - ifc_dma_access_ok_d <= _T_2701 @[ifu_mem_ctl.scala 558:23] - node _T_2702 = eq(iccm_correct_ecc, UInt<1>("h00")) @[ifu_mem_ctl.scala 559:54] - node _T_2703 = and(io.ifc_dma_access_ok, _T_2702) @[ifu_mem_ctl.scala 559:51] - node _T_2704 = and(_T_2703, ifc_dma_access_ok_prev) @[ifu_mem_ctl.scala 559:72] - node _T_2705 = eq(perr_state, UInt<3>("h00")) @[ifu_mem_ctl.scala 559:111] - node _T_2706 = and(_T_2704, _T_2705) @[ifu_mem_ctl.scala 559:97] - node _T_2707 = eq(io.iccm_dma_sb_error, UInt<1>("h00")) @[ifu_mem_ctl.scala 559:129] - node ifc_dma_access_q_ok = and(_T_2706, _T_2707) @[ifu_mem_ctl.scala 559:127] - io.iccm_ready <= ifc_dma_access_q_ok @[ifu_mem_ctl.scala 560:17] - reg _T_2708 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 561:51] - _T_2708 <= io.dma_mem_ctl.dma_iccm_req @[ifu_mem_ctl.scala 561:51] - dma_iccm_req_f <= _T_2708 @[ifu_mem_ctl.scala 561:18] - node _T_2709 = and(ifc_dma_access_q_ok, io.dma_mem_ctl.dma_iccm_req) @[ifu_mem_ctl.scala 562:40] - node _T_2710 = and(_T_2709, io.dma_mem_ctl.dma_mem_write) @[ifu_mem_ctl.scala 562:70] - node _T_2711 = or(_T_2710, iccm_correct_ecc) @[ifu_mem_ctl.scala 562:103] - io.iccm.wren <= _T_2711 @[ifu_mem_ctl.scala 562:16] - node _T_2712 = and(ifc_dma_access_q_ok, io.dma_mem_ctl.dma_iccm_req) @[ifu_mem_ctl.scala 563:40] - node _T_2713 = eq(io.dma_mem_ctl.dma_mem_write, UInt<1>("h00")) @[ifu_mem_ctl.scala 563:72] - node _T_2714 = and(_T_2712, _T_2713) @[ifu_mem_ctl.scala 563:70] - node _T_2715 = and(io.ifc_iccm_access_bf, io.ifc_fetch_req_bf) @[ifu_mem_ctl.scala 563:128] - node _T_2716 = or(_T_2714, _T_2715) @[ifu_mem_ctl.scala 563:103] - io.iccm.rden <= _T_2716 @[ifu_mem_ctl.scala 563:16] - node _T_2717 = and(ifc_dma_access_q_ok, io.dma_mem_ctl.dma_iccm_req) @[ifu_mem_ctl.scala 564:43] - node _T_2718 = eq(io.dma_mem_ctl.dma_mem_write, UInt<1>("h00")) @[ifu_mem_ctl.scala 564:75] - node iccm_dma_rden = and(_T_2717, _T_2718) @[ifu_mem_ctl.scala 564:73] + reg ifc_dma_access_ok_prev : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 561:62] + ifc_dma_access_ok_prev <= ifc_dma_access_ok_d @[ifu_mem_ctl.scala 561:62] + node _T_2696 = or(ic_crit_wd_rdy_new_in, ic_crit_wd_rdy_new_ff) @[ifu_mem_ctl.scala 562:43] + ic_crit_wd_rdy <= _T_2696 @[ifu_mem_ctl.scala 562:18] + node _T_2697 = and(bus_last_data_beat, bus_ifu_wr_en_ff) @[ifu_mem_ctl.scala 563:35] + last_beat <= _T_2697 @[ifu_mem_ctl.scala 563:13] + reset_beat_cnt <= bus_reset_data_beat_cnt @[ifu_mem_ctl.scala 564:18] + node _T_2698 = eq(iccm_correct_ecc, UInt<1>("h00")) @[ifu_mem_ctl.scala 566:50] + node _T_2699 = and(io.ifc_dma_access_ok, _T_2698) @[ifu_mem_ctl.scala 566:47] + node _T_2700 = eq(io.iccm_dma_sb_error, UInt<1>("h00")) @[ifu_mem_ctl.scala 566:70] + node _T_2701 = and(_T_2699, _T_2700) @[ifu_mem_ctl.scala 566:68] + ifc_dma_access_ok_d <= _T_2701 @[ifu_mem_ctl.scala 566:23] + node _T_2702 = eq(iccm_correct_ecc, UInt<1>("h00")) @[ifu_mem_ctl.scala 567:54] + node _T_2703 = and(io.ifc_dma_access_ok, _T_2702) @[ifu_mem_ctl.scala 567:51] + node _T_2704 = and(_T_2703, ifc_dma_access_ok_prev) @[ifu_mem_ctl.scala 567:72] + node _T_2705 = eq(perr_state, UInt<3>("h00")) @[ifu_mem_ctl.scala 567:111] + node _T_2706 = and(_T_2704, _T_2705) @[ifu_mem_ctl.scala 567:97] + node _T_2707 = eq(io.iccm_dma_sb_error, UInt<1>("h00")) @[ifu_mem_ctl.scala 567:129] + node ifc_dma_access_q_ok = and(_T_2706, _T_2707) @[ifu_mem_ctl.scala 567:127] + io.iccm_ready <= ifc_dma_access_q_ok @[ifu_mem_ctl.scala 568:17] + reg _T_2708 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 569:51] + _T_2708 <= io.dma_mem_ctl.dma_iccm_req @[ifu_mem_ctl.scala 569:51] + dma_iccm_req_f <= _T_2708 @[ifu_mem_ctl.scala 569:18] + node _T_2709 = and(ifc_dma_access_q_ok, io.dma_mem_ctl.dma_iccm_req) @[ifu_mem_ctl.scala 570:40] + node _T_2710 = and(_T_2709, io.dma_mem_ctl.dma_mem_write) @[ifu_mem_ctl.scala 570:70] + node _T_2711 = or(_T_2710, iccm_correct_ecc) @[ifu_mem_ctl.scala 570:103] + io.iccm.wren <= _T_2711 @[ifu_mem_ctl.scala 570:16] + node _T_2712 = and(ifc_dma_access_q_ok, io.dma_mem_ctl.dma_iccm_req) @[ifu_mem_ctl.scala 571:40] + node _T_2713 = eq(io.dma_mem_ctl.dma_mem_write, UInt<1>("h00")) @[ifu_mem_ctl.scala 571:72] + node _T_2714 = and(_T_2712, _T_2713) @[ifu_mem_ctl.scala 571:70] + node _T_2715 = and(io.ifc_iccm_access_bf, io.ifc_fetch_req_bf) @[ifu_mem_ctl.scala 571:128] + node _T_2716 = or(_T_2714, _T_2715) @[ifu_mem_ctl.scala 571:103] + io.iccm.rden <= _T_2716 @[ifu_mem_ctl.scala 571:16] + node _T_2717 = and(ifc_dma_access_q_ok, io.dma_mem_ctl.dma_iccm_req) @[ifu_mem_ctl.scala 572:43] + node _T_2718 = eq(io.dma_mem_ctl.dma_mem_write, UInt<1>("h00")) @[ifu_mem_ctl.scala 572:75] + node iccm_dma_rden = and(_T_2717, _T_2718) @[ifu_mem_ctl.scala 572:73] node _T_2719 = bits(io.dma_mem_ctl.dma_iccm_req, 0, 0) @[Bitwise.scala 72:15] node _T_2720 = mux(_T_2719, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_2721 = and(_T_2720, io.dma_mem_ctl.dma_mem_sz) @[ifu_mem_ctl.scala 565:59] - io.iccm.wr_size <= _T_2721 @[ifu_mem_ctl.scala 565:19] - node _T_2722 = bits(io.dma_mem_ctl.dma_mem_wdata, 63, 32) @[ifu_mem_ctl.scala 567:66] + node _T_2721 = and(_T_2720, io.dma_mem_ctl.dma_mem_sz) @[ifu_mem_ctl.scala 573:59] + io.iccm.wr_size <= _T_2721 @[ifu_mem_ctl.scala 573:19] + node _T_2722 = bits(io.dma_mem_ctl.dma_mem_wdata, 63, 32) @[ifu_mem_ctl.scala 575:66] node _T_2723 = bits(_T_2722, 0, 0) @[lib.scala 103:58] node _T_2724 = bits(_T_2722, 1, 1) @[lib.scala 103:58] node _T_2725 = bits(_T_2722, 3, 3) @[lib.scala 103:58] @@ -6702,7 +6702,7 @@ circuit quasar_wrapper : node _T_2903 = xorr(_T_2901) @[lib.scala 111:23] node _T_2904 = xor(_T_2902, _T_2903) @[lib.scala 111:18] node _T_2905 = cat(_T_2904, _T_2901) @[Cat.scala 29:58] - node _T_2906 = bits(io.dma_mem_ctl.dma_mem_wdata, 31, 0) @[ifu_mem_ctl.scala 567:117] + node _T_2906 = bits(io.dma_mem_ctl.dma_mem_wdata, 31, 0) @[ifu_mem_ctl.scala 575:117] node _T_2907 = bits(_T_2906, 0, 0) @[lib.scala 103:58] node _T_2908 = bits(_T_2906, 1, 1) @[lib.scala 103:58] node _T_2909 = bits(_T_2906, 3, 3) @[lib.scala 103:58] @@ -6889,90 +6889,90 @@ circuit quasar_wrapper : node dma_mem_ecc = cat(_T_2905, _T_3089) @[Cat.scala 29:58] wire iccm_ecc_corr_data_ff : UInt<39> iccm_ecc_corr_data_ff <= UInt<1>("h00") - node _T_3090 = and(ifc_dma_access_q_ok, io.dma_mem_ctl.dma_iccm_req) @[ifu_mem_ctl.scala 569:67] - node _T_3091 = eq(_T_3090, UInt<1>("h00")) @[ifu_mem_ctl.scala 569:45] - node _T_3092 = and(iccm_correct_ecc, _T_3091) @[ifu_mem_ctl.scala 569:43] + node _T_3090 = and(ifc_dma_access_q_ok, io.dma_mem_ctl.dma_iccm_req) @[ifu_mem_ctl.scala 577:67] + node _T_3091 = eq(_T_3090, UInt<1>("h00")) @[ifu_mem_ctl.scala 577:45] + node _T_3092 = and(iccm_correct_ecc, _T_3091) @[ifu_mem_ctl.scala 577:43] node _T_3093 = cat(iccm_ecc_corr_data_ff, iccm_ecc_corr_data_ff) @[Cat.scala 29:58] - node _T_3094 = bits(dma_mem_ecc, 13, 7) @[ifu_mem_ctl.scala 570:20] - node _T_3095 = bits(io.dma_mem_ctl.dma_mem_wdata, 63, 32) @[ifu_mem_ctl.scala 570:55] - node _T_3096 = bits(dma_mem_ecc, 6, 0) @[ifu_mem_ctl.scala 570:75] - node _T_3097 = bits(io.dma_mem_ctl.dma_mem_wdata, 31, 0) @[ifu_mem_ctl.scala 570:110] + node _T_3094 = bits(dma_mem_ecc, 13, 7) @[ifu_mem_ctl.scala 578:20] + node _T_3095 = bits(io.dma_mem_ctl.dma_mem_wdata, 63, 32) @[ifu_mem_ctl.scala 578:55] + node _T_3096 = bits(dma_mem_ecc, 6, 0) @[ifu_mem_ctl.scala 578:75] + node _T_3097 = bits(io.dma_mem_ctl.dma_mem_wdata, 31, 0) @[ifu_mem_ctl.scala 578:110] node _T_3098 = cat(_T_3096, _T_3097) @[Cat.scala 29:58] node _T_3099 = cat(_T_3094, _T_3095) @[Cat.scala 29:58] node _T_3100 = cat(_T_3099, _T_3098) @[Cat.scala 29:58] - node _T_3101 = mux(_T_3092, _T_3093, _T_3100) @[ifu_mem_ctl.scala 569:25] - io.iccm.wr_data <= _T_3101 @[ifu_mem_ctl.scala 569:19] - wire iccm_corrected_data : UInt<32>[2] @[ifu_mem_ctl.scala 571:33] - iccm_corrected_data[0] <= UInt<1>("h00") @[ifu_mem_ctl.scala 572:26] - iccm_corrected_data[1] <= UInt<1>("h00") @[ifu_mem_ctl.scala 573:26] + node _T_3101 = mux(_T_3092, _T_3093, _T_3100) @[ifu_mem_ctl.scala 577:25] + io.iccm.wr_data <= _T_3101 @[ifu_mem_ctl.scala 577:19] + wire iccm_corrected_data : UInt<32>[2] @[ifu_mem_ctl.scala 579:33] + iccm_corrected_data[0] <= UInt<1>("h00") @[ifu_mem_ctl.scala 580:26] + iccm_corrected_data[1] <= UInt<1>("h00") @[ifu_mem_ctl.scala 581:26] wire dma_mem_addr_ff : UInt<2> dma_mem_addr_ff <= UInt<1>("h00") - node _T_3102 = bits(dma_mem_addr_ff, 0, 0) @[ifu_mem_ctl.scala 575:51] - node _T_3103 = bits(_T_3102, 0, 0) @[ifu_mem_ctl.scala 575:55] - node iccm_dma_rdata_1_muxed = mux(_T_3103, iccm_corrected_data[0], iccm_corrected_data[1]) @[ifu_mem_ctl.scala 575:35] + node _T_3102 = bits(dma_mem_addr_ff, 0, 0) @[ifu_mem_ctl.scala 583:51] + node _T_3103 = bits(_T_3102, 0, 0) @[ifu_mem_ctl.scala 583:55] + node iccm_dma_rdata_1_muxed = mux(_T_3103, iccm_corrected_data[0], iccm_corrected_data[1]) @[ifu_mem_ctl.scala 583:35] wire iccm_double_ecc_error : UInt<2> iccm_double_ecc_error <= UInt<1>("h00") - node iccm_dma_ecc_error_in = orr(iccm_double_ecc_error) @[ifu_mem_ctl.scala 577:53] + node iccm_dma_ecc_error_in = orr(iccm_double_ecc_error) @[ifu_mem_ctl.scala 585:53] node _T_3104 = cat(io.dma_mem_ctl.dma_mem_addr, io.dma_mem_ctl.dma_mem_addr) @[Cat.scala 29:58] node _T_3105 = cat(iccm_dma_rdata_1_muxed, iccm_corrected_data[0]) @[Cat.scala 29:58] - node iccm_dma_rdata_in = mux(iccm_dma_ecc_error_in, _T_3104, _T_3105) @[ifu_mem_ctl.scala 578:30] - reg dma_mem_tag_ff : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 579:54] - dma_mem_tag_ff <= io.dma_mem_ctl.dma_mem_tag @[ifu_mem_ctl.scala 579:54] - reg iccm_dma_rtag_temp : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 580:74] - iccm_dma_rtag_temp <= dma_mem_tag_ff @[ifu_mem_ctl.scala 580:74] - io.iccm_dma_rtag <= iccm_dma_rtag_temp @[ifu_mem_ctl.scala 581:20] - node _T_3106 = bits(io.dma_mem_ctl.dma_mem_addr, 3, 2) @[ifu_mem_ctl.scala 583:81] - reg _T_3107 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 583:53] - _T_3107 <= _T_3106 @[ifu_mem_ctl.scala 583:53] - dma_mem_addr_ff <= _T_3107 @[ifu_mem_ctl.scala 583:19] - reg iccm_dma_rvalid_in : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 584:59] - iccm_dma_rvalid_in <= iccm_dma_rden @[ifu_mem_ctl.scala 584:59] - reg iccm_dma_rvalid_temp : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 585:76] - iccm_dma_rvalid_temp <= iccm_dma_rvalid_in @[ifu_mem_ctl.scala 585:76] - io.iccm_dma_rvalid <= iccm_dma_rvalid_temp @[ifu_mem_ctl.scala 586:22] - reg iccm_dma_ecc_error : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 587:74] - iccm_dma_ecc_error <= iccm_dma_ecc_error_in @[ifu_mem_ctl.scala 587:74] - io.iccm_dma_ecc_error <= iccm_dma_ecc_error @[ifu_mem_ctl.scala 588:25] - reg iccm_dma_rdata_temp : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 589:75] - iccm_dma_rdata_temp <= iccm_dma_rdata_in @[ifu_mem_ctl.scala 589:75] - io.iccm_dma_rdata <= iccm_dma_rdata_temp @[ifu_mem_ctl.scala 590:21] + node iccm_dma_rdata_in = mux(iccm_dma_ecc_error_in, _T_3104, _T_3105) @[ifu_mem_ctl.scala 586:30] + reg dma_mem_tag_ff : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 587:54] + dma_mem_tag_ff <= io.dma_mem_ctl.dma_mem_tag @[ifu_mem_ctl.scala 587:54] + reg iccm_dma_rtag_temp : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 588:74] + iccm_dma_rtag_temp <= dma_mem_tag_ff @[ifu_mem_ctl.scala 588:74] + io.iccm_dma_rtag <= iccm_dma_rtag_temp @[ifu_mem_ctl.scala 589:20] + node _T_3106 = bits(io.dma_mem_ctl.dma_mem_addr, 3, 2) @[ifu_mem_ctl.scala 591:81] + reg _T_3107 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 591:53] + _T_3107 <= _T_3106 @[ifu_mem_ctl.scala 591:53] + dma_mem_addr_ff <= _T_3107 @[ifu_mem_ctl.scala 591:19] + reg iccm_dma_rvalid_in : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 592:59] + iccm_dma_rvalid_in <= iccm_dma_rden @[ifu_mem_ctl.scala 592:59] + reg iccm_dma_rvalid_temp : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 593:76] + iccm_dma_rvalid_temp <= iccm_dma_rvalid_in @[ifu_mem_ctl.scala 593:76] + io.iccm_dma_rvalid <= iccm_dma_rvalid_temp @[ifu_mem_ctl.scala 594:22] + reg iccm_dma_ecc_error : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 595:74] + iccm_dma_ecc_error <= iccm_dma_ecc_error_in @[ifu_mem_ctl.scala 595:74] + io.iccm_dma_ecc_error <= iccm_dma_ecc_error @[ifu_mem_ctl.scala 596:25] + reg iccm_dma_rdata_temp : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 597:75] + iccm_dma_rdata_temp <= iccm_dma_rdata_in @[ifu_mem_ctl.scala 597:75] + io.iccm_dma_rdata <= iccm_dma_rdata_temp @[ifu_mem_ctl.scala 598:21] wire iccm_ecc_corr_index_ff : UInt<14> iccm_ecc_corr_index_ff <= UInt<1>("h00") - node _T_3108 = and(ifc_dma_access_q_ok, io.dma_mem_ctl.dma_iccm_req) @[ifu_mem_ctl.scala 592:46] - node _T_3109 = eq(iccm_correct_ecc, UInt<1>("h00")) @[ifu_mem_ctl.scala 592:79] - node _T_3110 = and(_T_3108, _T_3109) @[ifu_mem_ctl.scala 592:77] - node _T_3111 = bits(io.dma_mem_ctl.dma_mem_addr, 15, 1) @[ifu_mem_ctl.scala 592:125] - node _T_3112 = and(ifc_dma_access_q_ok, io.dma_mem_ctl.dma_iccm_req) @[ifu_mem_ctl.scala 593:31] - node _T_3113 = eq(_T_3112, UInt<1>("h00")) @[ifu_mem_ctl.scala 593:9] - node _T_3114 = and(_T_3113, iccm_correct_ecc) @[ifu_mem_ctl.scala 593:62] + node _T_3108 = and(ifc_dma_access_q_ok, io.dma_mem_ctl.dma_iccm_req) @[ifu_mem_ctl.scala 600:46] + node _T_3109 = eq(iccm_correct_ecc, UInt<1>("h00")) @[ifu_mem_ctl.scala 600:79] + node _T_3110 = and(_T_3108, _T_3109) @[ifu_mem_ctl.scala 600:77] + node _T_3111 = bits(io.dma_mem_ctl.dma_mem_addr, 15, 1) @[ifu_mem_ctl.scala 600:125] + node _T_3112 = and(ifc_dma_access_q_ok, io.dma_mem_ctl.dma_iccm_req) @[ifu_mem_ctl.scala 601:31] + node _T_3113 = eq(_T_3112, UInt<1>("h00")) @[ifu_mem_ctl.scala 601:9] + node _T_3114 = and(_T_3113, iccm_correct_ecc) @[ifu_mem_ctl.scala 601:62] node _T_3115 = cat(iccm_ecc_corr_index_ff, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_3116 = bits(io.ifc_fetch_addr_bf, 14, 0) @[ifu_mem_ctl.scala 593:136] - node _T_3117 = mux(_T_3114, _T_3115, _T_3116) @[ifu_mem_ctl.scala 593:8] - node _T_3118 = mux(_T_3110, _T_3111, _T_3117) @[ifu_mem_ctl.scala 592:25] - io.iccm.rw_addr <= _T_3118 @[ifu_mem_ctl.scala 592:19] + node _T_3116 = bits(io.ifc_fetch_addr_bf, 14, 0) @[ifu_mem_ctl.scala 601:136] + node _T_3117 = mux(_T_3114, _T_3115, _T_3116) @[ifu_mem_ctl.scala 601:8] + node _T_3118 = mux(_T_3110, _T_3111, _T_3117) @[ifu_mem_ctl.scala 600:25] + io.iccm.rw_addr <= _T_3118 @[ifu_mem_ctl.scala 600:19] node ic_fetch_val_int_f = cat(UInt<2>("h00"), io.ic_fetch_val_f) @[Cat.scala 29:58] - node _T_3119 = bits(ifu_fetch_addr_int_f, 0, 0) @[ifu_mem_ctl.scala 595:76] - node ic_fetch_val_shift_right = dshl(ic_fetch_val_int_f, _T_3119) @[ifu_mem_ctl.scala 595:53] - node _T_3120 = bits(ic_fetch_val_shift_right, 1, 0) @[ifu_mem_ctl.scala 598:75] - node _T_3121 = orr(_T_3120) @[ifu_mem_ctl.scala 598:91] - node _T_3122 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 598:97] - node _T_3123 = and(_T_3121, _T_3122) @[ifu_mem_ctl.scala 598:95] - node _T_3124 = and(_T_3123, fetch_req_iccm_f) @[ifu_mem_ctl.scala 598:117] - node _T_3125 = or(_T_3124, iccm_dma_rvalid_in) @[ifu_mem_ctl.scala 598:134] - node _T_3126 = eq(io.dec_mem_ctrl.dec_tlu_core_ecc_disable, UInt<1>("h00")) @[ifu_mem_ctl.scala 598:158] - node _T_3127 = and(_T_3125, _T_3126) @[ifu_mem_ctl.scala 598:156] - node _T_3128 = bits(ic_fetch_val_shift_right, 3, 2) @[ifu_mem_ctl.scala 598:75] - node _T_3129 = orr(_T_3128) @[ifu_mem_ctl.scala 598:91] - node _T_3130 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 598:97] - node _T_3131 = and(_T_3129, _T_3130) @[ifu_mem_ctl.scala 598:95] - node _T_3132 = and(_T_3131, fetch_req_iccm_f) @[ifu_mem_ctl.scala 598:117] - node _T_3133 = or(_T_3132, iccm_dma_rvalid_in) @[ifu_mem_ctl.scala 598:134] - node _T_3134 = eq(io.dec_mem_ctrl.dec_tlu_core_ecc_disable, UInt<1>("h00")) @[ifu_mem_ctl.scala 598:158] - node _T_3135 = and(_T_3133, _T_3134) @[ifu_mem_ctl.scala 598:156] + node _T_3119 = bits(ifu_fetch_addr_int_f, 0, 0) @[ifu_mem_ctl.scala 603:76] + node ic_fetch_val_shift_right = dshl(ic_fetch_val_int_f, _T_3119) @[ifu_mem_ctl.scala 603:53] + node _T_3120 = bits(ic_fetch_val_shift_right, 1, 0) @[ifu_mem_ctl.scala 606:75] + node _T_3121 = orr(_T_3120) @[ifu_mem_ctl.scala 606:91] + node _T_3122 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 606:97] + node _T_3123 = and(_T_3121, _T_3122) @[ifu_mem_ctl.scala 606:95] + node _T_3124 = and(_T_3123, fetch_req_iccm_f) @[ifu_mem_ctl.scala 606:117] + node _T_3125 = or(_T_3124, iccm_dma_rvalid_in) @[ifu_mem_ctl.scala 606:134] + node _T_3126 = eq(io.dec_mem_ctrl.dec_tlu_core_ecc_disable, UInt<1>("h00")) @[ifu_mem_ctl.scala 606:158] + node _T_3127 = and(_T_3125, _T_3126) @[ifu_mem_ctl.scala 606:156] + node _T_3128 = bits(ic_fetch_val_shift_right, 3, 2) @[ifu_mem_ctl.scala 606:75] + node _T_3129 = orr(_T_3128) @[ifu_mem_ctl.scala 606:91] + node _T_3130 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 606:97] + node _T_3131 = and(_T_3129, _T_3130) @[ifu_mem_ctl.scala 606:95] + node _T_3132 = and(_T_3131, fetch_req_iccm_f) @[ifu_mem_ctl.scala 606:117] + node _T_3133 = or(_T_3132, iccm_dma_rvalid_in) @[ifu_mem_ctl.scala 606:134] + node _T_3134 = eq(io.dec_mem_ctrl.dec_tlu_core_ecc_disable, UInt<1>("h00")) @[ifu_mem_ctl.scala 606:158] + node _T_3135 = and(_T_3133, _T_3134) @[ifu_mem_ctl.scala 606:156] node iccm_ecc_word_enable = cat(_T_3135, _T_3127) @[Cat.scala 29:58] - node _T_3136 = bits(iccm_ecc_word_enable, 0, 0) @[ifu_mem_ctl.scala 599:73] - node _T_3137 = bits(io.iccm.rd_data_ecc, 31, 0) @[ifu_mem_ctl.scala 599:93] - node _T_3138 = bits(io.iccm.rd_data_ecc, 38, 32) @[ifu_mem_ctl.scala 599:128] + node _T_3136 = bits(iccm_ecc_word_enable, 0, 0) @[ifu_mem_ctl.scala 607:73] + node _T_3137 = bits(io.iccm.rd_data_ecc, 31, 0) @[ifu_mem_ctl.scala 607:93] + node _T_3138 = bits(io.iccm.rd_data_ecc, 38, 32) @[ifu_mem_ctl.scala 607:128] wire _T_3139 : UInt<1>[18] @[lib.scala 157:18] wire _T_3140 : UInt<1>[18] @[lib.scala 158:18] wire _T_3141 : UInt<1>[18] @[lib.scala 159:18] @@ -7484,9 +7484,9 @@ circuit quasar_wrapper : node _T_3518 = cat(_T_3510, _T_3511) @[Cat.scala 29:58] node _T_3519 = cat(_T_3518, _T_3512) @[Cat.scala 29:58] node _T_3520 = cat(_T_3519, _T_3517) @[Cat.scala 29:58] - node _T_3521 = bits(iccm_ecc_word_enable, 1, 1) @[ifu_mem_ctl.scala 599:73] - node _T_3522 = bits(io.iccm.rd_data_ecc, 70, 39) @[ifu_mem_ctl.scala 599:93] - node _T_3523 = bits(io.iccm.rd_data_ecc, 77, 71) @[ifu_mem_ctl.scala 599:128] + node _T_3521 = bits(iccm_ecc_word_enable, 1, 1) @[ifu_mem_ctl.scala 607:73] + node _T_3522 = bits(io.iccm.rd_data_ecc, 70, 39) @[ifu_mem_ctl.scala 607:93] + node _T_3523 = bits(io.iccm.rd_data_ecc, 77, 71) @[ifu_mem_ctl.scala 607:128] wire _T_3524 : UInt<1>[18] @[lib.scala 157:18] wire _T_3525 : UInt<1>[18] @[lib.scala 158:18] wire _T_3526 : UInt<1>[18] @[lib.scala 159:18] @@ -7998,191 +7998,191 @@ circuit quasar_wrapper : node _T_3903 = cat(_T_3895, _T_3896) @[Cat.scala 29:58] node _T_3904 = cat(_T_3903, _T_3897) @[Cat.scala 29:58] node _T_3905 = cat(_T_3904, _T_3902) @[Cat.scala 29:58] - wire iccm_corrected_ecc : UInt<7>[2] @[ifu_mem_ctl.scala 600:32] - wire _T_3906 : UInt<7>[2] @[ifu_mem_ctl.scala 601:32] - _T_3906[0] <= _T_3520 @[ifu_mem_ctl.scala 601:32] - _T_3906[1] <= _T_3905 @[ifu_mem_ctl.scala 601:32] - iccm_corrected_ecc[0] <= _T_3906[0] @[ifu_mem_ctl.scala 601:22] - iccm_corrected_ecc[1] <= _T_3906[1] @[ifu_mem_ctl.scala 601:22] - wire _T_3907 : UInt<32>[2] @[ifu_mem_ctl.scala 602:33] - _T_3907[0] <= _T_3506 @[ifu_mem_ctl.scala 602:33] - _T_3907[1] <= _T_3891 @[ifu_mem_ctl.scala 602:33] - iccm_corrected_data[0] <= _T_3907[0] @[ifu_mem_ctl.scala 602:23] - iccm_corrected_data[1] <= _T_3907[1] @[ifu_mem_ctl.scala 602:23] + wire iccm_corrected_ecc : UInt<7>[2] @[ifu_mem_ctl.scala 608:32] + wire _T_3906 : UInt<7>[2] @[ifu_mem_ctl.scala 609:32] + _T_3906[0] <= _T_3520 @[ifu_mem_ctl.scala 609:32] + _T_3906[1] <= _T_3905 @[ifu_mem_ctl.scala 609:32] + iccm_corrected_ecc[0] <= _T_3906[0] @[ifu_mem_ctl.scala 609:22] + iccm_corrected_ecc[1] <= _T_3906[1] @[ifu_mem_ctl.scala 609:22] + wire _T_3907 : UInt<32>[2] @[ifu_mem_ctl.scala 610:33] + _T_3907[0] <= _T_3506 @[ifu_mem_ctl.scala 610:33] + _T_3907[1] <= _T_3891 @[ifu_mem_ctl.scala 610:33] + iccm_corrected_data[0] <= _T_3907[0] @[ifu_mem_ctl.scala 610:23] + iccm_corrected_data[1] <= _T_3907[1] @[ifu_mem_ctl.scala 610:23] node _T_3908 = cat(_T_3736, _T_3351) @[Cat.scala 29:58] - iccm_single_ecc_error <= _T_3908 @[ifu_mem_ctl.scala 603:25] + iccm_single_ecc_error <= _T_3908 @[ifu_mem_ctl.scala 611:25] node _T_3909 = cat(_T_3741, _T_3356) @[Cat.scala 29:58] - iccm_double_ecc_error <= _T_3909 @[ifu_mem_ctl.scala 604:25] - node _T_3910 = orr(iccm_single_ecc_error) @[ifu_mem_ctl.scala 605:71] - node _T_3911 = and(_T_3910, ifc_iccm_access_f) @[ifu_mem_ctl.scala 605:75] - node _T_3912 = and(_T_3911, ifc_fetch_req_f) @[ifu_mem_ctl.scala 605:95] - io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err <= _T_3912 @[ifu_mem_ctl.scala 605:46] - node _T_3913 = orr(iccm_double_ecc_error) @[ifu_mem_ctl.scala 606:54] - node _T_3914 = and(_T_3913, ifc_iccm_access_f) @[ifu_mem_ctl.scala 606:58] - io.iccm_rd_ecc_double_err <= _T_3914 @[ifu_mem_ctl.scala 606:29] - node _T_3915 = bits(iccm_single_ecc_error, 0, 0) @[ifu_mem_ctl.scala 607:60] - node _T_3916 = bits(_T_3915, 0, 0) @[ifu_mem_ctl.scala 607:64] - node iccm_corrected_data_f_mux = mux(_T_3916, iccm_corrected_data[0], iccm_corrected_data[1]) @[ifu_mem_ctl.scala 607:38] - node _T_3917 = bits(iccm_single_ecc_error, 0, 0) @[ifu_mem_ctl.scala 608:59] - node _T_3918 = bits(_T_3917, 0, 0) @[ifu_mem_ctl.scala 608:63] - node iccm_corrected_ecc_f_mux = mux(_T_3918, iccm_corrected_ecc[0], iccm_corrected_ecc[1]) @[ifu_mem_ctl.scala 608:37] + iccm_double_ecc_error <= _T_3909 @[ifu_mem_ctl.scala 612:25] + node _T_3910 = orr(iccm_single_ecc_error) @[ifu_mem_ctl.scala 613:71] + node _T_3911 = and(_T_3910, ifc_iccm_access_f) @[ifu_mem_ctl.scala 613:75] + node _T_3912 = and(_T_3911, ifc_fetch_req_f) @[ifu_mem_ctl.scala 613:95] + io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err <= _T_3912 @[ifu_mem_ctl.scala 613:46] + node _T_3913 = orr(iccm_double_ecc_error) @[ifu_mem_ctl.scala 614:54] + node _T_3914 = and(_T_3913, ifc_iccm_access_f) @[ifu_mem_ctl.scala 614:58] + io.iccm_rd_ecc_double_err <= _T_3914 @[ifu_mem_ctl.scala 614:29] + node _T_3915 = bits(iccm_single_ecc_error, 0, 0) @[ifu_mem_ctl.scala 615:60] + node _T_3916 = bits(_T_3915, 0, 0) @[ifu_mem_ctl.scala 615:64] + node iccm_corrected_data_f_mux = mux(_T_3916, iccm_corrected_data[0], iccm_corrected_data[1]) @[ifu_mem_ctl.scala 615:38] + node _T_3917 = bits(iccm_single_ecc_error, 0, 0) @[ifu_mem_ctl.scala 616:59] + node _T_3918 = bits(_T_3917, 0, 0) @[ifu_mem_ctl.scala 616:63] + node iccm_corrected_ecc_f_mux = mux(_T_3918, iccm_corrected_ecc[0], iccm_corrected_ecc[1]) @[ifu_mem_ctl.scala 616:37] wire iccm_rd_ecc_single_err_ff : UInt<1> iccm_rd_ecc_single_err_ff <= UInt<1>("h00") - node _T_3919 = eq(iccm_rd_ecc_single_err_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 610:93] - node _T_3920 = and(io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err, _T_3919) @[ifu_mem_ctl.scala 610:91] - node _T_3921 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 610:123] - node _T_3922 = and(_T_3920, _T_3921) @[ifu_mem_ctl.scala 610:121] - node iccm_ecc_write_status = or(_T_3922, io.iccm_dma_sb_error) @[ifu_mem_ctl.scala 610:144] - node _T_3923 = or(io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err, iccm_rd_ecc_single_err_ff) @[ifu_mem_ctl.scala 611:84] - node _T_3924 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 611:115] - node iccm_rd_ecc_single_err_hold_in = and(_T_3923, _T_3924) @[ifu_mem_ctl.scala 611:113] - iccm_error_start <= io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err @[ifu_mem_ctl.scala 612:20] + node _T_3919 = eq(iccm_rd_ecc_single_err_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 618:93] + node _T_3920 = and(io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err, _T_3919) @[ifu_mem_ctl.scala 618:91] + node _T_3921 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 618:123] + node _T_3922 = and(_T_3920, _T_3921) @[ifu_mem_ctl.scala 618:121] + node iccm_ecc_write_status = or(_T_3922, io.iccm_dma_sb_error) @[ifu_mem_ctl.scala 618:144] + node _T_3923 = or(io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err, iccm_rd_ecc_single_err_ff) @[ifu_mem_ctl.scala 619:84] + node _T_3924 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_mem_ctl.scala 619:115] + node iccm_rd_ecc_single_err_hold_in = and(_T_3923, _T_3924) @[ifu_mem_ctl.scala 619:113] + iccm_error_start <= io.dec_mem_ctrl.ifu_iccm_rd_ecc_single_err @[ifu_mem_ctl.scala 620:20] wire iccm_rw_addr_f : UInt<14> iccm_rw_addr_f <= UInt<1>("h00") - node _T_3925 = bits(iccm_single_ecc_error, 0, 0) @[ifu_mem_ctl.scala 614:57] - node _T_3926 = bits(_T_3925, 0, 0) @[ifu_mem_ctl.scala 614:67] - node _T_3927 = add(iccm_rw_addr_f, UInt<1>("h01")) @[ifu_mem_ctl.scala 614:102] - node _T_3928 = tail(_T_3927, 1) @[ifu_mem_ctl.scala 614:102] - node iccm_ecc_corr_index_in = mux(_T_3926, iccm_rw_addr_f, _T_3928) @[ifu_mem_ctl.scala 614:35] - node _T_3929 = bits(io.iccm.rw_addr, 14, 1) @[ifu_mem_ctl.scala 615:67] - reg _T_3930 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 615:51] - _T_3930 <= _T_3929 @[ifu_mem_ctl.scala 615:51] - iccm_rw_addr_f <= _T_3930 @[ifu_mem_ctl.scala 615:18] - reg _T_3931 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 616:62] - _T_3931 <= iccm_rd_ecc_single_err_hold_in @[ifu_mem_ctl.scala 616:62] - iccm_rd_ecc_single_err_ff <= _T_3931 @[ifu_mem_ctl.scala 616:29] + node _T_3925 = bits(iccm_single_ecc_error, 0, 0) @[ifu_mem_ctl.scala 622:57] + node _T_3926 = bits(_T_3925, 0, 0) @[ifu_mem_ctl.scala 622:67] + node _T_3927 = add(iccm_rw_addr_f, UInt<1>("h01")) @[ifu_mem_ctl.scala 622:102] + node _T_3928 = tail(_T_3927, 1) @[ifu_mem_ctl.scala 622:102] + node iccm_ecc_corr_index_in = mux(_T_3926, iccm_rw_addr_f, _T_3928) @[ifu_mem_ctl.scala 622:35] + node _T_3929 = bits(io.iccm.rw_addr, 14, 1) @[ifu_mem_ctl.scala 623:67] + reg _T_3930 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 623:51] + _T_3930 <= _T_3929 @[ifu_mem_ctl.scala 623:51] + iccm_rw_addr_f <= _T_3930 @[ifu_mem_ctl.scala 623:18] + reg _T_3931 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 624:62] + _T_3931 <= iccm_rd_ecc_single_err_hold_in @[ifu_mem_ctl.scala 624:62] + iccm_rd_ecc_single_err_ff <= _T_3931 @[ifu_mem_ctl.scala 624:29] node _T_3932 = cat(iccm_corrected_ecc_f_mux, iccm_corrected_data_f_mux) @[Cat.scala 29:58] - node _T_3933 = bits(iccm_ecc_write_status, 0, 0) @[ifu_mem_ctl.scala 617:152] + node _T_3933 = bits(iccm_ecc_write_status, 0, 0) @[ifu_mem_ctl.scala 625:152] reg _T_3934 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_3933 : @[Reg.scala 28:19] _T_3934 <= _T_3932 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - iccm_ecc_corr_data_ff <= _T_3934 @[ifu_mem_ctl.scala 617:25] - node _T_3935 = bits(iccm_ecc_write_status, 0, 0) @[ifu_mem_ctl.scala 618:119] + iccm_ecc_corr_data_ff <= _T_3934 @[ifu_mem_ctl.scala 625:25] + node _T_3935 = bits(iccm_ecc_write_status, 0, 0) @[ifu_mem_ctl.scala 626:119] reg _T_3936 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_3935 : @[Reg.scala 28:19] _T_3936 <= iccm_ecc_corr_index_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] - iccm_ecc_corr_index_ff <= _T_3936 @[ifu_mem_ctl.scala 618:26] - node _T_3937 = eq(io.ifc_fetch_uncacheable_bf, UInt<1>("h00")) @[ifu_mem_ctl.scala 619:41] - node _T_3938 = and(io.ifc_fetch_req_bf, _T_3937) @[ifu_mem_ctl.scala 619:39] - node _T_3939 = eq(io.ifc_iccm_access_bf, UInt<1>("h00")) @[ifu_mem_ctl.scala 619:72] - node _T_3940 = and(_T_3938, _T_3939) @[ifu_mem_ctl.scala 619:70] - node _T_3941 = eq(miss_state, UInt<3>("h06")) @[ifu_mem_ctl.scala 620:19] - node _T_3942 = eq(miss_state_en, UInt<1>("h00")) @[ifu_mem_ctl.scala 620:34] - node _T_3943 = and(_T_3941, _T_3942) @[ifu_mem_ctl.scala 620:32] - node _T_3944 = eq(miss_state, UInt<3>("h01")) @[ifu_mem_ctl.scala 621:19] - node _T_3945 = eq(miss_state_en, UInt<1>("h00")) @[ifu_mem_ctl.scala 621:39] - node _T_3946 = and(_T_3944, _T_3945) @[ifu_mem_ctl.scala 621:37] - node _T_3947 = or(_T_3943, _T_3946) @[ifu_mem_ctl.scala 620:88] - node _T_3948 = eq(miss_state, UInt<3>("h07")) @[ifu_mem_ctl.scala 622:19] - node _T_3949 = eq(miss_state_en, UInt<1>("h00")) @[ifu_mem_ctl.scala 622:43] - node _T_3950 = and(_T_3948, _T_3949) @[ifu_mem_ctl.scala 622:41] - node _T_3951 = or(_T_3947, _T_3950) @[ifu_mem_ctl.scala 621:88] - node _T_3952 = eq(miss_state, UInt<3>("h03")) @[ifu_mem_ctl.scala 623:19] - node _T_3953 = eq(miss_state_en, UInt<1>("h00")) @[ifu_mem_ctl.scala 623:37] - node _T_3954 = and(_T_3952, _T_3953) @[ifu_mem_ctl.scala 623:35] - node _T_3955 = or(_T_3951, _T_3954) @[ifu_mem_ctl.scala 622:88] - node _T_3956 = eq(miss_state, UInt<3>("h04")) @[ifu_mem_ctl.scala 624:19] - node _T_3957 = eq(miss_state_en, UInt<1>("h00")) @[ifu_mem_ctl.scala 624:40] - node _T_3958 = and(_T_3956, _T_3957) @[ifu_mem_ctl.scala 624:38] - node _T_3959 = or(_T_3955, _T_3958) @[ifu_mem_ctl.scala 623:88] - node _T_3960 = eq(miss_state, UInt<3>("h01")) @[ifu_mem_ctl.scala 625:19] - node _T_3961 = and(_T_3960, miss_state_en) @[ifu_mem_ctl.scala 625:37] - node _T_3962 = eq(miss_nxtstate, UInt<3>("h03")) @[ifu_mem_ctl.scala 625:71] - node _T_3963 = and(_T_3961, _T_3962) @[ifu_mem_ctl.scala 625:54] - node _T_3964 = or(_T_3959, _T_3963) @[ifu_mem_ctl.scala 624:57] - node _T_3965 = eq(_T_3964, UInt<1>("h00")) @[ifu_mem_ctl.scala 620:5] - node _T_3966 = and(_T_3940, _T_3965) @[ifu_mem_ctl.scala 619:96] - node _T_3967 = and(io.ifc_fetch_req_bf, io.exu_flush_final) @[ifu_mem_ctl.scala 626:28] - node _T_3968 = eq(io.ifc_fetch_uncacheable_bf, UInt<1>("h00")) @[ifu_mem_ctl.scala 626:52] - node _T_3969 = and(_T_3967, _T_3968) @[ifu_mem_ctl.scala 626:50] - node _T_3970 = eq(io.ifc_iccm_access_bf, UInt<1>("h00")) @[ifu_mem_ctl.scala 626:83] - node _T_3971 = and(_T_3969, _T_3970) @[ifu_mem_ctl.scala 626:81] - node _T_3972 = or(_T_3966, _T_3971) @[ifu_mem_ctl.scala 625:93] - io.ic.rd_en <= _T_3972 @[ifu_mem_ctl.scala 619:15] + iccm_ecc_corr_index_ff <= _T_3936 @[ifu_mem_ctl.scala 626:26] + node _T_3937 = eq(io.ifc_fetch_uncacheable_bf, UInt<1>("h00")) @[ifu_mem_ctl.scala 627:41] + node _T_3938 = and(io.ifc_fetch_req_bf, _T_3937) @[ifu_mem_ctl.scala 627:39] + node _T_3939 = eq(io.ifc_iccm_access_bf, UInt<1>("h00")) @[ifu_mem_ctl.scala 627:72] + node _T_3940 = and(_T_3938, _T_3939) @[ifu_mem_ctl.scala 627:70] + node _T_3941 = eq(miss_state, UInt<3>("h06")) @[ifu_mem_ctl.scala 628:19] + node _T_3942 = eq(miss_state_en, UInt<1>("h00")) @[ifu_mem_ctl.scala 628:34] + node _T_3943 = and(_T_3941, _T_3942) @[ifu_mem_ctl.scala 628:32] + node _T_3944 = eq(miss_state, UInt<3>("h01")) @[ifu_mem_ctl.scala 629:19] + node _T_3945 = eq(miss_state_en, UInt<1>("h00")) @[ifu_mem_ctl.scala 629:39] + node _T_3946 = and(_T_3944, _T_3945) @[ifu_mem_ctl.scala 629:37] + node _T_3947 = or(_T_3943, _T_3946) @[ifu_mem_ctl.scala 628:88] + node _T_3948 = eq(miss_state, UInt<3>("h07")) @[ifu_mem_ctl.scala 630:19] + node _T_3949 = eq(miss_state_en, UInt<1>("h00")) @[ifu_mem_ctl.scala 630:43] + node _T_3950 = and(_T_3948, _T_3949) @[ifu_mem_ctl.scala 630:41] + node _T_3951 = or(_T_3947, _T_3950) @[ifu_mem_ctl.scala 629:88] + node _T_3952 = eq(miss_state, UInt<3>("h03")) @[ifu_mem_ctl.scala 631:19] + node _T_3953 = eq(miss_state_en, UInt<1>("h00")) @[ifu_mem_ctl.scala 631:37] + node _T_3954 = and(_T_3952, _T_3953) @[ifu_mem_ctl.scala 631:35] + node _T_3955 = or(_T_3951, _T_3954) @[ifu_mem_ctl.scala 630:88] + node _T_3956 = eq(miss_state, UInt<3>("h04")) @[ifu_mem_ctl.scala 632:19] + node _T_3957 = eq(miss_state_en, UInt<1>("h00")) @[ifu_mem_ctl.scala 632:40] + node _T_3958 = and(_T_3956, _T_3957) @[ifu_mem_ctl.scala 632:38] + node _T_3959 = or(_T_3955, _T_3958) @[ifu_mem_ctl.scala 631:88] + node _T_3960 = eq(miss_state, UInt<3>("h01")) @[ifu_mem_ctl.scala 633:19] + node _T_3961 = and(_T_3960, miss_state_en) @[ifu_mem_ctl.scala 633:37] + node _T_3962 = eq(miss_nxtstate, UInt<3>("h03")) @[ifu_mem_ctl.scala 633:71] + node _T_3963 = and(_T_3961, _T_3962) @[ifu_mem_ctl.scala 633:54] + node _T_3964 = or(_T_3959, _T_3963) @[ifu_mem_ctl.scala 632:57] + node _T_3965 = eq(_T_3964, UInt<1>("h00")) @[ifu_mem_ctl.scala 628:5] + node _T_3966 = and(_T_3940, _T_3965) @[ifu_mem_ctl.scala 627:96] + node _T_3967 = and(io.ifc_fetch_req_bf, io.exu_flush_final) @[ifu_mem_ctl.scala 634:28] + node _T_3968 = eq(io.ifc_fetch_uncacheable_bf, UInt<1>("h00")) @[ifu_mem_ctl.scala 634:52] + node _T_3969 = and(_T_3967, _T_3968) @[ifu_mem_ctl.scala 634:50] + node _T_3970 = eq(io.ifc_iccm_access_bf, UInt<1>("h00")) @[ifu_mem_ctl.scala 634:83] + node _T_3971 = and(_T_3969, _T_3970) @[ifu_mem_ctl.scala 634:81] + node _T_3972 = or(_T_3966, _T_3971) @[ifu_mem_ctl.scala 633:93] + io.ic.rd_en <= _T_3972 @[ifu_mem_ctl.scala 627:15] wire bus_ic_wr_en : UInt<2> bus_ic_wr_en <= UInt<1>("h00") node _T_3973 = bits(write_ic_16_bytes, 0, 0) @[Bitwise.scala 72:15] node _T_3974 = mux(_T_3973, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_3975 = and(bus_ic_wr_en, _T_3974) @[ifu_mem_ctl.scala 628:31] - io.ic.wr_en <= _T_3975 @[ifu_mem_ctl.scala 628:15] - node _T_3976 = eq(miss_state, UInt<3>("h01")) @[ifu_mem_ctl.scala 629:59] - node _T_3977 = eq(miss_state, UInt<3>("h06")) @[ifu_mem_ctl.scala 629:91] - node _T_3978 = or(io.exu_flush_final, ifu_bp_hit_taken_q_f) @[ifu_mem_ctl.scala 629:127] - node _T_3979 = or(_T_3978, stream_eol_f) @[ifu_mem_ctl.scala 629:151] - node _T_3980 = eq(_T_3979, UInt<1>("h00")) @[ifu_mem_ctl.scala 629:106] - node _T_3981 = and(_T_3977, _T_3980) @[ifu_mem_ctl.scala 629:104] - node _T_3982 = or(_T_3976, _T_3981) @[ifu_mem_ctl.scala 629:77] - node _T_3983 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 629:191] - node _T_3984 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 629:205] - node _T_3985 = and(_T_3983, _T_3984) @[ifu_mem_ctl.scala 629:203] - node _T_3986 = eq(_T_3985, UInt<1>("h00")) @[ifu_mem_ctl.scala 629:172] - node _T_3987 = and(_T_3982, _T_3986) @[ifu_mem_ctl.scala 629:170] - node _T_3988 = eq(_T_3987, UInt<1>("h00")) @[ifu_mem_ctl.scala 629:44] - node _T_3989 = and(write_ic_16_bytes, _T_3988) @[ifu_mem_ctl.scala 629:42] - io.ic_write_stall <= _T_3989 @[ifu_mem_ctl.scala 629:21] - reg _T_3990 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 630:53] - _T_3990 <= io.dec_mem_ctrl.dec_tlu_fence_i_wb @[ifu_mem_ctl.scala 630:53] - reset_all_tags <= _T_3990 @[ifu_mem_ctl.scala 630:18] - node _T_3991 = eq(ifu_wr_cumulative_err_data, UInt<1>("h00")) @[ifu_mem_ctl.scala 632:20] - node _T_3992 = or(reset_ic_in, reset_ic_ff) @[ifu_mem_ctl.scala 632:64] - node _T_3993 = eq(_T_3992, UInt<1>("h00")) @[ifu_mem_ctl.scala 632:50] - node _T_3994 = and(_T_3991, _T_3993) @[ifu_mem_ctl.scala 632:48] - node _T_3995 = eq(reset_tag_valid_for_miss, UInt<1>("h00")) @[ifu_mem_ctl.scala 632:81] - node ic_valid = and(_T_3994, _T_3995) @[ifu_mem_ctl.scala 632:79] - node _T_3996 = or(io.ic.debug_rd_en, io.ic.debug_wr_en) @[ifu_mem_ctl.scala 633:61] - node _T_3997 = and(_T_3996, io.ic.debug_tag_array) @[ifu_mem_ctl.scala 633:82] - node _T_3998 = bits(io.ic.debug_addr, 9, 3) @[ifu_mem_ctl.scala 633:123] - node _T_3999 = bits(ifu_status_wr_addr, 11, 5) @[ifu_mem_ctl.scala 634:25] - node ifu_status_wr_addr_w_debug = mux(_T_3997, _T_3998, _T_3999) @[ifu_mem_ctl.scala 633:41] - reg ifu_status_wr_addr_ff : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 636:14] - ifu_status_wr_addr_ff <= ifu_status_wr_addr_w_debug @[ifu_mem_ctl.scala 636:14] + node _T_3975 = and(bus_ic_wr_en, _T_3974) @[ifu_mem_ctl.scala 636:31] + io.ic.wr_en <= _T_3975 @[ifu_mem_ctl.scala 636:15] + node _T_3976 = eq(miss_state, UInt<3>("h01")) @[ifu_mem_ctl.scala 637:59] + node _T_3977 = eq(miss_state, UInt<3>("h06")) @[ifu_mem_ctl.scala 637:91] + node _T_3978 = or(io.exu_flush_final, ifu_bp_hit_taken_q_f) @[ifu_mem_ctl.scala 637:127] + node _T_3979 = or(_T_3978, stream_eol_f) @[ifu_mem_ctl.scala 637:151] + node _T_3980 = eq(_T_3979, UInt<1>("h00")) @[ifu_mem_ctl.scala 637:106] + node _T_3981 = and(_T_3977, _T_3980) @[ifu_mem_ctl.scala 637:104] + node _T_3982 = or(_T_3976, _T_3981) @[ifu_mem_ctl.scala 637:77] + node _T_3983 = and(bus_ifu_wr_en_ff, last_beat) @[ifu_mem_ctl.scala 637:191] + node _T_3984 = eq(uncacheable_miss_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 637:205] + node _T_3985 = and(_T_3983, _T_3984) @[ifu_mem_ctl.scala 637:203] + node _T_3986 = eq(_T_3985, UInt<1>("h00")) @[ifu_mem_ctl.scala 637:172] + node _T_3987 = and(_T_3982, _T_3986) @[ifu_mem_ctl.scala 637:170] + node _T_3988 = eq(_T_3987, UInt<1>("h00")) @[ifu_mem_ctl.scala 637:44] + node _T_3989 = and(write_ic_16_bytes, _T_3988) @[ifu_mem_ctl.scala 637:42] + io.ic_write_stall <= _T_3989 @[ifu_mem_ctl.scala 637:21] + reg _T_3990 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 638:53] + _T_3990 <= io.dec_mem_ctrl.dec_tlu_fence_i_wb @[ifu_mem_ctl.scala 638:53] + reset_all_tags <= _T_3990 @[ifu_mem_ctl.scala 638:18] + node _T_3991 = eq(ifu_wr_cumulative_err_data, UInt<1>("h00")) @[ifu_mem_ctl.scala 640:20] + node _T_3992 = or(reset_ic_in, reset_ic_ff) @[ifu_mem_ctl.scala 640:64] + node _T_3993 = eq(_T_3992, UInt<1>("h00")) @[ifu_mem_ctl.scala 640:50] + node _T_3994 = and(_T_3991, _T_3993) @[ifu_mem_ctl.scala 640:48] + node _T_3995 = eq(reset_tag_valid_for_miss, UInt<1>("h00")) @[ifu_mem_ctl.scala 640:81] + node ic_valid = and(_T_3994, _T_3995) @[ifu_mem_ctl.scala 640:79] + node _T_3996 = or(io.ic.debug_rd_en, io.ic.debug_wr_en) @[ifu_mem_ctl.scala 641:61] + node _T_3997 = and(_T_3996, io.ic.debug_tag_array) @[ifu_mem_ctl.scala 641:82] + node _T_3998 = bits(io.ic.debug_addr, 9, 3) @[ifu_mem_ctl.scala 641:123] + node _T_3999 = bits(ifu_status_wr_addr, 11, 5) @[ifu_mem_ctl.scala 642:25] + node ifu_status_wr_addr_w_debug = mux(_T_3997, _T_3998, _T_3999) @[ifu_mem_ctl.scala 641:41] + reg ifu_status_wr_addr_ff : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 644:14] + ifu_status_wr_addr_ff <= ifu_status_wr_addr_w_debug @[ifu_mem_ctl.scala 644:14] wire way_status_wr_en : UInt<1> way_status_wr_en <= UInt<1>("h00") - node _T_4000 = and(io.ic.debug_wr_en, io.ic.debug_tag_array) @[ifu_mem_ctl.scala 639:74] - node way_status_wr_en_w_debug = or(way_status_wr_en, _T_4000) @[ifu_mem_ctl.scala 639:53] - reg way_status_wr_en_ff : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 641:14] - way_status_wr_en_ff <= way_status_wr_en_w_debug @[ifu_mem_ctl.scala 641:14] + node _T_4000 = and(io.ic.debug_wr_en, io.ic.debug_tag_array) @[ifu_mem_ctl.scala 647:74] + node way_status_wr_en_w_debug = or(way_status_wr_en, _T_4000) @[ifu_mem_ctl.scala 647:53] + reg way_status_wr_en_ff : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 649:14] + way_status_wr_en_ff <= way_status_wr_en_w_debug @[ifu_mem_ctl.scala 649:14] wire way_status_new : UInt<1> way_status_new <= UInt<1>("h00") - node _T_4001 = and(io.ic.debug_wr_en, io.ic.debug_tag_array) @[ifu_mem_ctl.scala 644:56] - node _T_4002 = bits(io.ic.debug_wr_data, 4, 4) @[ifu_mem_ctl.scala 645:55] - node way_status_new_w_debug = mux(_T_4001, _T_4002, way_status_new) @[ifu_mem_ctl.scala 644:37] - reg way_status_new_ff : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 647:14] - way_status_new_ff <= way_status_new_w_debug @[ifu_mem_ctl.scala 647:14] - node _T_4003 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 649:89] - node way_status_clken_0 = eq(_T_4003, UInt<1>("h00")) @[ifu_mem_ctl.scala 649:132] - node _T_4004 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 649:89] - node way_status_clken_1 = eq(_T_4004, UInt<1>("h01")) @[ifu_mem_ctl.scala 649:132] - node _T_4005 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 649:89] - node way_status_clken_2 = eq(_T_4005, UInt<2>("h02")) @[ifu_mem_ctl.scala 649:132] - node _T_4006 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 649:89] - node way_status_clken_3 = eq(_T_4006, UInt<2>("h03")) @[ifu_mem_ctl.scala 649:132] - node _T_4007 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 649:89] - node way_status_clken_4 = eq(_T_4007, UInt<3>("h04")) @[ifu_mem_ctl.scala 649:132] - node _T_4008 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 649:89] - node way_status_clken_5 = eq(_T_4008, UInt<3>("h05")) @[ifu_mem_ctl.scala 649:132] - node _T_4009 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 649:89] - node way_status_clken_6 = eq(_T_4009, UInt<3>("h06")) @[ifu_mem_ctl.scala 649:132] - node _T_4010 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 649:89] - node way_status_clken_7 = eq(_T_4010, UInt<3>("h07")) @[ifu_mem_ctl.scala 649:132] - node _T_4011 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 649:89] - node way_status_clken_8 = eq(_T_4011, UInt<4>("h08")) @[ifu_mem_ctl.scala 649:132] - node _T_4012 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 649:89] - node way_status_clken_9 = eq(_T_4012, UInt<4>("h09")) @[ifu_mem_ctl.scala 649:132] - node _T_4013 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 649:89] - node way_status_clken_10 = eq(_T_4013, UInt<4>("h0a")) @[ifu_mem_ctl.scala 649:132] - node _T_4014 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 649:89] - node way_status_clken_11 = eq(_T_4014, UInt<4>("h0b")) @[ifu_mem_ctl.scala 649:132] - node _T_4015 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 649:89] - node way_status_clken_12 = eq(_T_4015, UInt<4>("h0c")) @[ifu_mem_ctl.scala 649:132] - node _T_4016 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 649:89] - node way_status_clken_13 = eq(_T_4016, UInt<4>("h0d")) @[ifu_mem_ctl.scala 649:132] - node _T_4017 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 649:89] - node way_status_clken_14 = eq(_T_4017, UInt<4>("h0e")) @[ifu_mem_ctl.scala 649:132] - node _T_4018 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 649:89] - node way_status_clken_15 = eq(_T_4018, UInt<4>("h0f")) @[ifu_mem_ctl.scala 649:132] + node _T_4001 = and(io.ic.debug_wr_en, io.ic.debug_tag_array) @[ifu_mem_ctl.scala 652:56] + node _T_4002 = bits(io.ic.debug_wr_data, 4, 4) @[ifu_mem_ctl.scala 653:55] + node way_status_new_w_debug = mux(_T_4001, _T_4002, way_status_new) @[ifu_mem_ctl.scala 652:37] + reg way_status_new_ff : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 655:14] + way_status_new_ff <= way_status_new_w_debug @[ifu_mem_ctl.scala 655:14] + node _T_4003 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 657:89] + node way_status_clken_0 = eq(_T_4003, UInt<1>("h00")) @[ifu_mem_ctl.scala 657:132] + node _T_4004 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 657:89] + node way_status_clken_1 = eq(_T_4004, UInt<1>("h01")) @[ifu_mem_ctl.scala 657:132] + node _T_4005 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 657:89] + node way_status_clken_2 = eq(_T_4005, UInt<2>("h02")) @[ifu_mem_ctl.scala 657:132] + node _T_4006 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 657:89] + node way_status_clken_3 = eq(_T_4006, UInt<2>("h03")) @[ifu_mem_ctl.scala 657:132] + node _T_4007 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 657:89] + node way_status_clken_4 = eq(_T_4007, UInt<3>("h04")) @[ifu_mem_ctl.scala 657:132] + node _T_4008 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 657:89] + node way_status_clken_5 = eq(_T_4008, UInt<3>("h05")) @[ifu_mem_ctl.scala 657:132] + node _T_4009 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 657:89] + node way_status_clken_6 = eq(_T_4009, UInt<3>("h06")) @[ifu_mem_ctl.scala 657:132] + node _T_4010 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 657:89] + node way_status_clken_7 = eq(_T_4010, UInt<3>("h07")) @[ifu_mem_ctl.scala 657:132] + node _T_4011 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 657:89] + node way_status_clken_8 = eq(_T_4011, UInt<4>("h08")) @[ifu_mem_ctl.scala 657:132] + node _T_4012 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 657:89] + node way_status_clken_9 = eq(_T_4012, UInt<4>("h09")) @[ifu_mem_ctl.scala 657:132] + node _T_4013 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 657:89] + node way_status_clken_10 = eq(_T_4013, UInt<4>("h0a")) @[ifu_mem_ctl.scala 657:132] + node _T_4014 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 657:89] + node way_status_clken_11 = eq(_T_4014, UInt<4>("h0b")) @[ifu_mem_ctl.scala 657:132] + node _T_4015 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 657:89] + node way_status_clken_12 = eq(_T_4015, UInt<4>("h0c")) @[ifu_mem_ctl.scala 657:132] + node _T_4016 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 657:89] + node way_status_clken_13 = eq(_T_4016, UInt<4>("h0d")) @[ifu_mem_ctl.scala 657:132] + node _T_4017 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 657:89] + node way_status_clken_14 = eq(_T_4017, UInt<4>("h0e")) @[ifu_mem_ctl.scala 657:132] + node _T_4018 = bits(ifu_status_wr_addr_ff, 6, 3) @[ifu_mem_ctl.scala 657:89] + node way_status_clken_15 = eq(_T_4018, UInt<4>("h0f")) @[ifu_mem_ctl.scala 657:132] inst rvclkhdr_70 of rvclkhdr_70 @[lib.scala 327:22] rvclkhdr_70.clock <= clock rvclkhdr_70.reset <= reset @@ -8279,1031 +8279,1031 @@ circuit quasar_wrapper : rvclkhdr_85.io.clk <= clock @[lib.scala 328:17] rvclkhdr_85.io.en <= way_status_clken_15 @[lib.scala 329:16] rvclkhdr_85.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - wire way_status_out : UInt<1>[128] @[ifu_mem_ctl.scala 651:30] - node _T_4019 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4020 = eq(_T_4019, UInt<1>("h00")) @[ifu_mem_ctl.scala 653:128] - node _T_4021 = and(_T_4020, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + wire way_status_out : UInt<1>[128] @[ifu_mem_ctl.scala 659:30] + node _T_4019 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4020 = eq(_T_4019, UInt<1>("h00")) @[ifu_mem_ctl.scala 661:128] + node _T_4021 = and(_T_4020, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4022 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4021 : @[Reg.scala 28:19] _T_4022 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[0] <= _T_4022 @[ifu_mem_ctl.scala 653:35] - node _T_4023 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4024 = eq(_T_4023, UInt<1>("h01")) @[ifu_mem_ctl.scala 653:128] - node _T_4025 = and(_T_4024, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[0] <= _T_4022 @[ifu_mem_ctl.scala 661:35] + node _T_4023 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4024 = eq(_T_4023, UInt<1>("h01")) @[ifu_mem_ctl.scala 661:128] + node _T_4025 = and(_T_4024, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4026 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4025 : @[Reg.scala 28:19] _T_4026 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[1] <= _T_4026 @[ifu_mem_ctl.scala 653:35] - node _T_4027 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4028 = eq(_T_4027, UInt<2>("h02")) @[ifu_mem_ctl.scala 653:128] - node _T_4029 = and(_T_4028, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[1] <= _T_4026 @[ifu_mem_ctl.scala 661:35] + node _T_4027 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4028 = eq(_T_4027, UInt<2>("h02")) @[ifu_mem_ctl.scala 661:128] + node _T_4029 = and(_T_4028, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4030 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4029 : @[Reg.scala 28:19] _T_4030 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[2] <= _T_4030 @[ifu_mem_ctl.scala 653:35] - node _T_4031 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4032 = eq(_T_4031, UInt<2>("h03")) @[ifu_mem_ctl.scala 653:128] - node _T_4033 = and(_T_4032, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[2] <= _T_4030 @[ifu_mem_ctl.scala 661:35] + node _T_4031 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4032 = eq(_T_4031, UInt<2>("h03")) @[ifu_mem_ctl.scala 661:128] + node _T_4033 = and(_T_4032, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4034 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4033 : @[Reg.scala 28:19] _T_4034 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[3] <= _T_4034 @[ifu_mem_ctl.scala 653:35] - node _T_4035 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4036 = eq(_T_4035, UInt<3>("h04")) @[ifu_mem_ctl.scala 653:128] - node _T_4037 = and(_T_4036, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[3] <= _T_4034 @[ifu_mem_ctl.scala 661:35] + node _T_4035 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4036 = eq(_T_4035, UInt<3>("h04")) @[ifu_mem_ctl.scala 661:128] + node _T_4037 = and(_T_4036, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4038 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4037 : @[Reg.scala 28:19] _T_4038 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[4] <= _T_4038 @[ifu_mem_ctl.scala 653:35] - node _T_4039 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4040 = eq(_T_4039, UInt<3>("h05")) @[ifu_mem_ctl.scala 653:128] - node _T_4041 = and(_T_4040, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[4] <= _T_4038 @[ifu_mem_ctl.scala 661:35] + node _T_4039 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4040 = eq(_T_4039, UInt<3>("h05")) @[ifu_mem_ctl.scala 661:128] + node _T_4041 = and(_T_4040, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4042 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4041 : @[Reg.scala 28:19] _T_4042 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[5] <= _T_4042 @[ifu_mem_ctl.scala 653:35] - node _T_4043 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4044 = eq(_T_4043, UInt<3>("h06")) @[ifu_mem_ctl.scala 653:128] - node _T_4045 = and(_T_4044, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[5] <= _T_4042 @[ifu_mem_ctl.scala 661:35] + node _T_4043 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4044 = eq(_T_4043, UInt<3>("h06")) @[ifu_mem_ctl.scala 661:128] + node _T_4045 = and(_T_4044, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4046 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4045 : @[Reg.scala 28:19] _T_4046 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[6] <= _T_4046 @[ifu_mem_ctl.scala 653:35] - node _T_4047 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4048 = eq(_T_4047, UInt<3>("h07")) @[ifu_mem_ctl.scala 653:128] - node _T_4049 = and(_T_4048, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[6] <= _T_4046 @[ifu_mem_ctl.scala 661:35] + node _T_4047 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4048 = eq(_T_4047, UInt<3>("h07")) @[ifu_mem_ctl.scala 661:128] + node _T_4049 = and(_T_4048, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4050 : UInt, rvclkhdr_70.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4049 : @[Reg.scala 28:19] _T_4050 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[7] <= _T_4050 @[ifu_mem_ctl.scala 653:35] - node _T_4051 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4052 = eq(_T_4051, UInt<1>("h00")) @[ifu_mem_ctl.scala 653:128] - node _T_4053 = and(_T_4052, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[7] <= _T_4050 @[ifu_mem_ctl.scala 661:35] + node _T_4051 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4052 = eq(_T_4051, UInt<1>("h00")) @[ifu_mem_ctl.scala 661:128] + node _T_4053 = and(_T_4052, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4054 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4053 : @[Reg.scala 28:19] _T_4054 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[8] <= _T_4054 @[ifu_mem_ctl.scala 653:35] - node _T_4055 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4056 = eq(_T_4055, UInt<1>("h01")) @[ifu_mem_ctl.scala 653:128] - node _T_4057 = and(_T_4056, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[8] <= _T_4054 @[ifu_mem_ctl.scala 661:35] + node _T_4055 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4056 = eq(_T_4055, UInt<1>("h01")) @[ifu_mem_ctl.scala 661:128] + node _T_4057 = and(_T_4056, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4058 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4057 : @[Reg.scala 28:19] _T_4058 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[9] <= _T_4058 @[ifu_mem_ctl.scala 653:35] - node _T_4059 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4060 = eq(_T_4059, UInt<2>("h02")) @[ifu_mem_ctl.scala 653:128] - node _T_4061 = and(_T_4060, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[9] <= _T_4058 @[ifu_mem_ctl.scala 661:35] + node _T_4059 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4060 = eq(_T_4059, UInt<2>("h02")) @[ifu_mem_ctl.scala 661:128] + node _T_4061 = and(_T_4060, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4062 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4061 : @[Reg.scala 28:19] _T_4062 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[10] <= _T_4062 @[ifu_mem_ctl.scala 653:35] - node _T_4063 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4064 = eq(_T_4063, UInt<2>("h03")) @[ifu_mem_ctl.scala 653:128] - node _T_4065 = and(_T_4064, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[10] <= _T_4062 @[ifu_mem_ctl.scala 661:35] + node _T_4063 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4064 = eq(_T_4063, UInt<2>("h03")) @[ifu_mem_ctl.scala 661:128] + node _T_4065 = and(_T_4064, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4066 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4065 : @[Reg.scala 28:19] _T_4066 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[11] <= _T_4066 @[ifu_mem_ctl.scala 653:35] - node _T_4067 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4068 = eq(_T_4067, UInt<3>("h04")) @[ifu_mem_ctl.scala 653:128] - node _T_4069 = and(_T_4068, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[11] <= _T_4066 @[ifu_mem_ctl.scala 661:35] + node _T_4067 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4068 = eq(_T_4067, UInt<3>("h04")) @[ifu_mem_ctl.scala 661:128] + node _T_4069 = and(_T_4068, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4070 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4069 : @[Reg.scala 28:19] _T_4070 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[12] <= _T_4070 @[ifu_mem_ctl.scala 653:35] - node _T_4071 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4072 = eq(_T_4071, UInt<3>("h05")) @[ifu_mem_ctl.scala 653:128] - node _T_4073 = and(_T_4072, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[12] <= _T_4070 @[ifu_mem_ctl.scala 661:35] + node _T_4071 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4072 = eq(_T_4071, UInt<3>("h05")) @[ifu_mem_ctl.scala 661:128] + node _T_4073 = and(_T_4072, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4074 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4073 : @[Reg.scala 28:19] _T_4074 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[13] <= _T_4074 @[ifu_mem_ctl.scala 653:35] - node _T_4075 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4076 = eq(_T_4075, UInt<3>("h06")) @[ifu_mem_ctl.scala 653:128] - node _T_4077 = and(_T_4076, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[13] <= _T_4074 @[ifu_mem_ctl.scala 661:35] + node _T_4075 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4076 = eq(_T_4075, UInt<3>("h06")) @[ifu_mem_ctl.scala 661:128] + node _T_4077 = and(_T_4076, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4078 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4077 : @[Reg.scala 28:19] _T_4078 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[14] <= _T_4078 @[ifu_mem_ctl.scala 653:35] - node _T_4079 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4080 = eq(_T_4079, UInt<3>("h07")) @[ifu_mem_ctl.scala 653:128] - node _T_4081 = and(_T_4080, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[14] <= _T_4078 @[ifu_mem_ctl.scala 661:35] + node _T_4079 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4080 = eq(_T_4079, UInt<3>("h07")) @[ifu_mem_ctl.scala 661:128] + node _T_4081 = and(_T_4080, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4082 : UInt, rvclkhdr_71.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4081 : @[Reg.scala 28:19] _T_4082 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[15] <= _T_4082 @[ifu_mem_ctl.scala 653:35] - node _T_4083 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4084 = eq(_T_4083, UInt<1>("h00")) @[ifu_mem_ctl.scala 653:128] - node _T_4085 = and(_T_4084, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[15] <= _T_4082 @[ifu_mem_ctl.scala 661:35] + node _T_4083 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4084 = eq(_T_4083, UInt<1>("h00")) @[ifu_mem_ctl.scala 661:128] + node _T_4085 = and(_T_4084, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4086 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4085 : @[Reg.scala 28:19] _T_4086 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[16] <= _T_4086 @[ifu_mem_ctl.scala 653:35] - node _T_4087 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4088 = eq(_T_4087, UInt<1>("h01")) @[ifu_mem_ctl.scala 653:128] - node _T_4089 = and(_T_4088, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[16] <= _T_4086 @[ifu_mem_ctl.scala 661:35] + node _T_4087 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4088 = eq(_T_4087, UInt<1>("h01")) @[ifu_mem_ctl.scala 661:128] + node _T_4089 = and(_T_4088, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4090 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4089 : @[Reg.scala 28:19] _T_4090 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[17] <= _T_4090 @[ifu_mem_ctl.scala 653:35] - node _T_4091 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4092 = eq(_T_4091, UInt<2>("h02")) @[ifu_mem_ctl.scala 653:128] - node _T_4093 = and(_T_4092, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[17] <= _T_4090 @[ifu_mem_ctl.scala 661:35] + node _T_4091 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4092 = eq(_T_4091, UInt<2>("h02")) @[ifu_mem_ctl.scala 661:128] + node _T_4093 = and(_T_4092, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4094 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4093 : @[Reg.scala 28:19] _T_4094 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[18] <= _T_4094 @[ifu_mem_ctl.scala 653:35] - node _T_4095 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4096 = eq(_T_4095, UInt<2>("h03")) @[ifu_mem_ctl.scala 653:128] - node _T_4097 = and(_T_4096, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[18] <= _T_4094 @[ifu_mem_ctl.scala 661:35] + node _T_4095 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4096 = eq(_T_4095, UInt<2>("h03")) @[ifu_mem_ctl.scala 661:128] + node _T_4097 = and(_T_4096, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4098 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4097 : @[Reg.scala 28:19] _T_4098 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[19] <= _T_4098 @[ifu_mem_ctl.scala 653:35] - node _T_4099 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4100 = eq(_T_4099, UInt<3>("h04")) @[ifu_mem_ctl.scala 653:128] - node _T_4101 = and(_T_4100, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[19] <= _T_4098 @[ifu_mem_ctl.scala 661:35] + node _T_4099 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4100 = eq(_T_4099, UInt<3>("h04")) @[ifu_mem_ctl.scala 661:128] + node _T_4101 = and(_T_4100, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4102 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4101 : @[Reg.scala 28:19] _T_4102 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[20] <= _T_4102 @[ifu_mem_ctl.scala 653:35] - node _T_4103 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4104 = eq(_T_4103, UInt<3>("h05")) @[ifu_mem_ctl.scala 653:128] - node _T_4105 = and(_T_4104, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[20] <= _T_4102 @[ifu_mem_ctl.scala 661:35] + node _T_4103 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4104 = eq(_T_4103, UInt<3>("h05")) @[ifu_mem_ctl.scala 661:128] + node _T_4105 = and(_T_4104, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4106 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4105 : @[Reg.scala 28:19] _T_4106 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[21] <= _T_4106 @[ifu_mem_ctl.scala 653:35] - node _T_4107 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4108 = eq(_T_4107, UInt<3>("h06")) @[ifu_mem_ctl.scala 653:128] - node _T_4109 = and(_T_4108, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[21] <= _T_4106 @[ifu_mem_ctl.scala 661:35] + node _T_4107 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4108 = eq(_T_4107, UInt<3>("h06")) @[ifu_mem_ctl.scala 661:128] + node _T_4109 = and(_T_4108, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4110 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4109 : @[Reg.scala 28:19] _T_4110 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[22] <= _T_4110 @[ifu_mem_ctl.scala 653:35] - node _T_4111 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4112 = eq(_T_4111, UInt<3>("h07")) @[ifu_mem_ctl.scala 653:128] - node _T_4113 = and(_T_4112, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[22] <= _T_4110 @[ifu_mem_ctl.scala 661:35] + node _T_4111 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4112 = eq(_T_4111, UInt<3>("h07")) @[ifu_mem_ctl.scala 661:128] + node _T_4113 = and(_T_4112, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4114 : UInt, rvclkhdr_72.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4113 : @[Reg.scala 28:19] _T_4114 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[23] <= _T_4114 @[ifu_mem_ctl.scala 653:35] - node _T_4115 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4116 = eq(_T_4115, UInt<1>("h00")) @[ifu_mem_ctl.scala 653:128] - node _T_4117 = and(_T_4116, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[23] <= _T_4114 @[ifu_mem_ctl.scala 661:35] + node _T_4115 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4116 = eq(_T_4115, UInt<1>("h00")) @[ifu_mem_ctl.scala 661:128] + node _T_4117 = and(_T_4116, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4118 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4117 : @[Reg.scala 28:19] _T_4118 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[24] <= _T_4118 @[ifu_mem_ctl.scala 653:35] - node _T_4119 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4120 = eq(_T_4119, UInt<1>("h01")) @[ifu_mem_ctl.scala 653:128] - node _T_4121 = and(_T_4120, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[24] <= _T_4118 @[ifu_mem_ctl.scala 661:35] + node _T_4119 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4120 = eq(_T_4119, UInt<1>("h01")) @[ifu_mem_ctl.scala 661:128] + node _T_4121 = and(_T_4120, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4122 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4121 : @[Reg.scala 28:19] _T_4122 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[25] <= _T_4122 @[ifu_mem_ctl.scala 653:35] - node _T_4123 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4124 = eq(_T_4123, UInt<2>("h02")) @[ifu_mem_ctl.scala 653:128] - node _T_4125 = and(_T_4124, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[25] <= _T_4122 @[ifu_mem_ctl.scala 661:35] + node _T_4123 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4124 = eq(_T_4123, UInt<2>("h02")) @[ifu_mem_ctl.scala 661:128] + node _T_4125 = and(_T_4124, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4126 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4125 : @[Reg.scala 28:19] _T_4126 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[26] <= _T_4126 @[ifu_mem_ctl.scala 653:35] - node _T_4127 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4128 = eq(_T_4127, UInt<2>("h03")) @[ifu_mem_ctl.scala 653:128] - node _T_4129 = and(_T_4128, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[26] <= _T_4126 @[ifu_mem_ctl.scala 661:35] + node _T_4127 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4128 = eq(_T_4127, UInt<2>("h03")) @[ifu_mem_ctl.scala 661:128] + node _T_4129 = and(_T_4128, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4130 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4129 : @[Reg.scala 28:19] _T_4130 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[27] <= _T_4130 @[ifu_mem_ctl.scala 653:35] - node _T_4131 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4132 = eq(_T_4131, UInt<3>("h04")) @[ifu_mem_ctl.scala 653:128] - node _T_4133 = and(_T_4132, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[27] <= _T_4130 @[ifu_mem_ctl.scala 661:35] + node _T_4131 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4132 = eq(_T_4131, UInt<3>("h04")) @[ifu_mem_ctl.scala 661:128] + node _T_4133 = and(_T_4132, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4134 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4133 : @[Reg.scala 28:19] _T_4134 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[28] <= _T_4134 @[ifu_mem_ctl.scala 653:35] - node _T_4135 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4136 = eq(_T_4135, UInt<3>("h05")) @[ifu_mem_ctl.scala 653:128] - node _T_4137 = and(_T_4136, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[28] <= _T_4134 @[ifu_mem_ctl.scala 661:35] + node _T_4135 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4136 = eq(_T_4135, UInt<3>("h05")) @[ifu_mem_ctl.scala 661:128] + node _T_4137 = and(_T_4136, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4138 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4137 : @[Reg.scala 28:19] _T_4138 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[29] <= _T_4138 @[ifu_mem_ctl.scala 653:35] - node _T_4139 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4140 = eq(_T_4139, UInt<3>("h06")) @[ifu_mem_ctl.scala 653:128] - node _T_4141 = and(_T_4140, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[29] <= _T_4138 @[ifu_mem_ctl.scala 661:35] + node _T_4139 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4140 = eq(_T_4139, UInt<3>("h06")) @[ifu_mem_ctl.scala 661:128] + node _T_4141 = and(_T_4140, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4142 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4141 : @[Reg.scala 28:19] _T_4142 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[30] <= _T_4142 @[ifu_mem_ctl.scala 653:35] - node _T_4143 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4144 = eq(_T_4143, UInt<3>("h07")) @[ifu_mem_ctl.scala 653:128] - node _T_4145 = and(_T_4144, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[30] <= _T_4142 @[ifu_mem_ctl.scala 661:35] + node _T_4143 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4144 = eq(_T_4143, UInt<3>("h07")) @[ifu_mem_ctl.scala 661:128] + node _T_4145 = and(_T_4144, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4146 : UInt, rvclkhdr_73.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4145 : @[Reg.scala 28:19] _T_4146 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[31] <= _T_4146 @[ifu_mem_ctl.scala 653:35] - node _T_4147 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4148 = eq(_T_4147, UInt<1>("h00")) @[ifu_mem_ctl.scala 653:128] - node _T_4149 = and(_T_4148, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[31] <= _T_4146 @[ifu_mem_ctl.scala 661:35] + node _T_4147 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4148 = eq(_T_4147, UInt<1>("h00")) @[ifu_mem_ctl.scala 661:128] + node _T_4149 = and(_T_4148, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4150 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4149 : @[Reg.scala 28:19] _T_4150 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[32] <= _T_4150 @[ifu_mem_ctl.scala 653:35] - node _T_4151 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4152 = eq(_T_4151, UInt<1>("h01")) @[ifu_mem_ctl.scala 653:128] - node _T_4153 = and(_T_4152, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[32] <= _T_4150 @[ifu_mem_ctl.scala 661:35] + node _T_4151 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4152 = eq(_T_4151, UInt<1>("h01")) @[ifu_mem_ctl.scala 661:128] + node _T_4153 = and(_T_4152, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4154 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4153 : @[Reg.scala 28:19] _T_4154 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[33] <= _T_4154 @[ifu_mem_ctl.scala 653:35] - node _T_4155 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4156 = eq(_T_4155, UInt<2>("h02")) @[ifu_mem_ctl.scala 653:128] - node _T_4157 = and(_T_4156, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[33] <= _T_4154 @[ifu_mem_ctl.scala 661:35] + node _T_4155 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4156 = eq(_T_4155, UInt<2>("h02")) @[ifu_mem_ctl.scala 661:128] + node _T_4157 = and(_T_4156, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4158 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4157 : @[Reg.scala 28:19] _T_4158 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[34] <= _T_4158 @[ifu_mem_ctl.scala 653:35] - node _T_4159 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4160 = eq(_T_4159, UInt<2>("h03")) @[ifu_mem_ctl.scala 653:128] - node _T_4161 = and(_T_4160, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[34] <= _T_4158 @[ifu_mem_ctl.scala 661:35] + node _T_4159 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4160 = eq(_T_4159, UInt<2>("h03")) @[ifu_mem_ctl.scala 661:128] + node _T_4161 = and(_T_4160, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4162 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4161 : @[Reg.scala 28:19] _T_4162 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[35] <= _T_4162 @[ifu_mem_ctl.scala 653:35] - node _T_4163 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4164 = eq(_T_4163, UInt<3>("h04")) @[ifu_mem_ctl.scala 653:128] - node _T_4165 = and(_T_4164, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[35] <= _T_4162 @[ifu_mem_ctl.scala 661:35] + node _T_4163 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4164 = eq(_T_4163, UInt<3>("h04")) @[ifu_mem_ctl.scala 661:128] + node _T_4165 = and(_T_4164, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4166 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4165 : @[Reg.scala 28:19] _T_4166 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[36] <= _T_4166 @[ifu_mem_ctl.scala 653:35] - node _T_4167 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4168 = eq(_T_4167, UInt<3>("h05")) @[ifu_mem_ctl.scala 653:128] - node _T_4169 = and(_T_4168, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[36] <= _T_4166 @[ifu_mem_ctl.scala 661:35] + node _T_4167 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4168 = eq(_T_4167, UInt<3>("h05")) @[ifu_mem_ctl.scala 661:128] + node _T_4169 = and(_T_4168, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4170 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4169 : @[Reg.scala 28:19] _T_4170 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[37] <= _T_4170 @[ifu_mem_ctl.scala 653:35] - node _T_4171 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4172 = eq(_T_4171, UInt<3>("h06")) @[ifu_mem_ctl.scala 653:128] - node _T_4173 = and(_T_4172, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[37] <= _T_4170 @[ifu_mem_ctl.scala 661:35] + node _T_4171 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4172 = eq(_T_4171, UInt<3>("h06")) @[ifu_mem_ctl.scala 661:128] + node _T_4173 = and(_T_4172, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4174 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4173 : @[Reg.scala 28:19] _T_4174 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[38] <= _T_4174 @[ifu_mem_ctl.scala 653:35] - node _T_4175 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4176 = eq(_T_4175, UInt<3>("h07")) @[ifu_mem_ctl.scala 653:128] - node _T_4177 = and(_T_4176, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[38] <= _T_4174 @[ifu_mem_ctl.scala 661:35] + node _T_4175 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4176 = eq(_T_4175, UInt<3>("h07")) @[ifu_mem_ctl.scala 661:128] + node _T_4177 = and(_T_4176, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4178 : UInt, rvclkhdr_74.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4177 : @[Reg.scala 28:19] _T_4178 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[39] <= _T_4178 @[ifu_mem_ctl.scala 653:35] - node _T_4179 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4180 = eq(_T_4179, UInt<1>("h00")) @[ifu_mem_ctl.scala 653:128] - node _T_4181 = and(_T_4180, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[39] <= _T_4178 @[ifu_mem_ctl.scala 661:35] + node _T_4179 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4180 = eq(_T_4179, UInt<1>("h00")) @[ifu_mem_ctl.scala 661:128] + node _T_4181 = and(_T_4180, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4182 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4181 : @[Reg.scala 28:19] _T_4182 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[40] <= _T_4182 @[ifu_mem_ctl.scala 653:35] - node _T_4183 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4184 = eq(_T_4183, UInt<1>("h01")) @[ifu_mem_ctl.scala 653:128] - node _T_4185 = and(_T_4184, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[40] <= _T_4182 @[ifu_mem_ctl.scala 661:35] + node _T_4183 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4184 = eq(_T_4183, UInt<1>("h01")) @[ifu_mem_ctl.scala 661:128] + node _T_4185 = and(_T_4184, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4186 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4185 : @[Reg.scala 28:19] _T_4186 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[41] <= _T_4186 @[ifu_mem_ctl.scala 653:35] - node _T_4187 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4188 = eq(_T_4187, UInt<2>("h02")) @[ifu_mem_ctl.scala 653:128] - node _T_4189 = and(_T_4188, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[41] <= _T_4186 @[ifu_mem_ctl.scala 661:35] + node _T_4187 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4188 = eq(_T_4187, UInt<2>("h02")) @[ifu_mem_ctl.scala 661:128] + node _T_4189 = and(_T_4188, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4190 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4189 : @[Reg.scala 28:19] _T_4190 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[42] <= _T_4190 @[ifu_mem_ctl.scala 653:35] - node _T_4191 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4192 = eq(_T_4191, UInt<2>("h03")) @[ifu_mem_ctl.scala 653:128] - node _T_4193 = and(_T_4192, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[42] <= _T_4190 @[ifu_mem_ctl.scala 661:35] + node _T_4191 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4192 = eq(_T_4191, UInt<2>("h03")) @[ifu_mem_ctl.scala 661:128] + node _T_4193 = and(_T_4192, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4194 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4193 : @[Reg.scala 28:19] _T_4194 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[43] <= _T_4194 @[ifu_mem_ctl.scala 653:35] - node _T_4195 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4196 = eq(_T_4195, UInt<3>("h04")) @[ifu_mem_ctl.scala 653:128] - node _T_4197 = and(_T_4196, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[43] <= _T_4194 @[ifu_mem_ctl.scala 661:35] + node _T_4195 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4196 = eq(_T_4195, UInt<3>("h04")) @[ifu_mem_ctl.scala 661:128] + node _T_4197 = and(_T_4196, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4198 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4197 : @[Reg.scala 28:19] _T_4198 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[44] <= _T_4198 @[ifu_mem_ctl.scala 653:35] - node _T_4199 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4200 = eq(_T_4199, UInt<3>("h05")) @[ifu_mem_ctl.scala 653:128] - node _T_4201 = and(_T_4200, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[44] <= _T_4198 @[ifu_mem_ctl.scala 661:35] + node _T_4199 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4200 = eq(_T_4199, UInt<3>("h05")) @[ifu_mem_ctl.scala 661:128] + node _T_4201 = and(_T_4200, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4202 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4201 : @[Reg.scala 28:19] _T_4202 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[45] <= _T_4202 @[ifu_mem_ctl.scala 653:35] - node _T_4203 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4204 = eq(_T_4203, UInt<3>("h06")) @[ifu_mem_ctl.scala 653:128] - node _T_4205 = and(_T_4204, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[45] <= _T_4202 @[ifu_mem_ctl.scala 661:35] + node _T_4203 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4204 = eq(_T_4203, UInt<3>("h06")) @[ifu_mem_ctl.scala 661:128] + node _T_4205 = and(_T_4204, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4206 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4205 : @[Reg.scala 28:19] _T_4206 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[46] <= _T_4206 @[ifu_mem_ctl.scala 653:35] - node _T_4207 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4208 = eq(_T_4207, UInt<3>("h07")) @[ifu_mem_ctl.scala 653:128] - node _T_4209 = and(_T_4208, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[46] <= _T_4206 @[ifu_mem_ctl.scala 661:35] + node _T_4207 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4208 = eq(_T_4207, UInt<3>("h07")) @[ifu_mem_ctl.scala 661:128] + node _T_4209 = and(_T_4208, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4210 : UInt, rvclkhdr_75.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4209 : @[Reg.scala 28:19] _T_4210 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[47] <= _T_4210 @[ifu_mem_ctl.scala 653:35] - node _T_4211 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4212 = eq(_T_4211, UInt<1>("h00")) @[ifu_mem_ctl.scala 653:128] - node _T_4213 = and(_T_4212, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[47] <= _T_4210 @[ifu_mem_ctl.scala 661:35] + node _T_4211 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4212 = eq(_T_4211, UInt<1>("h00")) @[ifu_mem_ctl.scala 661:128] + node _T_4213 = and(_T_4212, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4214 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4213 : @[Reg.scala 28:19] _T_4214 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[48] <= _T_4214 @[ifu_mem_ctl.scala 653:35] - node _T_4215 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4216 = eq(_T_4215, UInt<1>("h01")) @[ifu_mem_ctl.scala 653:128] - node _T_4217 = and(_T_4216, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[48] <= _T_4214 @[ifu_mem_ctl.scala 661:35] + node _T_4215 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4216 = eq(_T_4215, UInt<1>("h01")) @[ifu_mem_ctl.scala 661:128] + node _T_4217 = and(_T_4216, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4218 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4217 : @[Reg.scala 28:19] _T_4218 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[49] <= _T_4218 @[ifu_mem_ctl.scala 653:35] - node _T_4219 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4220 = eq(_T_4219, UInt<2>("h02")) @[ifu_mem_ctl.scala 653:128] - node _T_4221 = and(_T_4220, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[49] <= _T_4218 @[ifu_mem_ctl.scala 661:35] + node _T_4219 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4220 = eq(_T_4219, UInt<2>("h02")) @[ifu_mem_ctl.scala 661:128] + node _T_4221 = and(_T_4220, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4222 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4221 : @[Reg.scala 28:19] _T_4222 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[50] <= _T_4222 @[ifu_mem_ctl.scala 653:35] - node _T_4223 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4224 = eq(_T_4223, UInt<2>("h03")) @[ifu_mem_ctl.scala 653:128] - node _T_4225 = and(_T_4224, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[50] <= _T_4222 @[ifu_mem_ctl.scala 661:35] + node _T_4223 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4224 = eq(_T_4223, UInt<2>("h03")) @[ifu_mem_ctl.scala 661:128] + node _T_4225 = and(_T_4224, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4226 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4225 : @[Reg.scala 28:19] _T_4226 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[51] <= _T_4226 @[ifu_mem_ctl.scala 653:35] - node _T_4227 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4228 = eq(_T_4227, UInt<3>("h04")) @[ifu_mem_ctl.scala 653:128] - node _T_4229 = and(_T_4228, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[51] <= _T_4226 @[ifu_mem_ctl.scala 661:35] + node _T_4227 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4228 = eq(_T_4227, UInt<3>("h04")) @[ifu_mem_ctl.scala 661:128] + node _T_4229 = and(_T_4228, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4230 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4229 : @[Reg.scala 28:19] _T_4230 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[52] <= _T_4230 @[ifu_mem_ctl.scala 653:35] - node _T_4231 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4232 = eq(_T_4231, UInt<3>("h05")) @[ifu_mem_ctl.scala 653:128] - node _T_4233 = and(_T_4232, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[52] <= _T_4230 @[ifu_mem_ctl.scala 661:35] + node _T_4231 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4232 = eq(_T_4231, UInt<3>("h05")) @[ifu_mem_ctl.scala 661:128] + node _T_4233 = and(_T_4232, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4234 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4233 : @[Reg.scala 28:19] _T_4234 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[53] <= _T_4234 @[ifu_mem_ctl.scala 653:35] - node _T_4235 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4236 = eq(_T_4235, UInt<3>("h06")) @[ifu_mem_ctl.scala 653:128] - node _T_4237 = and(_T_4236, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[53] <= _T_4234 @[ifu_mem_ctl.scala 661:35] + node _T_4235 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4236 = eq(_T_4235, UInt<3>("h06")) @[ifu_mem_ctl.scala 661:128] + node _T_4237 = and(_T_4236, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4238 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4237 : @[Reg.scala 28:19] _T_4238 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[54] <= _T_4238 @[ifu_mem_ctl.scala 653:35] - node _T_4239 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4240 = eq(_T_4239, UInt<3>("h07")) @[ifu_mem_ctl.scala 653:128] - node _T_4241 = and(_T_4240, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[54] <= _T_4238 @[ifu_mem_ctl.scala 661:35] + node _T_4239 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4240 = eq(_T_4239, UInt<3>("h07")) @[ifu_mem_ctl.scala 661:128] + node _T_4241 = and(_T_4240, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4242 : UInt, rvclkhdr_76.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4241 : @[Reg.scala 28:19] _T_4242 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[55] <= _T_4242 @[ifu_mem_ctl.scala 653:35] - node _T_4243 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4244 = eq(_T_4243, UInt<1>("h00")) @[ifu_mem_ctl.scala 653:128] - node _T_4245 = and(_T_4244, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[55] <= _T_4242 @[ifu_mem_ctl.scala 661:35] + node _T_4243 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4244 = eq(_T_4243, UInt<1>("h00")) @[ifu_mem_ctl.scala 661:128] + node _T_4245 = and(_T_4244, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4246 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4245 : @[Reg.scala 28:19] _T_4246 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[56] <= _T_4246 @[ifu_mem_ctl.scala 653:35] - node _T_4247 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4248 = eq(_T_4247, UInt<1>("h01")) @[ifu_mem_ctl.scala 653:128] - node _T_4249 = and(_T_4248, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[56] <= _T_4246 @[ifu_mem_ctl.scala 661:35] + node _T_4247 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4248 = eq(_T_4247, UInt<1>("h01")) @[ifu_mem_ctl.scala 661:128] + node _T_4249 = and(_T_4248, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4250 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4249 : @[Reg.scala 28:19] _T_4250 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[57] <= _T_4250 @[ifu_mem_ctl.scala 653:35] - node _T_4251 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4252 = eq(_T_4251, UInt<2>("h02")) @[ifu_mem_ctl.scala 653:128] - node _T_4253 = and(_T_4252, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[57] <= _T_4250 @[ifu_mem_ctl.scala 661:35] + node _T_4251 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4252 = eq(_T_4251, UInt<2>("h02")) @[ifu_mem_ctl.scala 661:128] + node _T_4253 = and(_T_4252, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4254 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4253 : @[Reg.scala 28:19] _T_4254 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[58] <= _T_4254 @[ifu_mem_ctl.scala 653:35] - node _T_4255 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4256 = eq(_T_4255, UInt<2>("h03")) @[ifu_mem_ctl.scala 653:128] - node _T_4257 = and(_T_4256, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[58] <= _T_4254 @[ifu_mem_ctl.scala 661:35] + node _T_4255 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4256 = eq(_T_4255, UInt<2>("h03")) @[ifu_mem_ctl.scala 661:128] + node _T_4257 = and(_T_4256, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4258 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4257 : @[Reg.scala 28:19] _T_4258 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[59] <= _T_4258 @[ifu_mem_ctl.scala 653:35] - node _T_4259 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4260 = eq(_T_4259, UInt<3>("h04")) @[ifu_mem_ctl.scala 653:128] - node _T_4261 = and(_T_4260, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[59] <= _T_4258 @[ifu_mem_ctl.scala 661:35] + node _T_4259 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4260 = eq(_T_4259, UInt<3>("h04")) @[ifu_mem_ctl.scala 661:128] + node _T_4261 = and(_T_4260, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4262 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4261 : @[Reg.scala 28:19] _T_4262 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[60] <= _T_4262 @[ifu_mem_ctl.scala 653:35] - node _T_4263 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4264 = eq(_T_4263, UInt<3>("h05")) @[ifu_mem_ctl.scala 653:128] - node _T_4265 = and(_T_4264, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[60] <= _T_4262 @[ifu_mem_ctl.scala 661:35] + node _T_4263 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4264 = eq(_T_4263, UInt<3>("h05")) @[ifu_mem_ctl.scala 661:128] + node _T_4265 = and(_T_4264, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4266 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4265 : @[Reg.scala 28:19] _T_4266 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[61] <= _T_4266 @[ifu_mem_ctl.scala 653:35] - node _T_4267 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4268 = eq(_T_4267, UInt<3>("h06")) @[ifu_mem_ctl.scala 653:128] - node _T_4269 = and(_T_4268, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[61] <= _T_4266 @[ifu_mem_ctl.scala 661:35] + node _T_4267 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4268 = eq(_T_4267, UInt<3>("h06")) @[ifu_mem_ctl.scala 661:128] + node _T_4269 = and(_T_4268, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4270 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4269 : @[Reg.scala 28:19] _T_4270 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[62] <= _T_4270 @[ifu_mem_ctl.scala 653:35] - node _T_4271 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4272 = eq(_T_4271, UInt<3>("h07")) @[ifu_mem_ctl.scala 653:128] - node _T_4273 = and(_T_4272, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[62] <= _T_4270 @[ifu_mem_ctl.scala 661:35] + node _T_4271 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4272 = eq(_T_4271, UInt<3>("h07")) @[ifu_mem_ctl.scala 661:128] + node _T_4273 = and(_T_4272, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4274 : UInt, rvclkhdr_77.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4273 : @[Reg.scala 28:19] _T_4274 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[63] <= _T_4274 @[ifu_mem_ctl.scala 653:35] - node _T_4275 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4276 = eq(_T_4275, UInt<1>("h00")) @[ifu_mem_ctl.scala 653:128] - node _T_4277 = and(_T_4276, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[63] <= _T_4274 @[ifu_mem_ctl.scala 661:35] + node _T_4275 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4276 = eq(_T_4275, UInt<1>("h00")) @[ifu_mem_ctl.scala 661:128] + node _T_4277 = and(_T_4276, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4278 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4277 : @[Reg.scala 28:19] _T_4278 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[64] <= _T_4278 @[ifu_mem_ctl.scala 653:35] - node _T_4279 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4280 = eq(_T_4279, UInt<1>("h01")) @[ifu_mem_ctl.scala 653:128] - node _T_4281 = and(_T_4280, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[64] <= _T_4278 @[ifu_mem_ctl.scala 661:35] + node _T_4279 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4280 = eq(_T_4279, UInt<1>("h01")) @[ifu_mem_ctl.scala 661:128] + node _T_4281 = and(_T_4280, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4282 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4281 : @[Reg.scala 28:19] _T_4282 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[65] <= _T_4282 @[ifu_mem_ctl.scala 653:35] - node _T_4283 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4284 = eq(_T_4283, UInt<2>("h02")) @[ifu_mem_ctl.scala 653:128] - node _T_4285 = and(_T_4284, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[65] <= _T_4282 @[ifu_mem_ctl.scala 661:35] + node _T_4283 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4284 = eq(_T_4283, UInt<2>("h02")) @[ifu_mem_ctl.scala 661:128] + node _T_4285 = and(_T_4284, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4286 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4285 : @[Reg.scala 28:19] _T_4286 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[66] <= _T_4286 @[ifu_mem_ctl.scala 653:35] - node _T_4287 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4288 = eq(_T_4287, UInt<2>("h03")) @[ifu_mem_ctl.scala 653:128] - node _T_4289 = and(_T_4288, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[66] <= _T_4286 @[ifu_mem_ctl.scala 661:35] + node _T_4287 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4288 = eq(_T_4287, UInt<2>("h03")) @[ifu_mem_ctl.scala 661:128] + node _T_4289 = and(_T_4288, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4290 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4289 : @[Reg.scala 28:19] _T_4290 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[67] <= _T_4290 @[ifu_mem_ctl.scala 653:35] - node _T_4291 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4292 = eq(_T_4291, UInt<3>("h04")) @[ifu_mem_ctl.scala 653:128] - node _T_4293 = and(_T_4292, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[67] <= _T_4290 @[ifu_mem_ctl.scala 661:35] + node _T_4291 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4292 = eq(_T_4291, UInt<3>("h04")) @[ifu_mem_ctl.scala 661:128] + node _T_4293 = and(_T_4292, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4294 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4293 : @[Reg.scala 28:19] _T_4294 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[68] <= _T_4294 @[ifu_mem_ctl.scala 653:35] - node _T_4295 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4296 = eq(_T_4295, UInt<3>("h05")) @[ifu_mem_ctl.scala 653:128] - node _T_4297 = and(_T_4296, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[68] <= _T_4294 @[ifu_mem_ctl.scala 661:35] + node _T_4295 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4296 = eq(_T_4295, UInt<3>("h05")) @[ifu_mem_ctl.scala 661:128] + node _T_4297 = and(_T_4296, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4298 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4297 : @[Reg.scala 28:19] _T_4298 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[69] <= _T_4298 @[ifu_mem_ctl.scala 653:35] - node _T_4299 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4300 = eq(_T_4299, UInt<3>("h06")) @[ifu_mem_ctl.scala 653:128] - node _T_4301 = and(_T_4300, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[69] <= _T_4298 @[ifu_mem_ctl.scala 661:35] + node _T_4299 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4300 = eq(_T_4299, UInt<3>("h06")) @[ifu_mem_ctl.scala 661:128] + node _T_4301 = and(_T_4300, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4302 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4301 : @[Reg.scala 28:19] _T_4302 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[70] <= _T_4302 @[ifu_mem_ctl.scala 653:35] - node _T_4303 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4304 = eq(_T_4303, UInt<3>("h07")) @[ifu_mem_ctl.scala 653:128] - node _T_4305 = and(_T_4304, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[70] <= _T_4302 @[ifu_mem_ctl.scala 661:35] + node _T_4303 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4304 = eq(_T_4303, UInt<3>("h07")) @[ifu_mem_ctl.scala 661:128] + node _T_4305 = and(_T_4304, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4306 : UInt, rvclkhdr_78.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4305 : @[Reg.scala 28:19] _T_4306 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[71] <= _T_4306 @[ifu_mem_ctl.scala 653:35] - node _T_4307 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4308 = eq(_T_4307, UInt<1>("h00")) @[ifu_mem_ctl.scala 653:128] - node _T_4309 = and(_T_4308, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[71] <= _T_4306 @[ifu_mem_ctl.scala 661:35] + node _T_4307 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4308 = eq(_T_4307, UInt<1>("h00")) @[ifu_mem_ctl.scala 661:128] + node _T_4309 = and(_T_4308, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4310 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4309 : @[Reg.scala 28:19] _T_4310 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[72] <= _T_4310 @[ifu_mem_ctl.scala 653:35] - node _T_4311 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4312 = eq(_T_4311, UInt<1>("h01")) @[ifu_mem_ctl.scala 653:128] - node _T_4313 = and(_T_4312, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[72] <= _T_4310 @[ifu_mem_ctl.scala 661:35] + node _T_4311 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4312 = eq(_T_4311, UInt<1>("h01")) @[ifu_mem_ctl.scala 661:128] + node _T_4313 = and(_T_4312, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4314 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4313 : @[Reg.scala 28:19] _T_4314 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[73] <= _T_4314 @[ifu_mem_ctl.scala 653:35] - node _T_4315 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4316 = eq(_T_4315, UInt<2>("h02")) @[ifu_mem_ctl.scala 653:128] - node _T_4317 = and(_T_4316, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[73] <= _T_4314 @[ifu_mem_ctl.scala 661:35] + node _T_4315 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4316 = eq(_T_4315, UInt<2>("h02")) @[ifu_mem_ctl.scala 661:128] + node _T_4317 = and(_T_4316, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4318 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4317 : @[Reg.scala 28:19] _T_4318 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[74] <= _T_4318 @[ifu_mem_ctl.scala 653:35] - node _T_4319 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4320 = eq(_T_4319, UInt<2>("h03")) @[ifu_mem_ctl.scala 653:128] - node _T_4321 = and(_T_4320, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[74] <= _T_4318 @[ifu_mem_ctl.scala 661:35] + node _T_4319 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4320 = eq(_T_4319, UInt<2>("h03")) @[ifu_mem_ctl.scala 661:128] + node _T_4321 = and(_T_4320, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4322 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4321 : @[Reg.scala 28:19] _T_4322 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[75] <= _T_4322 @[ifu_mem_ctl.scala 653:35] - node _T_4323 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4324 = eq(_T_4323, UInt<3>("h04")) @[ifu_mem_ctl.scala 653:128] - node _T_4325 = and(_T_4324, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[75] <= _T_4322 @[ifu_mem_ctl.scala 661:35] + node _T_4323 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4324 = eq(_T_4323, UInt<3>("h04")) @[ifu_mem_ctl.scala 661:128] + node _T_4325 = and(_T_4324, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4326 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4325 : @[Reg.scala 28:19] _T_4326 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[76] <= _T_4326 @[ifu_mem_ctl.scala 653:35] - node _T_4327 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4328 = eq(_T_4327, UInt<3>("h05")) @[ifu_mem_ctl.scala 653:128] - node _T_4329 = and(_T_4328, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[76] <= _T_4326 @[ifu_mem_ctl.scala 661:35] + node _T_4327 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4328 = eq(_T_4327, UInt<3>("h05")) @[ifu_mem_ctl.scala 661:128] + node _T_4329 = and(_T_4328, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4330 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4329 : @[Reg.scala 28:19] _T_4330 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[77] <= _T_4330 @[ifu_mem_ctl.scala 653:35] - node _T_4331 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4332 = eq(_T_4331, UInt<3>("h06")) @[ifu_mem_ctl.scala 653:128] - node _T_4333 = and(_T_4332, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[77] <= _T_4330 @[ifu_mem_ctl.scala 661:35] + node _T_4331 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4332 = eq(_T_4331, UInt<3>("h06")) @[ifu_mem_ctl.scala 661:128] + node _T_4333 = and(_T_4332, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4334 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4333 : @[Reg.scala 28:19] _T_4334 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[78] <= _T_4334 @[ifu_mem_ctl.scala 653:35] - node _T_4335 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4336 = eq(_T_4335, UInt<3>("h07")) @[ifu_mem_ctl.scala 653:128] - node _T_4337 = and(_T_4336, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[78] <= _T_4334 @[ifu_mem_ctl.scala 661:35] + node _T_4335 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4336 = eq(_T_4335, UInt<3>("h07")) @[ifu_mem_ctl.scala 661:128] + node _T_4337 = and(_T_4336, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4338 : UInt, rvclkhdr_79.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4337 : @[Reg.scala 28:19] _T_4338 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[79] <= _T_4338 @[ifu_mem_ctl.scala 653:35] - node _T_4339 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4340 = eq(_T_4339, UInt<1>("h00")) @[ifu_mem_ctl.scala 653:128] - node _T_4341 = and(_T_4340, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[79] <= _T_4338 @[ifu_mem_ctl.scala 661:35] + node _T_4339 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4340 = eq(_T_4339, UInt<1>("h00")) @[ifu_mem_ctl.scala 661:128] + node _T_4341 = and(_T_4340, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4342 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4341 : @[Reg.scala 28:19] _T_4342 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[80] <= _T_4342 @[ifu_mem_ctl.scala 653:35] - node _T_4343 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4344 = eq(_T_4343, UInt<1>("h01")) @[ifu_mem_ctl.scala 653:128] - node _T_4345 = and(_T_4344, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[80] <= _T_4342 @[ifu_mem_ctl.scala 661:35] + node _T_4343 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4344 = eq(_T_4343, UInt<1>("h01")) @[ifu_mem_ctl.scala 661:128] + node _T_4345 = and(_T_4344, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4346 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4345 : @[Reg.scala 28:19] _T_4346 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[81] <= _T_4346 @[ifu_mem_ctl.scala 653:35] - node _T_4347 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4348 = eq(_T_4347, UInt<2>("h02")) @[ifu_mem_ctl.scala 653:128] - node _T_4349 = and(_T_4348, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[81] <= _T_4346 @[ifu_mem_ctl.scala 661:35] + node _T_4347 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4348 = eq(_T_4347, UInt<2>("h02")) @[ifu_mem_ctl.scala 661:128] + node _T_4349 = and(_T_4348, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4350 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4349 : @[Reg.scala 28:19] _T_4350 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[82] <= _T_4350 @[ifu_mem_ctl.scala 653:35] - node _T_4351 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4352 = eq(_T_4351, UInt<2>("h03")) @[ifu_mem_ctl.scala 653:128] - node _T_4353 = and(_T_4352, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[82] <= _T_4350 @[ifu_mem_ctl.scala 661:35] + node _T_4351 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4352 = eq(_T_4351, UInt<2>("h03")) @[ifu_mem_ctl.scala 661:128] + node _T_4353 = and(_T_4352, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4354 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4353 : @[Reg.scala 28:19] _T_4354 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[83] <= _T_4354 @[ifu_mem_ctl.scala 653:35] - node _T_4355 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4356 = eq(_T_4355, UInt<3>("h04")) @[ifu_mem_ctl.scala 653:128] - node _T_4357 = and(_T_4356, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[83] <= _T_4354 @[ifu_mem_ctl.scala 661:35] + node _T_4355 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4356 = eq(_T_4355, UInt<3>("h04")) @[ifu_mem_ctl.scala 661:128] + node _T_4357 = and(_T_4356, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4358 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4357 : @[Reg.scala 28:19] _T_4358 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[84] <= _T_4358 @[ifu_mem_ctl.scala 653:35] - node _T_4359 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4360 = eq(_T_4359, UInt<3>("h05")) @[ifu_mem_ctl.scala 653:128] - node _T_4361 = and(_T_4360, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[84] <= _T_4358 @[ifu_mem_ctl.scala 661:35] + node _T_4359 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4360 = eq(_T_4359, UInt<3>("h05")) @[ifu_mem_ctl.scala 661:128] + node _T_4361 = and(_T_4360, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4362 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4361 : @[Reg.scala 28:19] _T_4362 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[85] <= _T_4362 @[ifu_mem_ctl.scala 653:35] - node _T_4363 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4364 = eq(_T_4363, UInt<3>("h06")) @[ifu_mem_ctl.scala 653:128] - node _T_4365 = and(_T_4364, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[85] <= _T_4362 @[ifu_mem_ctl.scala 661:35] + node _T_4363 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4364 = eq(_T_4363, UInt<3>("h06")) @[ifu_mem_ctl.scala 661:128] + node _T_4365 = and(_T_4364, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4366 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4365 : @[Reg.scala 28:19] _T_4366 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[86] <= _T_4366 @[ifu_mem_ctl.scala 653:35] - node _T_4367 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4368 = eq(_T_4367, UInt<3>("h07")) @[ifu_mem_ctl.scala 653:128] - node _T_4369 = and(_T_4368, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[86] <= _T_4366 @[ifu_mem_ctl.scala 661:35] + node _T_4367 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4368 = eq(_T_4367, UInt<3>("h07")) @[ifu_mem_ctl.scala 661:128] + node _T_4369 = and(_T_4368, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4370 : UInt, rvclkhdr_80.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4369 : @[Reg.scala 28:19] _T_4370 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[87] <= _T_4370 @[ifu_mem_ctl.scala 653:35] - node _T_4371 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4372 = eq(_T_4371, UInt<1>("h00")) @[ifu_mem_ctl.scala 653:128] - node _T_4373 = and(_T_4372, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[87] <= _T_4370 @[ifu_mem_ctl.scala 661:35] + node _T_4371 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4372 = eq(_T_4371, UInt<1>("h00")) @[ifu_mem_ctl.scala 661:128] + node _T_4373 = and(_T_4372, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4374 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4373 : @[Reg.scala 28:19] _T_4374 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[88] <= _T_4374 @[ifu_mem_ctl.scala 653:35] - node _T_4375 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4376 = eq(_T_4375, UInt<1>("h01")) @[ifu_mem_ctl.scala 653:128] - node _T_4377 = and(_T_4376, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[88] <= _T_4374 @[ifu_mem_ctl.scala 661:35] + node _T_4375 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4376 = eq(_T_4375, UInt<1>("h01")) @[ifu_mem_ctl.scala 661:128] + node _T_4377 = and(_T_4376, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4378 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4377 : @[Reg.scala 28:19] _T_4378 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[89] <= _T_4378 @[ifu_mem_ctl.scala 653:35] - node _T_4379 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4380 = eq(_T_4379, UInt<2>("h02")) @[ifu_mem_ctl.scala 653:128] - node _T_4381 = and(_T_4380, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[89] <= _T_4378 @[ifu_mem_ctl.scala 661:35] + node _T_4379 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4380 = eq(_T_4379, UInt<2>("h02")) @[ifu_mem_ctl.scala 661:128] + node _T_4381 = and(_T_4380, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4382 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4381 : @[Reg.scala 28:19] _T_4382 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[90] <= _T_4382 @[ifu_mem_ctl.scala 653:35] - node _T_4383 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4384 = eq(_T_4383, UInt<2>("h03")) @[ifu_mem_ctl.scala 653:128] - node _T_4385 = and(_T_4384, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[90] <= _T_4382 @[ifu_mem_ctl.scala 661:35] + node _T_4383 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4384 = eq(_T_4383, UInt<2>("h03")) @[ifu_mem_ctl.scala 661:128] + node _T_4385 = and(_T_4384, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4386 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4385 : @[Reg.scala 28:19] _T_4386 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[91] <= _T_4386 @[ifu_mem_ctl.scala 653:35] - node _T_4387 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4388 = eq(_T_4387, UInt<3>("h04")) @[ifu_mem_ctl.scala 653:128] - node _T_4389 = and(_T_4388, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[91] <= _T_4386 @[ifu_mem_ctl.scala 661:35] + node _T_4387 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4388 = eq(_T_4387, UInt<3>("h04")) @[ifu_mem_ctl.scala 661:128] + node _T_4389 = and(_T_4388, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4390 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4389 : @[Reg.scala 28:19] _T_4390 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[92] <= _T_4390 @[ifu_mem_ctl.scala 653:35] - node _T_4391 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4392 = eq(_T_4391, UInt<3>("h05")) @[ifu_mem_ctl.scala 653:128] - node _T_4393 = and(_T_4392, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[92] <= _T_4390 @[ifu_mem_ctl.scala 661:35] + node _T_4391 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4392 = eq(_T_4391, UInt<3>("h05")) @[ifu_mem_ctl.scala 661:128] + node _T_4393 = and(_T_4392, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4394 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4393 : @[Reg.scala 28:19] _T_4394 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[93] <= _T_4394 @[ifu_mem_ctl.scala 653:35] - node _T_4395 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4396 = eq(_T_4395, UInt<3>("h06")) @[ifu_mem_ctl.scala 653:128] - node _T_4397 = and(_T_4396, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[93] <= _T_4394 @[ifu_mem_ctl.scala 661:35] + node _T_4395 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4396 = eq(_T_4395, UInt<3>("h06")) @[ifu_mem_ctl.scala 661:128] + node _T_4397 = and(_T_4396, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4398 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4397 : @[Reg.scala 28:19] _T_4398 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[94] <= _T_4398 @[ifu_mem_ctl.scala 653:35] - node _T_4399 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4400 = eq(_T_4399, UInt<3>("h07")) @[ifu_mem_ctl.scala 653:128] - node _T_4401 = and(_T_4400, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[94] <= _T_4398 @[ifu_mem_ctl.scala 661:35] + node _T_4399 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4400 = eq(_T_4399, UInt<3>("h07")) @[ifu_mem_ctl.scala 661:128] + node _T_4401 = and(_T_4400, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4402 : UInt, rvclkhdr_81.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4401 : @[Reg.scala 28:19] _T_4402 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[95] <= _T_4402 @[ifu_mem_ctl.scala 653:35] - node _T_4403 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4404 = eq(_T_4403, UInt<1>("h00")) @[ifu_mem_ctl.scala 653:128] - node _T_4405 = and(_T_4404, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[95] <= _T_4402 @[ifu_mem_ctl.scala 661:35] + node _T_4403 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4404 = eq(_T_4403, UInt<1>("h00")) @[ifu_mem_ctl.scala 661:128] + node _T_4405 = and(_T_4404, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4406 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4405 : @[Reg.scala 28:19] _T_4406 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[96] <= _T_4406 @[ifu_mem_ctl.scala 653:35] - node _T_4407 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4408 = eq(_T_4407, UInt<1>("h01")) @[ifu_mem_ctl.scala 653:128] - node _T_4409 = and(_T_4408, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[96] <= _T_4406 @[ifu_mem_ctl.scala 661:35] + node _T_4407 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4408 = eq(_T_4407, UInt<1>("h01")) @[ifu_mem_ctl.scala 661:128] + node _T_4409 = and(_T_4408, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4410 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4409 : @[Reg.scala 28:19] _T_4410 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[97] <= _T_4410 @[ifu_mem_ctl.scala 653:35] - node _T_4411 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4412 = eq(_T_4411, UInt<2>("h02")) @[ifu_mem_ctl.scala 653:128] - node _T_4413 = and(_T_4412, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[97] <= _T_4410 @[ifu_mem_ctl.scala 661:35] + node _T_4411 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4412 = eq(_T_4411, UInt<2>("h02")) @[ifu_mem_ctl.scala 661:128] + node _T_4413 = and(_T_4412, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4414 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4413 : @[Reg.scala 28:19] _T_4414 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[98] <= _T_4414 @[ifu_mem_ctl.scala 653:35] - node _T_4415 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4416 = eq(_T_4415, UInt<2>("h03")) @[ifu_mem_ctl.scala 653:128] - node _T_4417 = and(_T_4416, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[98] <= _T_4414 @[ifu_mem_ctl.scala 661:35] + node _T_4415 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4416 = eq(_T_4415, UInt<2>("h03")) @[ifu_mem_ctl.scala 661:128] + node _T_4417 = and(_T_4416, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4418 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4417 : @[Reg.scala 28:19] _T_4418 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[99] <= _T_4418 @[ifu_mem_ctl.scala 653:35] - node _T_4419 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4420 = eq(_T_4419, UInt<3>("h04")) @[ifu_mem_ctl.scala 653:128] - node _T_4421 = and(_T_4420, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[99] <= _T_4418 @[ifu_mem_ctl.scala 661:35] + node _T_4419 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4420 = eq(_T_4419, UInt<3>("h04")) @[ifu_mem_ctl.scala 661:128] + node _T_4421 = and(_T_4420, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4422 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4421 : @[Reg.scala 28:19] _T_4422 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[100] <= _T_4422 @[ifu_mem_ctl.scala 653:35] - node _T_4423 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4424 = eq(_T_4423, UInt<3>("h05")) @[ifu_mem_ctl.scala 653:128] - node _T_4425 = and(_T_4424, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[100] <= _T_4422 @[ifu_mem_ctl.scala 661:35] + node _T_4423 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4424 = eq(_T_4423, UInt<3>("h05")) @[ifu_mem_ctl.scala 661:128] + node _T_4425 = and(_T_4424, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4426 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4425 : @[Reg.scala 28:19] _T_4426 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[101] <= _T_4426 @[ifu_mem_ctl.scala 653:35] - node _T_4427 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4428 = eq(_T_4427, UInt<3>("h06")) @[ifu_mem_ctl.scala 653:128] - node _T_4429 = and(_T_4428, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[101] <= _T_4426 @[ifu_mem_ctl.scala 661:35] + node _T_4427 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4428 = eq(_T_4427, UInt<3>("h06")) @[ifu_mem_ctl.scala 661:128] + node _T_4429 = and(_T_4428, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4430 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4429 : @[Reg.scala 28:19] _T_4430 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[102] <= _T_4430 @[ifu_mem_ctl.scala 653:35] - node _T_4431 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4432 = eq(_T_4431, UInt<3>("h07")) @[ifu_mem_ctl.scala 653:128] - node _T_4433 = and(_T_4432, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[102] <= _T_4430 @[ifu_mem_ctl.scala 661:35] + node _T_4431 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4432 = eq(_T_4431, UInt<3>("h07")) @[ifu_mem_ctl.scala 661:128] + node _T_4433 = and(_T_4432, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4434 : UInt, rvclkhdr_82.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4433 : @[Reg.scala 28:19] _T_4434 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[103] <= _T_4434 @[ifu_mem_ctl.scala 653:35] - node _T_4435 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4436 = eq(_T_4435, UInt<1>("h00")) @[ifu_mem_ctl.scala 653:128] - node _T_4437 = and(_T_4436, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[103] <= _T_4434 @[ifu_mem_ctl.scala 661:35] + node _T_4435 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4436 = eq(_T_4435, UInt<1>("h00")) @[ifu_mem_ctl.scala 661:128] + node _T_4437 = and(_T_4436, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4438 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4437 : @[Reg.scala 28:19] _T_4438 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[104] <= _T_4438 @[ifu_mem_ctl.scala 653:35] - node _T_4439 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4440 = eq(_T_4439, UInt<1>("h01")) @[ifu_mem_ctl.scala 653:128] - node _T_4441 = and(_T_4440, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[104] <= _T_4438 @[ifu_mem_ctl.scala 661:35] + node _T_4439 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4440 = eq(_T_4439, UInt<1>("h01")) @[ifu_mem_ctl.scala 661:128] + node _T_4441 = and(_T_4440, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4442 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4441 : @[Reg.scala 28:19] _T_4442 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[105] <= _T_4442 @[ifu_mem_ctl.scala 653:35] - node _T_4443 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4444 = eq(_T_4443, UInt<2>("h02")) @[ifu_mem_ctl.scala 653:128] - node _T_4445 = and(_T_4444, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[105] <= _T_4442 @[ifu_mem_ctl.scala 661:35] + node _T_4443 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4444 = eq(_T_4443, UInt<2>("h02")) @[ifu_mem_ctl.scala 661:128] + node _T_4445 = and(_T_4444, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4446 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4445 : @[Reg.scala 28:19] _T_4446 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[106] <= _T_4446 @[ifu_mem_ctl.scala 653:35] - node _T_4447 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4448 = eq(_T_4447, UInt<2>("h03")) @[ifu_mem_ctl.scala 653:128] - node _T_4449 = and(_T_4448, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[106] <= _T_4446 @[ifu_mem_ctl.scala 661:35] + node _T_4447 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4448 = eq(_T_4447, UInt<2>("h03")) @[ifu_mem_ctl.scala 661:128] + node _T_4449 = and(_T_4448, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4450 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4449 : @[Reg.scala 28:19] _T_4450 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[107] <= _T_4450 @[ifu_mem_ctl.scala 653:35] - node _T_4451 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4452 = eq(_T_4451, UInt<3>("h04")) @[ifu_mem_ctl.scala 653:128] - node _T_4453 = and(_T_4452, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[107] <= _T_4450 @[ifu_mem_ctl.scala 661:35] + node _T_4451 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4452 = eq(_T_4451, UInt<3>("h04")) @[ifu_mem_ctl.scala 661:128] + node _T_4453 = and(_T_4452, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4454 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4453 : @[Reg.scala 28:19] _T_4454 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[108] <= _T_4454 @[ifu_mem_ctl.scala 653:35] - node _T_4455 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4456 = eq(_T_4455, UInt<3>("h05")) @[ifu_mem_ctl.scala 653:128] - node _T_4457 = and(_T_4456, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[108] <= _T_4454 @[ifu_mem_ctl.scala 661:35] + node _T_4455 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4456 = eq(_T_4455, UInt<3>("h05")) @[ifu_mem_ctl.scala 661:128] + node _T_4457 = and(_T_4456, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4458 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4457 : @[Reg.scala 28:19] _T_4458 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[109] <= _T_4458 @[ifu_mem_ctl.scala 653:35] - node _T_4459 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4460 = eq(_T_4459, UInt<3>("h06")) @[ifu_mem_ctl.scala 653:128] - node _T_4461 = and(_T_4460, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[109] <= _T_4458 @[ifu_mem_ctl.scala 661:35] + node _T_4459 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4460 = eq(_T_4459, UInt<3>("h06")) @[ifu_mem_ctl.scala 661:128] + node _T_4461 = and(_T_4460, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4462 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4461 : @[Reg.scala 28:19] _T_4462 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[110] <= _T_4462 @[ifu_mem_ctl.scala 653:35] - node _T_4463 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4464 = eq(_T_4463, UInt<3>("h07")) @[ifu_mem_ctl.scala 653:128] - node _T_4465 = and(_T_4464, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[110] <= _T_4462 @[ifu_mem_ctl.scala 661:35] + node _T_4463 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4464 = eq(_T_4463, UInt<3>("h07")) @[ifu_mem_ctl.scala 661:128] + node _T_4465 = and(_T_4464, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4466 : UInt, rvclkhdr_83.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4465 : @[Reg.scala 28:19] _T_4466 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[111] <= _T_4466 @[ifu_mem_ctl.scala 653:35] - node _T_4467 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4468 = eq(_T_4467, UInt<1>("h00")) @[ifu_mem_ctl.scala 653:128] - node _T_4469 = and(_T_4468, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[111] <= _T_4466 @[ifu_mem_ctl.scala 661:35] + node _T_4467 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4468 = eq(_T_4467, UInt<1>("h00")) @[ifu_mem_ctl.scala 661:128] + node _T_4469 = and(_T_4468, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4470 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4469 : @[Reg.scala 28:19] _T_4470 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[112] <= _T_4470 @[ifu_mem_ctl.scala 653:35] - node _T_4471 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4472 = eq(_T_4471, UInt<1>("h01")) @[ifu_mem_ctl.scala 653:128] - node _T_4473 = and(_T_4472, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[112] <= _T_4470 @[ifu_mem_ctl.scala 661:35] + node _T_4471 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4472 = eq(_T_4471, UInt<1>("h01")) @[ifu_mem_ctl.scala 661:128] + node _T_4473 = and(_T_4472, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4474 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4473 : @[Reg.scala 28:19] _T_4474 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[113] <= _T_4474 @[ifu_mem_ctl.scala 653:35] - node _T_4475 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4476 = eq(_T_4475, UInt<2>("h02")) @[ifu_mem_ctl.scala 653:128] - node _T_4477 = and(_T_4476, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[113] <= _T_4474 @[ifu_mem_ctl.scala 661:35] + node _T_4475 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4476 = eq(_T_4475, UInt<2>("h02")) @[ifu_mem_ctl.scala 661:128] + node _T_4477 = and(_T_4476, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4478 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4477 : @[Reg.scala 28:19] _T_4478 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[114] <= _T_4478 @[ifu_mem_ctl.scala 653:35] - node _T_4479 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4480 = eq(_T_4479, UInt<2>("h03")) @[ifu_mem_ctl.scala 653:128] - node _T_4481 = and(_T_4480, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[114] <= _T_4478 @[ifu_mem_ctl.scala 661:35] + node _T_4479 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4480 = eq(_T_4479, UInt<2>("h03")) @[ifu_mem_ctl.scala 661:128] + node _T_4481 = and(_T_4480, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4482 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4481 : @[Reg.scala 28:19] _T_4482 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[115] <= _T_4482 @[ifu_mem_ctl.scala 653:35] - node _T_4483 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4484 = eq(_T_4483, UInt<3>("h04")) @[ifu_mem_ctl.scala 653:128] - node _T_4485 = and(_T_4484, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[115] <= _T_4482 @[ifu_mem_ctl.scala 661:35] + node _T_4483 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4484 = eq(_T_4483, UInt<3>("h04")) @[ifu_mem_ctl.scala 661:128] + node _T_4485 = and(_T_4484, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4486 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4485 : @[Reg.scala 28:19] _T_4486 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[116] <= _T_4486 @[ifu_mem_ctl.scala 653:35] - node _T_4487 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4488 = eq(_T_4487, UInt<3>("h05")) @[ifu_mem_ctl.scala 653:128] - node _T_4489 = and(_T_4488, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[116] <= _T_4486 @[ifu_mem_ctl.scala 661:35] + node _T_4487 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4488 = eq(_T_4487, UInt<3>("h05")) @[ifu_mem_ctl.scala 661:128] + node _T_4489 = and(_T_4488, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4490 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4489 : @[Reg.scala 28:19] _T_4490 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[117] <= _T_4490 @[ifu_mem_ctl.scala 653:35] - node _T_4491 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4492 = eq(_T_4491, UInt<3>("h06")) @[ifu_mem_ctl.scala 653:128] - node _T_4493 = and(_T_4492, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[117] <= _T_4490 @[ifu_mem_ctl.scala 661:35] + node _T_4491 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4492 = eq(_T_4491, UInt<3>("h06")) @[ifu_mem_ctl.scala 661:128] + node _T_4493 = and(_T_4492, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4494 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4493 : @[Reg.scala 28:19] _T_4494 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[118] <= _T_4494 @[ifu_mem_ctl.scala 653:35] - node _T_4495 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4496 = eq(_T_4495, UInt<3>("h07")) @[ifu_mem_ctl.scala 653:128] - node _T_4497 = and(_T_4496, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[118] <= _T_4494 @[ifu_mem_ctl.scala 661:35] + node _T_4495 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4496 = eq(_T_4495, UInt<3>("h07")) @[ifu_mem_ctl.scala 661:128] + node _T_4497 = and(_T_4496, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4498 : UInt, rvclkhdr_84.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4497 : @[Reg.scala 28:19] _T_4498 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[119] <= _T_4498 @[ifu_mem_ctl.scala 653:35] - node _T_4499 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4500 = eq(_T_4499, UInt<1>("h00")) @[ifu_mem_ctl.scala 653:128] - node _T_4501 = and(_T_4500, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[119] <= _T_4498 @[ifu_mem_ctl.scala 661:35] + node _T_4499 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4500 = eq(_T_4499, UInt<1>("h00")) @[ifu_mem_ctl.scala 661:128] + node _T_4501 = and(_T_4500, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4502 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4501 : @[Reg.scala 28:19] _T_4502 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[120] <= _T_4502 @[ifu_mem_ctl.scala 653:35] - node _T_4503 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4504 = eq(_T_4503, UInt<1>("h01")) @[ifu_mem_ctl.scala 653:128] - node _T_4505 = and(_T_4504, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[120] <= _T_4502 @[ifu_mem_ctl.scala 661:35] + node _T_4503 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4504 = eq(_T_4503, UInt<1>("h01")) @[ifu_mem_ctl.scala 661:128] + node _T_4505 = and(_T_4504, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4506 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4505 : @[Reg.scala 28:19] _T_4506 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[121] <= _T_4506 @[ifu_mem_ctl.scala 653:35] - node _T_4507 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4508 = eq(_T_4507, UInt<2>("h02")) @[ifu_mem_ctl.scala 653:128] - node _T_4509 = and(_T_4508, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[121] <= _T_4506 @[ifu_mem_ctl.scala 661:35] + node _T_4507 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4508 = eq(_T_4507, UInt<2>("h02")) @[ifu_mem_ctl.scala 661:128] + node _T_4509 = and(_T_4508, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4510 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4509 : @[Reg.scala 28:19] _T_4510 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[122] <= _T_4510 @[ifu_mem_ctl.scala 653:35] - node _T_4511 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4512 = eq(_T_4511, UInt<2>("h03")) @[ifu_mem_ctl.scala 653:128] - node _T_4513 = and(_T_4512, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[122] <= _T_4510 @[ifu_mem_ctl.scala 661:35] + node _T_4511 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4512 = eq(_T_4511, UInt<2>("h03")) @[ifu_mem_ctl.scala 661:128] + node _T_4513 = and(_T_4512, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4514 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4513 : @[Reg.scala 28:19] _T_4514 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[123] <= _T_4514 @[ifu_mem_ctl.scala 653:35] - node _T_4515 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4516 = eq(_T_4515, UInt<3>("h04")) @[ifu_mem_ctl.scala 653:128] - node _T_4517 = and(_T_4516, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[123] <= _T_4514 @[ifu_mem_ctl.scala 661:35] + node _T_4515 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4516 = eq(_T_4515, UInt<3>("h04")) @[ifu_mem_ctl.scala 661:128] + node _T_4517 = and(_T_4516, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4518 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4517 : @[Reg.scala 28:19] _T_4518 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[124] <= _T_4518 @[ifu_mem_ctl.scala 653:35] - node _T_4519 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4520 = eq(_T_4519, UInt<3>("h05")) @[ifu_mem_ctl.scala 653:128] - node _T_4521 = and(_T_4520, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[124] <= _T_4518 @[ifu_mem_ctl.scala 661:35] + node _T_4519 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4520 = eq(_T_4519, UInt<3>("h05")) @[ifu_mem_ctl.scala 661:128] + node _T_4521 = and(_T_4520, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4522 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4521 : @[Reg.scala 28:19] _T_4522 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[125] <= _T_4522 @[ifu_mem_ctl.scala 653:35] - node _T_4523 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4524 = eq(_T_4523, UInt<3>("h06")) @[ifu_mem_ctl.scala 653:128] - node _T_4525 = and(_T_4524, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[125] <= _T_4522 @[ifu_mem_ctl.scala 661:35] + node _T_4523 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4524 = eq(_T_4523, UInt<3>("h06")) @[ifu_mem_ctl.scala 661:128] + node _T_4525 = and(_T_4524, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4526 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4525 : @[Reg.scala 28:19] _T_4526 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[126] <= _T_4526 @[ifu_mem_ctl.scala 653:35] - node _T_4527 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 653:123] - node _T_4528 = eq(_T_4527, UInt<3>("h07")) @[ifu_mem_ctl.scala 653:128] - node _T_4529 = and(_T_4528, way_status_wr_en_ff) @[ifu_mem_ctl.scala 653:136] + way_status_out[126] <= _T_4526 @[ifu_mem_ctl.scala 661:35] + node _T_4527 = bits(ifu_status_wr_addr_ff, 2, 0) @[ifu_mem_ctl.scala 661:123] + node _T_4528 = eq(_T_4527, UInt<3>("h07")) @[ifu_mem_ctl.scala 661:128] + node _T_4529 = and(_T_4528, way_status_wr_en_ff) @[ifu_mem_ctl.scala 661:136] reg _T_4530 : UInt, rvclkhdr_85.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_4529 : @[Reg.scala 28:19] _T_4530 <= way_status_new_ff @[Reg.scala 28:23] skip @[Reg.scala 28:19] - way_status_out[127] <= _T_4530 @[ifu_mem_ctl.scala 653:35] + way_status_out[127] <= _T_4530 @[ifu_mem_ctl.scala 661:35] node _T_4531 = cat(way_status_out[127], way_status_out[126]) @[Cat.scala 29:58] node _T_4532 = cat(_T_4531, way_status_out[125]) @[Cat.scala 29:58] node _T_4533 = cat(_T_4532, way_status_out[124]) @[Cat.scala 29:58] @@ -9446,134 +9446,134 @@ circuit quasar_wrapper : node _T_4669 = cat(_T_4668, way_status_clken_2) @[Cat.scala 29:58] node _T_4670 = cat(_T_4669, way_status_clken_1) @[Cat.scala 29:58] node test_way_status_clken = cat(_T_4670, way_status_clken_0) @[Cat.scala 29:58] - node _T_4671 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 658:80] - node _T_4672 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[ifu_mem_ctl.scala 658:80] - node _T_4673 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[ifu_mem_ctl.scala 658:80] - node _T_4674 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[ifu_mem_ctl.scala 658:80] - node _T_4675 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[ifu_mem_ctl.scala 658:80] - node _T_4676 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[ifu_mem_ctl.scala 658:80] - node _T_4677 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[ifu_mem_ctl.scala 658:80] - node _T_4678 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[ifu_mem_ctl.scala 658:80] - node _T_4679 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[ifu_mem_ctl.scala 658:80] - node _T_4680 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[ifu_mem_ctl.scala 658:80] - node _T_4681 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[ifu_mem_ctl.scala 658:80] - node _T_4682 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[ifu_mem_ctl.scala 658:80] - node _T_4683 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[ifu_mem_ctl.scala 658:80] - node _T_4684 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[ifu_mem_ctl.scala 658:80] - node _T_4685 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[ifu_mem_ctl.scala 658:80] - node _T_4686 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[ifu_mem_ctl.scala 658:80] - node _T_4687 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[ifu_mem_ctl.scala 658:80] - node _T_4688 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[ifu_mem_ctl.scala 658:80] - node _T_4689 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[ifu_mem_ctl.scala 658:80] - node _T_4690 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[ifu_mem_ctl.scala 658:80] - node _T_4691 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[ifu_mem_ctl.scala 658:80] - node _T_4692 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[ifu_mem_ctl.scala 658:80] - node _T_4693 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[ifu_mem_ctl.scala 658:80] - node _T_4694 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[ifu_mem_ctl.scala 658:80] - node _T_4695 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[ifu_mem_ctl.scala 658:80] - node _T_4696 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[ifu_mem_ctl.scala 658:80] - node _T_4697 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[ifu_mem_ctl.scala 658:80] - node _T_4698 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[ifu_mem_ctl.scala 658:80] - node _T_4699 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[ifu_mem_ctl.scala 658:80] - node _T_4700 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[ifu_mem_ctl.scala 658:80] - node _T_4701 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[ifu_mem_ctl.scala 658:80] - node _T_4702 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[ifu_mem_ctl.scala 658:80] - node _T_4703 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[ifu_mem_ctl.scala 658:80] - node _T_4704 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[ifu_mem_ctl.scala 658:80] - node _T_4705 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[ifu_mem_ctl.scala 658:80] - node _T_4706 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[ifu_mem_ctl.scala 658:80] - node _T_4707 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[ifu_mem_ctl.scala 658:80] - node _T_4708 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[ifu_mem_ctl.scala 658:80] - node _T_4709 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[ifu_mem_ctl.scala 658:80] - node _T_4710 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[ifu_mem_ctl.scala 658:80] - node _T_4711 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[ifu_mem_ctl.scala 658:80] - node _T_4712 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[ifu_mem_ctl.scala 658:80] - node _T_4713 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[ifu_mem_ctl.scala 658:80] - node _T_4714 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[ifu_mem_ctl.scala 658:80] - node _T_4715 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[ifu_mem_ctl.scala 658:80] - node _T_4716 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[ifu_mem_ctl.scala 658:80] - node _T_4717 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[ifu_mem_ctl.scala 658:80] - node _T_4718 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[ifu_mem_ctl.scala 658:80] - node _T_4719 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[ifu_mem_ctl.scala 658:80] - node _T_4720 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[ifu_mem_ctl.scala 658:80] - node _T_4721 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[ifu_mem_ctl.scala 658:80] - node _T_4722 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[ifu_mem_ctl.scala 658:80] - node _T_4723 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[ifu_mem_ctl.scala 658:80] - node _T_4724 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[ifu_mem_ctl.scala 658:80] - node _T_4725 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[ifu_mem_ctl.scala 658:80] - node _T_4726 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[ifu_mem_ctl.scala 658:80] - node _T_4727 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[ifu_mem_ctl.scala 658:80] - node _T_4728 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[ifu_mem_ctl.scala 658:80] - node _T_4729 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[ifu_mem_ctl.scala 658:80] - node _T_4730 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[ifu_mem_ctl.scala 658:80] - node _T_4731 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[ifu_mem_ctl.scala 658:80] - node _T_4732 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[ifu_mem_ctl.scala 658:80] - node _T_4733 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[ifu_mem_ctl.scala 658:80] - node _T_4734 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[ifu_mem_ctl.scala 658:80] - node _T_4735 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[ifu_mem_ctl.scala 658:80] - node _T_4736 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[ifu_mem_ctl.scala 658:80] - node _T_4737 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[ifu_mem_ctl.scala 658:80] - node _T_4738 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[ifu_mem_ctl.scala 658:80] - node _T_4739 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[ifu_mem_ctl.scala 658:80] - node _T_4740 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[ifu_mem_ctl.scala 658:80] - node _T_4741 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[ifu_mem_ctl.scala 658:80] - node _T_4742 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[ifu_mem_ctl.scala 658:80] - node _T_4743 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[ifu_mem_ctl.scala 658:80] - node _T_4744 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[ifu_mem_ctl.scala 658:80] - node _T_4745 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[ifu_mem_ctl.scala 658:80] - node _T_4746 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[ifu_mem_ctl.scala 658:80] - node _T_4747 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[ifu_mem_ctl.scala 658:80] - node _T_4748 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[ifu_mem_ctl.scala 658:80] - node _T_4749 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[ifu_mem_ctl.scala 658:80] - node _T_4750 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[ifu_mem_ctl.scala 658:80] - node _T_4751 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[ifu_mem_ctl.scala 658:80] - node _T_4752 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[ifu_mem_ctl.scala 658:80] - node _T_4753 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[ifu_mem_ctl.scala 658:80] - node _T_4754 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[ifu_mem_ctl.scala 658:80] - node _T_4755 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[ifu_mem_ctl.scala 658:80] - node _T_4756 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[ifu_mem_ctl.scala 658:80] - node _T_4757 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[ifu_mem_ctl.scala 658:80] - node _T_4758 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[ifu_mem_ctl.scala 658:80] - node _T_4759 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[ifu_mem_ctl.scala 658:80] - node _T_4760 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[ifu_mem_ctl.scala 658:80] - node _T_4761 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[ifu_mem_ctl.scala 658:80] - node _T_4762 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[ifu_mem_ctl.scala 658:80] - node _T_4763 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[ifu_mem_ctl.scala 658:80] - node _T_4764 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[ifu_mem_ctl.scala 658:80] - node _T_4765 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[ifu_mem_ctl.scala 658:80] - node _T_4766 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[ifu_mem_ctl.scala 658:80] - node _T_4767 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[ifu_mem_ctl.scala 658:80] - node _T_4768 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[ifu_mem_ctl.scala 658:80] - node _T_4769 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[ifu_mem_ctl.scala 658:80] - node _T_4770 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[ifu_mem_ctl.scala 658:80] - node _T_4771 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[ifu_mem_ctl.scala 658:80] - node _T_4772 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[ifu_mem_ctl.scala 658:80] - node _T_4773 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[ifu_mem_ctl.scala 658:80] - node _T_4774 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[ifu_mem_ctl.scala 658:80] - node _T_4775 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[ifu_mem_ctl.scala 658:80] - node _T_4776 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[ifu_mem_ctl.scala 658:80] - node _T_4777 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[ifu_mem_ctl.scala 658:80] - node _T_4778 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[ifu_mem_ctl.scala 658:80] - node _T_4779 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[ifu_mem_ctl.scala 658:80] - node _T_4780 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[ifu_mem_ctl.scala 658:80] - node _T_4781 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[ifu_mem_ctl.scala 658:80] - node _T_4782 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[ifu_mem_ctl.scala 658:80] - node _T_4783 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[ifu_mem_ctl.scala 658:80] - node _T_4784 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[ifu_mem_ctl.scala 658:80] - node _T_4785 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[ifu_mem_ctl.scala 658:80] - node _T_4786 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[ifu_mem_ctl.scala 658:80] - node _T_4787 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[ifu_mem_ctl.scala 658:80] - node _T_4788 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[ifu_mem_ctl.scala 658:80] - node _T_4789 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[ifu_mem_ctl.scala 658:80] - node _T_4790 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[ifu_mem_ctl.scala 658:80] - node _T_4791 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[ifu_mem_ctl.scala 658:80] - node _T_4792 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[ifu_mem_ctl.scala 658:80] - node _T_4793 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[ifu_mem_ctl.scala 658:80] - node _T_4794 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[ifu_mem_ctl.scala 658:80] - node _T_4795 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[ifu_mem_ctl.scala 658:80] - node _T_4796 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[ifu_mem_ctl.scala 658:80] - node _T_4797 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[ifu_mem_ctl.scala 658:80] - node _T_4798 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[ifu_mem_ctl.scala 658:80] + node _T_4671 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 666:80] + node _T_4672 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[ifu_mem_ctl.scala 666:80] + node _T_4673 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[ifu_mem_ctl.scala 666:80] + node _T_4674 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[ifu_mem_ctl.scala 666:80] + node _T_4675 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[ifu_mem_ctl.scala 666:80] + node _T_4676 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[ifu_mem_ctl.scala 666:80] + node _T_4677 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[ifu_mem_ctl.scala 666:80] + node _T_4678 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[ifu_mem_ctl.scala 666:80] + node _T_4679 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[ifu_mem_ctl.scala 666:80] + node _T_4680 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[ifu_mem_ctl.scala 666:80] + node _T_4681 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[ifu_mem_ctl.scala 666:80] + node _T_4682 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[ifu_mem_ctl.scala 666:80] + node _T_4683 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[ifu_mem_ctl.scala 666:80] + node _T_4684 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[ifu_mem_ctl.scala 666:80] + node _T_4685 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[ifu_mem_ctl.scala 666:80] + node _T_4686 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[ifu_mem_ctl.scala 666:80] + node _T_4687 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[ifu_mem_ctl.scala 666:80] + node _T_4688 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[ifu_mem_ctl.scala 666:80] + node _T_4689 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[ifu_mem_ctl.scala 666:80] + node _T_4690 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[ifu_mem_ctl.scala 666:80] + node _T_4691 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[ifu_mem_ctl.scala 666:80] + node _T_4692 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[ifu_mem_ctl.scala 666:80] + node _T_4693 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[ifu_mem_ctl.scala 666:80] + node _T_4694 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[ifu_mem_ctl.scala 666:80] + node _T_4695 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[ifu_mem_ctl.scala 666:80] + node _T_4696 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[ifu_mem_ctl.scala 666:80] + node _T_4697 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[ifu_mem_ctl.scala 666:80] + node _T_4698 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[ifu_mem_ctl.scala 666:80] + node _T_4699 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[ifu_mem_ctl.scala 666:80] + node _T_4700 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[ifu_mem_ctl.scala 666:80] + node _T_4701 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[ifu_mem_ctl.scala 666:80] + node _T_4702 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[ifu_mem_ctl.scala 666:80] + node _T_4703 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[ifu_mem_ctl.scala 666:80] + node _T_4704 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[ifu_mem_ctl.scala 666:80] + node _T_4705 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[ifu_mem_ctl.scala 666:80] + node _T_4706 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[ifu_mem_ctl.scala 666:80] + node _T_4707 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[ifu_mem_ctl.scala 666:80] + node _T_4708 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[ifu_mem_ctl.scala 666:80] + node _T_4709 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[ifu_mem_ctl.scala 666:80] + node _T_4710 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[ifu_mem_ctl.scala 666:80] + node _T_4711 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[ifu_mem_ctl.scala 666:80] + node _T_4712 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[ifu_mem_ctl.scala 666:80] + node _T_4713 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[ifu_mem_ctl.scala 666:80] + node _T_4714 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[ifu_mem_ctl.scala 666:80] + node _T_4715 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[ifu_mem_ctl.scala 666:80] + node _T_4716 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[ifu_mem_ctl.scala 666:80] + node _T_4717 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[ifu_mem_ctl.scala 666:80] + node _T_4718 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[ifu_mem_ctl.scala 666:80] + node _T_4719 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[ifu_mem_ctl.scala 666:80] + node _T_4720 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[ifu_mem_ctl.scala 666:80] + node _T_4721 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[ifu_mem_ctl.scala 666:80] + node _T_4722 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[ifu_mem_ctl.scala 666:80] + node _T_4723 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[ifu_mem_ctl.scala 666:80] + node _T_4724 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[ifu_mem_ctl.scala 666:80] + node _T_4725 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[ifu_mem_ctl.scala 666:80] + node _T_4726 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[ifu_mem_ctl.scala 666:80] + node _T_4727 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[ifu_mem_ctl.scala 666:80] + node _T_4728 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[ifu_mem_ctl.scala 666:80] + node _T_4729 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[ifu_mem_ctl.scala 666:80] + node _T_4730 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[ifu_mem_ctl.scala 666:80] + node _T_4731 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[ifu_mem_ctl.scala 666:80] + node _T_4732 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[ifu_mem_ctl.scala 666:80] + node _T_4733 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[ifu_mem_ctl.scala 666:80] + node _T_4734 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[ifu_mem_ctl.scala 666:80] + node _T_4735 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[ifu_mem_ctl.scala 666:80] + node _T_4736 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[ifu_mem_ctl.scala 666:80] + node _T_4737 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[ifu_mem_ctl.scala 666:80] + node _T_4738 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[ifu_mem_ctl.scala 666:80] + node _T_4739 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[ifu_mem_ctl.scala 666:80] + node _T_4740 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[ifu_mem_ctl.scala 666:80] + node _T_4741 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[ifu_mem_ctl.scala 666:80] + node _T_4742 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[ifu_mem_ctl.scala 666:80] + node _T_4743 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[ifu_mem_ctl.scala 666:80] + node _T_4744 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[ifu_mem_ctl.scala 666:80] + node _T_4745 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[ifu_mem_ctl.scala 666:80] + node _T_4746 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[ifu_mem_ctl.scala 666:80] + node _T_4747 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[ifu_mem_ctl.scala 666:80] + node _T_4748 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[ifu_mem_ctl.scala 666:80] + node _T_4749 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[ifu_mem_ctl.scala 666:80] + node _T_4750 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[ifu_mem_ctl.scala 666:80] + node _T_4751 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[ifu_mem_ctl.scala 666:80] + node _T_4752 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[ifu_mem_ctl.scala 666:80] + node _T_4753 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[ifu_mem_ctl.scala 666:80] + node _T_4754 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[ifu_mem_ctl.scala 666:80] + node _T_4755 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[ifu_mem_ctl.scala 666:80] + node _T_4756 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[ifu_mem_ctl.scala 666:80] + node _T_4757 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[ifu_mem_ctl.scala 666:80] + node _T_4758 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[ifu_mem_ctl.scala 666:80] + node _T_4759 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[ifu_mem_ctl.scala 666:80] + node _T_4760 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[ifu_mem_ctl.scala 666:80] + node _T_4761 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[ifu_mem_ctl.scala 666:80] + node _T_4762 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[ifu_mem_ctl.scala 666:80] + node _T_4763 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[ifu_mem_ctl.scala 666:80] + node _T_4764 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[ifu_mem_ctl.scala 666:80] + node _T_4765 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[ifu_mem_ctl.scala 666:80] + node _T_4766 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[ifu_mem_ctl.scala 666:80] + node _T_4767 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[ifu_mem_ctl.scala 666:80] + node _T_4768 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[ifu_mem_ctl.scala 666:80] + node _T_4769 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[ifu_mem_ctl.scala 666:80] + node _T_4770 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[ifu_mem_ctl.scala 666:80] + node _T_4771 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[ifu_mem_ctl.scala 666:80] + node _T_4772 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[ifu_mem_ctl.scala 666:80] + node _T_4773 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[ifu_mem_ctl.scala 666:80] + node _T_4774 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[ifu_mem_ctl.scala 666:80] + node _T_4775 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[ifu_mem_ctl.scala 666:80] + node _T_4776 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[ifu_mem_ctl.scala 666:80] + node _T_4777 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[ifu_mem_ctl.scala 666:80] + node _T_4778 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[ifu_mem_ctl.scala 666:80] + node _T_4779 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[ifu_mem_ctl.scala 666:80] + node _T_4780 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[ifu_mem_ctl.scala 666:80] + node _T_4781 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[ifu_mem_ctl.scala 666:80] + node _T_4782 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[ifu_mem_ctl.scala 666:80] + node _T_4783 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[ifu_mem_ctl.scala 666:80] + node _T_4784 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[ifu_mem_ctl.scala 666:80] + node _T_4785 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[ifu_mem_ctl.scala 666:80] + node _T_4786 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[ifu_mem_ctl.scala 666:80] + node _T_4787 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[ifu_mem_ctl.scala 666:80] + node _T_4788 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[ifu_mem_ctl.scala 666:80] + node _T_4789 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[ifu_mem_ctl.scala 666:80] + node _T_4790 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[ifu_mem_ctl.scala 666:80] + node _T_4791 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[ifu_mem_ctl.scala 666:80] + node _T_4792 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[ifu_mem_ctl.scala 666:80] + node _T_4793 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[ifu_mem_ctl.scala 666:80] + node _T_4794 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[ifu_mem_ctl.scala 666:80] + node _T_4795 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[ifu_mem_ctl.scala 666:80] + node _T_4796 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[ifu_mem_ctl.scala 666:80] + node _T_4797 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[ifu_mem_ctl.scala 666:80] + node _T_4798 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[ifu_mem_ctl.scala 666:80] node _T_4799 = mux(_T_4671, way_status_out[0], UInt<1>("h00")) @[Mux.scala 27:72] node _T_4800 = mux(_T_4672, way_status_out[1], UInt<1>("h00")) @[Mux.scala 27:72] node _T_4801 = mux(_T_4673, way_status_out[2], UInt<1>("h00")) @[Mux.scala 27:72] @@ -9831,5915 +9831,5915 @@ circuit quasar_wrapper : node _T_5053 = or(_T_5052, _T_4926) @[Mux.scala 27:72] wire _T_5054 : UInt<1> @[Mux.scala 27:72] _T_5054 <= _T_5053 @[Mux.scala 27:72] - way_status <= _T_5054 @[ifu_mem_ctl.scala 658:14] - node _T_5055 = or(io.ic.debug_rd_en, io.ic.debug_wr_en) @[ifu_mem_ctl.scala 659:61] - node _T_5056 = and(_T_5055, io.ic.debug_tag_array) @[ifu_mem_ctl.scala 659:82] - node _T_5057 = bits(io.ic.debug_addr, 9, 3) @[ifu_mem_ctl.scala 660:23] - node _T_5058 = bits(ifu_ic_rw_int_addr, 11, 5) @[ifu_mem_ctl.scala 660:89] - node ifu_ic_rw_int_addr_w_debug = mux(_T_5056, _T_5057, _T_5058) @[ifu_mem_ctl.scala 659:41] - reg _T_5059 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 662:14] - _T_5059 <= ifu_ic_rw_int_addr_w_debug @[ifu_mem_ctl.scala 662:14] - ifu_ic_rw_int_addr_ff <= _T_5059 @[ifu_mem_ctl.scala 661:27] + way_status <= _T_5054 @[ifu_mem_ctl.scala 666:14] + node _T_5055 = or(io.ic.debug_rd_en, io.ic.debug_wr_en) @[ifu_mem_ctl.scala 667:61] + node _T_5056 = and(_T_5055, io.ic.debug_tag_array) @[ifu_mem_ctl.scala 667:82] + node _T_5057 = bits(io.ic.debug_addr, 9, 3) @[ifu_mem_ctl.scala 668:23] + node _T_5058 = bits(ifu_ic_rw_int_addr, 11, 5) @[ifu_mem_ctl.scala 668:89] + node ifu_ic_rw_int_addr_w_debug = mux(_T_5056, _T_5057, _T_5058) @[ifu_mem_ctl.scala 667:41] + reg _T_5059 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 670:14] + _T_5059 <= ifu_ic_rw_int_addr_w_debug @[ifu_mem_ctl.scala 670:14] + ifu_ic_rw_int_addr_ff <= _T_5059 @[ifu_mem_ctl.scala 669:27] wire ifu_tag_wren : UInt<2> ifu_tag_wren <= UInt<1>("h00") wire ic_debug_tag_wr_en : UInt<2> ic_debug_tag_wr_en <= UInt<1>("h00") - node ifu_tag_wren_w_debug = or(ifu_tag_wren, ic_debug_tag_wr_en) @[ifu_mem_ctl.scala 666:45] - reg ifu_tag_wren_ff : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 668:14] - ifu_tag_wren_ff <= ifu_tag_wren_w_debug @[ifu_mem_ctl.scala 668:14] - node _T_5060 = and(io.ic.debug_wr_en, io.ic.debug_tag_array) @[ifu_mem_ctl.scala 670:50] - node _T_5061 = bits(io.ic.debug_wr_data, 0, 0) @[ifu_mem_ctl.scala 670:94] - node ic_valid_w_debug = mux(_T_5060, _T_5061, ic_valid) @[ifu_mem_ctl.scala 670:31] - reg ic_valid_ff : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 672:14] - ic_valid_ff <= ic_valid_w_debug @[ifu_mem_ctl.scala 672:14] - node _T_5062 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[ifu_mem_ctl.scala 676:35] - node _T_5063 = eq(_T_5062, UInt<1>("h00")) @[ifu_mem_ctl.scala 676:78] - node _T_5064 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 676:104] - node _T_5065 = and(_T_5063, _T_5064) @[ifu_mem_ctl.scala 676:87] - node _T_5066 = bits(perr_ic_index_ff, 6, 5) @[ifu_mem_ctl.scala 677:27] - node _T_5067 = eq(_T_5066, UInt<1>("h00")) @[ifu_mem_ctl.scala 677:70] - node _T_5068 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 677:97] - node _T_5069 = and(_T_5067, _T_5068) @[ifu_mem_ctl.scala 677:79] - node _T_5070 = or(_T_5065, _T_5069) @[ifu_mem_ctl.scala 676:109] - node _T_5071 = or(_T_5070, reset_all_tags) @[ifu_mem_ctl.scala 677:102] - node _T_5072 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[ifu_mem_ctl.scala 676:35] - node _T_5073 = eq(_T_5072, UInt<1>("h00")) @[ifu_mem_ctl.scala 676:78] - node _T_5074 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 676:104] - node _T_5075 = and(_T_5073, _T_5074) @[ifu_mem_ctl.scala 676:87] - node _T_5076 = bits(perr_ic_index_ff, 6, 5) @[ifu_mem_ctl.scala 677:27] - node _T_5077 = eq(_T_5076, UInt<1>("h00")) @[ifu_mem_ctl.scala 677:70] - node _T_5078 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 677:97] - node _T_5079 = and(_T_5077, _T_5078) @[ifu_mem_ctl.scala 677:79] - node _T_5080 = or(_T_5075, _T_5079) @[ifu_mem_ctl.scala 676:109] - node _T_5081 = or(_T_5080, reset_all_tags) @[ifu_mem_ctl.scala 677:102] + node ifu_tag_wren_w_debug = or(ifu_tag_wren, ic_debug_tag_wr_en) @[ifu_mem_ctl.scala 674:45] + reg ifu_tag_wren_ff : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 676:14] + ifu_tag_wren_ff <= ifu_tag_wren_w_debug @[ifu_mem_ctl.scala 676:14] + node _T_5060 = and(io.ic.debug_wr_en, io.ic.debug_tag_array) @[ifu_mem_ctl.scala 678:50] + node _T_5061 = bits(io.ic.debug_wr_data, 0, 0) @[ifu_mem_ctl.scala 678:94] + node ic_valid_w_debug = mux(_T_5060, _T_5061, ic_valid) @[ifu_mem_ctl.scala 678:31] + reg ic_valid_ff : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 680:14] + ic_valid_ff <= ic_valid_w_debug @[ifu_mem_ctl.scala 680:14] + node _T_5062 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[ifu_mem_ctl.scala 684:35] + node _T_5063 = eq(_T_5062, UInt<1>("h00")) @[ifu_mem_ctl.scala 684:78] + node _T_5064 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 684:104] + node _T_5065 = and(_T_5063, _T_5064) @[ifu_mem_ctl.scala 684:87] + node _T_5066 = bits(perr_ic_index_ff, 6, 5) @[ifu_mem_ctl.scala 685:27] + node _T_5067 = eq(_T_5066, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:70] + node _T_5068 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 685:97] + node _T_5069 = and(_T_5067, _T_5068) @[ifu_mem_ctl.scala 685:79] + node _T_5070 = or(_T_5065, _T_5069) @[ifu_mem_ctl.scala 684:109] + node _T_5071 = or(_T_5070, reset_all_tags) @[ifu_mem_ctl.scala 685:102] + node _T_5072 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[ifu_mem_ctl.scala 684:35] + node _T_5073 = eq(_T_5072, UInt<1>("h00")) @[ifu_mem_ctl.scala 684:78] + node _T_5074 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 684:104] + node _T_5075 = and(_T_5073, _T_5074) @[ifu_mem_ctl.scala 684:87] + node _T_5076 = bits(perr_ic_index_ff, 6, 5) @[ifu_mem_ctl.scala 685:27] + node _T_5077 = eq(_T_5076, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:70] + node _T_5078 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 685:97] + node _T_5079 = and(_T_5077, _T_5078) @[ifu_mem_ctl.scala 685:79] + node _T_5080 = or(_T_5075, _T_5079) @[ifu_mem_ctl.scala 684:109] + node _T_5081 = or(_T_5080, reset_all_tags) @[ifu_mem_ctl.scala 685:102] node tag_valid_clken_0 = cat(_T_5081, _T_5071) @[Cat.scala 29:58] - node _T_5082 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[ifu_mem_ctl.scala 676:35] - node _T_5083 = eq(_T_5082, UInt<1>("h01")) @[ifu_mem_ctl.scala 676:78] - node _T_5084 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 676:104] - node _T_5085 = and(_T_5083, _T_5084) @[ifu_mem_ctl.scala 676:87] - node _T_5086 = bits(perr_ic_index_ff, 6, 5) @[ifu_mem_ctl.scala 677:27] - node _T_5087 = eq(_T_5086, UInt<1>("h01")) @[ifu_mem_ctl.scala 677:70] - node _T_5088 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 677:97] - node _T_5089 = and(_T_5087, _T_5088) @[ifu_mem_ctl.scala 677:79] - node _T_5090 = or(_T_5085, _T_5089) @[ifu_mem_ctl.scala 676:109] - node _T_5091 = or(_T_5090, reset_all_tags) @[ifu_mem_ctl.scala 677:102] - node _T_5092 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[ifu_mem_ctl.scala 676:35] - node _T_5093 = eq(_T_5092, UInt<1>("h01")) @[ifu_mem_ctl.scala 676:78] - node _T_5094 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 676:104] - node _T_5095 = and(_T_5093, _T_5094) @[ifu_mem_ctl.scala 676:87] - node _T_5096 = bits(perr_ic_index_ff, 6, 5) @[ifu_mem_ctl.scala 677:27] - node _T_5097 = eq(_T_5096, UInt<1>("h01")) @[ifu_mem_ctl.scala 677:70] - node _T_5098 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 677:97] - node _T_5099 = and(_T_5097, _T_5098) @[ifu_mem_ctl.scala 677:79] - node _T_5100 = or(_T_5095, _T_5099) @[ifu_mem_ctl.scala 676:109] - node _T_5101 = or(_T_5100, reset_all_tags) @[ifu_mem_ctl.scala 677:102] + node _T_5082 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[ifu_mem_ctl.scala 684:35] + node _T_5083 = eq(_T_5082, UInt<1>("h01")) @[ifu_mem_ctl.scala 684:78] + node _T_5084 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 684:104] + node _T_5085 = and(_T_5083, _T_5084) @[ifu_mem_ctl.scala 684:87] + node _T_5086 = bits(perr_ic_index_ff, 6, 5) @[ifu_mem_ctl.scala 685:27] + node _T_5087 = eq(_T_5086, UInt<1>("h01")) @[ifu_mem_ctl.scala 685:70] + node _T_5088 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 685:97] + node _T_5089 = and(_T_5087, _T_5088) @[ifu_mem_ctl.scala 685:79] + node _T_5090 = or(_T_5085, _T_5089) @[ifu_mem_ctl.scala 684:109] + node _T_5091 = or(_T_5090, reset_all_tags) @[ifu_mem_ctl.scala 685:102] + node _T_5092 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[ifu_mem_ctl.scala 684:35] + node _T_5093 = eq(_T_5092, UInt<1>("h01")) @[ifu_mem_ctl.scala 684:78] + node _T_5094 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 684:104] + node _T_5095 = and(_T_5093, _T_5094) @[ifu_mem_ctl.scala 684:87] + node _T_5096 = bits(perr_ic_index_ff, 6, 5) @[ifu_mem_ctl.scala 685:27] + node _T_5097 = eq(_T_5096, UInt<1>("h01")) @[ifu_mem_ctl.scala 685:70] + node _T_5098 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 685:97] + node _T_5099 = and(_T_5097, _T_5098) @[ifu_mem_ctl.scala 685:79] + node _T_5100 = or(_T_5095, _T_5099) @[ifu_mem_ctl.scala 684:109] + node _T_5101 = or(_T_5100, reset_all_tags) @[ifu_mem_ctl.scala 685:102] node tag_valid_clken_1 = cat(_T_5101, _T_5091) @[Cat.scala 29:58] - node _T_5102 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[ifu_mem_ctl.scala 676:35] - node _T_5103 = eq(_T_5102, UInt<2>("h02")) @[ifu_mem_ctl.scala 676:78] - node _T_5104 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 676:104] - node _T_5105 = and(_T_5103, _T_5104) @[ifu_mem_ctl.scala 676:87] - node _T_5106 = bits(perr_ic_index_ff, 6, 5) @[ifu_mem_ctl.scala 677:27] - node _T_5107 = eq(_T_5106, UInt<2>("h02")) @[ifu_mem_ctl.scala 677:70] - node _T_5108 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 677:97] - node _T_5109 = and(_T_5107, _T_5108) @[ifu_mem_ctl.scala 677:79] - node _T_5110 = or(_T_5105, _T_5109) @[ifu_mem_ctl.scala 676:109] - node _T_5111 = or(_T_5110, reset_all_tags) @[ifu_mem_ctl.scala 677:102] - node _T_5112 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[ifu_mem_ctl.scala 676:35] - node _T_5113 = eq(_T_5112, UInt<2>("h02")) @[ifu_mem_ctl.scala 676:78] - node _T_5114 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 676:104] - node _T_5115 = and(_T_5113, _T_5114) @[ifu_mem_ctl.scala 676:87] - node _T_5116 = bits(perr_ic_index_ff, 6, 5) @[ifu_mem_ctl.scala 677:27] - node _T_5117 = eq(_T_5116, UInt<2>("h02")) @[ifu_mem_ctl.scala 677:70] - node _T_5118 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 677:97] - node _T_5119 = and(_T_5117, _T_5118) @[ifu_mem_ctl.scala 677:79] - node _T_5120 = or(_T_5115, _T_5119) @[ifu_mem_ctl.scala 676:109] - node _T_5121 = or(_T_5120, reset_all_tags) @[ifu_mem_ctl.scala 677:102] + node _T_5102 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[ifu_mem_ctl.scala 684:35] + node _T_5103 = eq(_T_5102, UInt<2>("h02")) @[ifu_mem_ctl.scala 684:78] + node _T_5104 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 684:104] + node _T_5105 = and(_T_5103, _T_5104) @[ifu_mem_ctl.scala 684:87] + node _T_5106 = bits(perr_ic_index_ff, 6, 5) @[ifu_mem_ctl.scala 685:27] + node _T_5107 = eq(_T_5106, UInt<2>("h02")) @[ifu_mem_ctl.scala 685:70] + node _T_5108 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 685:97] + node _T_5109 = and(_T_5107, _T_5108) @[ifu_mem_ctl.scala 685:79] + node _T_5110 = or(_T_5105, _T_5109) @[ifu_mem_ctl.scala 684:109] + node _T_5111 = or(_T_5110, reset_all_tags) @[ifu_mem_ctl.scala 685:102] + node _T_5112 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[ifu_mem_ctl.scala 684:35] + node _T_5113 = eq(_T_5112, UInt<2>("h02")) @[ifu_mem_ctl.scala 684:78] + node _T_5114 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 684:104] + node _T_5115 = and(_T_5113, _T_5114) @[ifu_mem_ctl.scala 684:87] + node _T_5116 = bits(perr_ic_index_ff, 6, 5) @[ifu_mem_ctl.scala 685:27] + node _T_5117 = eq(_T_5116, UInt<2>("h02")) @[ifu_mem_ctl.scala 685:70] + node _T_5118 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 685:97] + node _T_5119 = and(_T_5117, _T_5118) @[ifu_mem_ctl.scala 685:79] + node _T_5120 = or(_T_5115, _T_5119) @[ifu_mem_ctl.scala 684:109] + node _T_5121 = or(_T_5120, reset_all_tags) @[ifu_mem_ctl.scala 685:102] node tag_valid_clken_2 = cat(_T_5121, _T_5111) @[Cat.scala 29:58] - node _T_5122 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[ifu_mem_ctl.scala 676:35] - node _T_5123 = eq(_T_5122, UInt<2>("h03")) @[ifu_mem_ctl.scala 676:78] - node _T_5124 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 676:104] - node _T_5125 = and(_T_5123, _T_5124) @[ifu_mem_ctl.scala 676:87] - node _T_5126 = bits(perr_ic_index_ff, 6, 5) @[ifu_mem_ctl.scala 677:27] - node _T_5127 = eq(_T_5126, UInt<2>("h03")) @[ifu_mem_ctl.scala 677:70] - node _T_5128 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 677:97] - node _T_5129 = and(_T_5127, _T_5128) @[ifu_mem_ctl.scala 677:79] - node _T_5130 = or(_T_5125, _T_5129) @[ifu_mem_ctl.scala 676:109] - node _T_5131 = or(_T_5130, reset_all_tags) @[ifu_mem_ctl.scala 677:102] - node _T_5132 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[ifu_mem_ctl.scala 676:35] - node _T_5133 = eq(_T_5132, UInt<2>("h03")) @[ifu_mem_ctl.scala 676:78] - node _T_5134 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 676:104] - node _T_5135 = and(_T_5133, _T_5134) @[ifu_mem_ctl.scala 676:87] - node _T_5136 = bits(perr_ic_index_ff, 6, 5) @[ifu_mem_ctl.scala 677:27] - node _T_5137 = eq(_T_5136, UInt<2>("h03")) @[ifu_mem_ctl.scala 677:70] - node _T_5138 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 677:97] - node _T_5139 = and(_T_5137, _T_5138) @[ifu_mem_ctl.scala 677:79] - node _T_5140 = or(_T_5135, _T_5139) @[ifu_mem_ctl.scala 676:109] - node _T_5141 = or(_T_5140, reset_all_tags) @[ifu_mem_ctl.scala 677:102] + node _T_5122 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[ifu_mem_ctl.scala 684:35] + node _T_5123 = eq(_T_5122, UInt<2>("h03")) @[ifu_mem_ctl.scala 684:78] + node _T_5124 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 684:104] + node _T_5125 = and(_T_5123, _T_5124) @[ifu_mem_ctl.scala 684:87] + node _T_5126 = bits(perr_ic_index_ff, 6, 5) @[ifu_mem_ctl.scala 685:27] + node _T_5127 = eq(_T_5126, UInt<2>("h03")) @[ifu_mem_ctl.scala 685:70] + node _T_5128 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 685:97] + node _T_5129 = and(_T_5127, _T_5128) @[ifu_mem_ctl.scala 685:79] + node _T_5130 = or(_T_5125, _T_5129) @[ifu_mem_ctl.scala 684:109] + node _T_5131 = or(_T_5130, reset_all_tags) @[ifu_mem_ctl.scala 685:102] + node _T_5132 = bits(ifu_ic_rw_int_addr_ff, 6, 5) @[ifu_mem_ctl.scala 684:35] + node _T_5133 = eq(_T_5132, UInt<2>("h03")) @[ifu_mem_ctl.scala 684:78] + node _T_5134 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 684:104] + node _T_5135 = and(_T_5133, _T_5134) @[ifu_mem_ctl.scala 684:87] + node _T_5136 = bits(perr_ic_index_ff, 6, 5) @[ifu_mem_ctl.scala 685:27] + node _T_5137 = eq(_T_5136, UInt<2>("h03")) @[ifu_mem_ctl.scala 685:70] + node _T_5138 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 685:97] + node _T_5139 = and(_T_5137, _T_5138) @[ifu_mem_ctl.scala 685:79] + node _T_5140 = or(_T_5135, _T_5139) @[ifu_mem_ctl.scala 684:109] + node _T_5141 = or(_T_5140, reset_all_tags) @[ifu_mem_ctl.scala 685:102] node tag_valid_clken_3 = cat(_T_5141, _T_5131) @[Cat.scala 29:58] - node _T_5142 = bits(tag_valid_clken_0, 0, 0) @[ifu_mem_ctl.scala 679:135] + node _T_5142 = bits(tag_valid_clken_0, 0, 0) @[ifu_mem_ctl.scala 687:135] inst rvclkhdr_86 of rvclkhdr_86 @[lib.scala 327:22] rvclkhdr_86.clock <= clock rvclkhdr_86.reset <= reset rvclkhdr_86.io.clk <= clock @[lib.scala 328:17] rvclkhdr_86.io.en <= _T_5142 @[lib.scala 329:16] rvclkhdr_86.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - node _T_5143 = bits(tag_valid_clken_0, 1, 1) @[ifu_mem_ctl.scala 679:135] + node _T_5143 = bits(tag_valid_clken_0, 1, 1) @[ifu_mem_ctl.scala 687:135] inst rvclkhdr_87 of rvclkhdr_87 @[lib.scala 327:22] rvclkhdr_87.clock <= clock rvclkhdr_87.reset <= reset rvclkhdr_87.io.clk <= clock @[lib.scala 328:17] rvclkhdr_87.io.en <= _T_5143 @[lib.scala 329:16] rvclkhdr_87.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - node _T_5144 = bits(tag_valid_clken_1, 0, 0) @[ifu_mem_ctl.scala 679:135] + node _T_5144 = bits(tag_valid_clken_1, 0, 0) @[ifu_mem_ctl.scala 687:135] inst rvclkhdr_88 of rvclkhdr_88 @[lib.scala 327:22] rvclkhdr_88.clock <= clock rvclkhdr_88.reset <= reset rvclkhdr_88.io.clk <= clock @[lib.scala 328:17] rvclkhdr_88.io.en <= _T_5144 @[lib.scala 329:16] rvclkhdr_88.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - node _T_5145 = bits(tag_valid_clken_1, 1, 1) @[ifu_mem_ctl.scala 679:135] + node _T_5145 = bits(tag_valid_clken_1, 1, 1) @[ifu_mem_ctl.scala 687:135] inst rvclkhdr_89 of rvclkhdr_89 @[lib.scala 327:22] rvclkhdr_89.clock <= clock rvclkhdr_89.reset <= reset rvclkhdr_89.io.clk <= clock @[lib.scala 328:17] rvclkhdr_89.io.en <= _T_5145 @[lib.scala 329:16] rvclkhdr_89.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - node _T_5146 = bits(tag_valid_clken_2, 0, 0) @[ifu_mem_ctl.scala 679:135] + node _T_5146 = bits(tag_valid_clken_2, 0, 0) @[ifu_mem_ctl.scala 687:135] inst rvclkhdr_90 of rvclkhdr_90 @[lib.scala 327:22] rvclkhdr_90.clock <= clock rvclkhdr_90.reset <= reset rvclkhdr_90.io.clk <= clock @[lib.scala 328:17] rvclkhdr_90.io.en <= _T_5146 @[lib.scala 329:16] rvclkhdr_90.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - node _T_5147 = bits(tag_valid_clken_2, 1, 1) @[ifu_mem_ctl.scala 679:135] + node _T_5147 = bits(tag_valid_clken_2, 1, 1) @[ifu_mem_ctl.scala 687:135] inst rvclkhdr_91 of rvclkhdr_91 @[lib.scala 327:22] rvclkhdr_91.clock <= clock rvclkhdr_91.reset <= reset rvclkhdr_91.io.clk <= clock @[lib.scala 328:17] rvclkhdr_91.io.en <= _T_5147 @[lib.scala 329:16] rvclkhdr_91.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - node _T_5148 = bits(tag_valid_clken_3, 0, 0) @[ifu_mem_ctl.scala 679:135] + node _T_5148 = bits(tag_valid_clken_3, 0, 0) @[ifu_mem_ctl.scala 687:135] inst rvclkhdr_92 of rvclkhdr_92 @[lib.scala 327:22] rvclkhdr_92.clock <= clock rvclkhdr_92.reset <= reset rvclkhdr_92.io.clk <= clock @[lib.scala 328:17] rvclkhdr_92.io.en <= _T_5148 @[lib.scala 329:16] rvclkhdr_92.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - node _T_5149 = bits(tag_valid_clken_3, 1, 1) @[ifu_mem_ctl.scala 679:135] + node _T_5149 = bits(tag_valid_clken_3, 1, 1) @[ifu_mem_ctl.scala 687:135] inst rvclkhdr_93 of rvclkhdr_93 @[lib.scala 327:22] rvclkhdr_93.clock <= clock rvclkhdr_93.reset <= reset rvclkhdr_93.io.clk <= clock @[lib.scala 328:17] rvclkhdr_93.io.en <= _T_5149 @[lib.scala 329:16] rvclkhdr_93.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - wire ic_tag_valid_out : UInt<1>[128][2] @[ifu_mem_ctl.scala 680:32] - node _T_5150 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5151 = eq(_T_5150, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5152 = and(ic_valid_ff, _T_5151) @[ifu_mem_ctl.scala 685:97] - node _T_5153 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5154 = and(_T_5152, _T_5153) @[ifu_mem_ctl.scala 685:122] - node _T_5155 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 686:37] - node _T_5156 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5157 = and(_T_5155, _T_5156) @[ifu_mem_ctl.scala 686:59] - node _T_5158 = eq(perr_ic_index_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 686:102] - node _T_5159 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5160 = and(_T_5158, _T_5159) @[ifu_mem_ctl.scala 686:124] - node _T_5161 = or(_T_5157, _T_5160) @[ifu_mem_ctl.scala 686:81] - node _T_5162 = or(_T_5161, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5163 = bits(_T_5162, 0, 0) @[ifu_mem_ctl.scala 686:166] + wire ic_tag_valid_out : UInt<1>[128][2] @[ifu_mem_ctl.scala 688:32] + node _T_5150 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5151 = eq(_T_5150, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5152 = and(ic_valid_ff, _T_5151) @[ifu_mem_ctl.scala 693:97] + node _T_5153 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5154 = and(_T_5152, _T_5153) @[ifu_mem_ctl.scala 693:122] + node _T_5155 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 694:37] + node _T_5156 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5157 = and(_T_5155, _T_5156) @[ifu_mem_ctl.scala 694:59] + node _T_5158 = eq(perr_ic_index_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 694:102] + node _T_5159 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5160 = and(_T_5158, _T_5159) @[ifu_mem_ctl.scala 694:124] + node _T_5161 = or(_T_5157, _T_5160) @[ifu_mem_ctl.scala 694:81] + node _T_5162 = or(_T_5161, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5163 = bits(_T_5162, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5164 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5163 : @[Reg.scala 28:19] _T_5164 <= _T_5154 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][0] <= _T_5164 @[ifu_mem_ctl.scala 685:41] - node _T_5165 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5166 = eq(_T_5165, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5167 = and(ic_valid_ff, _T_5166) @[ifu_mem_ctl.scala 685:97] - node _T_5168 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5169 = and(_T_5167, _T_5168) @[ifu_mem_ctl.scala 685:122] - node _T_5170 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[ifu_mem_ctl.scala 686:37] - node _T_5171 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5172 = and(_T_5170, _T_5171) @[ifu_mem_ctl.scala 686:59] - node _T_5173 = eq(perr_ic_index_ff, UInt<1>("h01")) @[ifu_mem_ctl.scala 686:102] - node _T_5174 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5175 = and(_T_5173, _T_5174) @[ifu_mem_ctl.scala 686:124] - node _T_5176 = or(_T_5172, _T_5175) @[ifu_mem_ctl.scala 686:81] - node _T_5177 = or(_T_5176, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5178 = bits(_T_5177, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][0] <= _T_5164 @[ifu_mem_ctl.scala 693:41] + node _T_5165 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5166 = eq(_T_5165, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5167 = and(ic_valid_ff, _T_5166) @[ifu_mem_ctl.scala 693:97] + node _T_5168 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5169 = and(_T_5167, _T_5168) @[ifu_mem_ctl.scala 693:122] + node _T_5170 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[ifu_mem_ctl.scala 694:37] + node _T_5171 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5172 = and(_T_5170, _T_5171) @[ifu_mem_ctl.scala 694:59] + node _T_5173 = eq(perr_ic_index_ff, UInt<1>("h01")) @[ifu_mem_ctl.scala 694:102] + node _T_5174 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5175 = and(_T_5173, _T_5174) @[ifu_mem_ctl.scala 694:124] + node _T_5176 = or(_T_5172, _T_5175) @[ifu_mem_ctl.scala 694:81] + node _T_5177 = or(_T_5176, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5178 = bits(_T_5177, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5179 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5178 : @[Reg.scala 28:19] _T_5179 <= _T_5169 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][1] <= _T_5179 @[ifu_mem_ctl.scala 685:41] - node _T_5180 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5181 = eq(_T_5180, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5182 = and(ic_valid_ff, _T_5181) @[ifu_mem_ctl.scala 685:97] - node _T_5183 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5184 = and(_T_5182, _T_5183) @[ifu_mem_ctl.scala 685:122] - node _T_5185 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[ifu_mem_ctl.scala 686:37] - node _T_5186 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5187 = and(_T_5185, _T_5186) @[ifu_mem_ctl.scala 686:59] - node _T_5188 = eq(perr_ic_index_ff, UInt<2>("h02")) @[ifu_mem_ctl.scala 686:102] - node _T_5189 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5190 = and(_T_5188, _T_5189) @[ifu_mem_ctl.scala 686:124] - node _T_5191 = or(_T_5187, _T_5190) @[ifu_mem_ctl.scala 686:81] - node _T_5192 = or(_T_5191, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5193 = bits(_T_5192, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][1] <= _T_5179 @[ifu_mem_ctl.scala 693:41] + node _T_5180 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5181 = eq(_T_5180, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5182 = and(ic_valid_ff, _T_5181) @[ifu_mem_ctl.scala 693:97] + node _T_5183 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5184 = and(_T_5182, _T_5183) @[ifu_mem_ctl.scala 693:122] + node _T_5185 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[ifu_mem_ctl.scala 694:37] + node _T_5186 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5187 = and(_T_5185, _T_5186) @[ifu_mem_ctl.scala 694:59] + node _T_5188 = eq(perr_ic_index_ff, UInt<2>("h02")) @[ifu_mem_ctl.scala 694:102] + node _T_5189 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5190 = and(_T_5188, _T_5189) @[ifu_mem_ctl.scala 694:124] + node _T_5191 = or(_T_5187, _T_5190) @[ifu_mem_ctl.scala 694:81] + node _T_5192 = or(_T_5191, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5193 = bits(_T_5192, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5194 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5193 : @[Reg.scala 28:19] _T_5194 <= _T_5184 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][2] <= _T_5194 @[ifu_mem_ctl.scala 685:41] - node _T_5195 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5196 = eq(_T_5195, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5197 = and(ic_valid_ff, _T_5196) @[ifu_mem_ctl.scala 685:97] - node _T_5198 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5199 = and(_T_5197, _T_5198) @[ifu_mem_ctl.scala 685:122] - node _T_5200 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[ifu_mem_ctl.scala 686:37] - node _T_5201 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5202 = and(_T_5200, _T_5201) @[ifu_mem_ctl.scala 686:59] - node _T_5203 = eq(perr_ic_index_ff, UInt<2>("h03")) @[ifu_mem_ctl.scala 686:102] - node _T_5204 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5205 = and(_T_5203, _T_5204) @[ifu_mem_ctl.scala 686:124] - node _T_5206 = or(_T_5202, _T_5205) @[ifu_mem_ctl.scala 686:81] - node _T_5207 = or(_T_5206, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5208 = bits(_T_5207, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][2] <= _T_5194 @[ifu_mem_ctl.scala 693:41] + node _T_5195 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5196 = eq(_T_5195, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5197 = and(ic_valid_ff, _T_5196) @[ifu_mem_ctl.scala 693:97] + node _T_5198 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5199 = and(_T_5197, _T_5198) @[ifu_mem_ctl.scala 693:122] + node _T_5200 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[ifu_mem_ctl.scala 694:37] + node _T_5201 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5202 = and(_T_5200, _T_5201) @[ifu_mem_ctl.scala 694:59] + node _T_5203 = eq(perr_ic_index_ff, UInt<2>("h03")) @[ifu_mem_ctl.scala 694:102] + node _T_5204 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5205 = and(_T_5203, _T_5204) @[ifu_mem_ctl.scala 694:124] + node _T_5206 = or(_T_5202, _T_5205) @[ifu_mem_ctl.scala 694:81] + node _T_5207 = or(_T_5206, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5208 = bits(_T_5207, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5209 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5208 : @[Reg.scala 28:19] _T_5209 <= _T_5199 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][3] <= _T_5209 @[ifu_mem_ctl.scala 685:41] - node _T_5210 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5211 = eq(_T_5210, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5212 = and(ic_valid_ff, _T_5211) @[ifu_mem_ctl.scala 685:97] - node _T_5213 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5214 = and(_T_5212, _T_5213) @[ifu_mem_ctl.scala 685:122] - node _T_5215 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[ifu_mem_ctl.scala 686:37] - node _T_5216 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5217 = and(_T_5215, _T_5216) @[ifu_mem_ctl.scala 686:59] - node _T_5218 = eq(perr_ic_index_ff, UInt<3>("h04")) @[ifu_mem_ctl.scala 686:102] - node _T_5219 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5220 = and(_T_5218, _T_5219) @[ifu_mem_ctl.scala 686:124] - node _T_5221 = or(_T_5217, _T_5220) @[ifu_mem_ctl.scala 686:81] - node _T_5222 = or(_T_5221, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5223 = bits(_T_5222, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][3] <= _T_5209 @[ifu_mem_ctl.scala 693:41] + node _T_5210 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5211 = eq(_T_5210, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5212 = and(ic_valid_ff, _T_5211) @[ifu_mem_ctl.scala 693:97] + node _T_5213 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5214 = and(_T_5212, _T_5213) @[ifu_mem_ctl.scala 693:122] + node _T_5215 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[ifu_mem_ctl.scala 694:37] + node _T_5216 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5217 = and(_T_5215, _T_5216) @[ifu_mem_ctl.scala 694:59] + node _T_5218 = eq(perr_ic_index_ff, UInt<3>("h04")) @[ifu_mem_ctl.scala 694:102] + node _T_5219 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5220 = and(_T_5218, _T_5219) @[ifu_mem_ctl.scala 694:124] + node _T_5221 = or(_T_5217, _T_5220) @[ifu_mem_ctl.scala 694:81] + node _T_5222 = or(_T_5221, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5223 = bits(_T_5222, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5224 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5223 : @[Reg.scala 28:19] _T_5224 <= _T_5214 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][4] <= _T_5224 @[ifu_mem_ctl.scala 685:41] - node _T_5225 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5226 = eq(_T_5225, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5227 = and(ic_valid_ff, _T_5226) @[ifu_mem_ctl.scala 685:97] - node _T_5228 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5229 = and(_T_5227, _T_5228) @[ifu_mem_ctl.scala 685:122] - node _T_5230 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[ifu_mem_ctl.scala 686:37] - node _T_5231 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5232 = and(_T_5230, _T_5231) @[ifu_mem_ctl.scala 686:59] - node _T_5233 = eq(perr_ic_index_ff, UInt<3>("h05")) @[ifu_mem_ctl.scala 686:102] - node _T_5234 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5235 = and(_T_5233, _T_5234) @[ifu_mem_ctl.scala 686:124] - node _T_5236 = or(_T_5232, _T_5235) @[ifu_mem_ctl.scala 686:81] - node _T_5237 = or(_T_5236, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5238 = bits(_T_5237, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][4] <= _T_5224 @[ifu_mem_ctl.scala 693:41] + node _T_5225 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5226 = eq(_T_5225, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5227 = and(ic_valid_ff, _T_5226) @[ifu_mem_ctl.scala 693:97] + node _T_5228 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5229 = and(_T_5227, _T_5228) @[ifu_mem_ctl.scala 693:122] + node _T_5230 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[ifu_mem_ctl.scala 694:37] + node _T_5231 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5232 = and(_T_5230, _T_5231) @[ifu_mem_ctl.scala 694:59] + node _T_5233 = eq(perr_ic_index_ff, UInt<3>("h05")) @[ifu_mem_ctl.scala 694:102] + node _T_5234 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5235 = and(_T_5233, _T_5234) @[ifu_mem_ctl.scala 694:124] + node _T_5236 = or(_T_5232, _T_5235) @[ifu_mem_ctl.scala 694:81] + node _T_5237 = or(_T_5236, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5238 = bits(_T_5237, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5239 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5238 : @[Reg.scala 28:19] _T_5239 <= _T_5229 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][5] <= _T_5239 @[ifu_mem_ctl.scala 685:41] - node _T_5240 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5241 = eq(_T_5240, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5242 = and(ic_valid_ff, _T_5241) @[ifu_mem_ctl.scala 685:97] - node _T_5243 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5244 = and(_T_5242, _T_5243) @[ifu_mem_ctl.scala 685:122] - node _T_5245 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[ifu_mem_ctl.scala 686:37] - node _T_5246 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5247 = and(_T_5245, _T_5246) @[ifu_mem_ctl.scala 686:59] - node _T_5248 = eq(perr_ic_index_ff, UInt<3>("h06")) @[ifu_mem_ctl.scala 686:102] - node _T_5249 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5250 = and(_T_5248, _T_5249) @[ifu_mem_ctl.scala 686:124] - node _T_5251 = or(_T_5247, _T_5250) @[ifu_mem_ctl.scala 686:81] - node _T_5252 = or(_T_5251, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5253 = bits(_T_5252, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][5] <= _T_5239 @[ifu_mem_ctl.scala 693:41] + node _T_5240 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5241 = eq(_T_5240, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5242 = and(ic_valid_ff, _T_5241) @[ifu_mem_ctl.scala 693:97] + node _T_5243 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5244 = and(_T_5242, _T_5243) @[ifu_mem_ctl.scala 693:122] + node _T_5245 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[ifu_mem_ctl.scala 694:37] + node _T_5246 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5247 = and(_T_5245, _T_5246) @[ifu_mem_ctl.scala 694:59] + node _T_5248 = eq(perr_ic_index_ff, UInt<3>("h06")) @[ifu_mem_ctl.scala 694:102] + node _T_5249 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5250 = and(_T_5248, _T_5249) @[ifu_mem_ctl.scala 694:124] + node _T_5251 = or(_T_5247, _T_5250) @[ifu_mem_ctl.scala 694:81] + node _T_5252 = or(_T_5251, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5253 = bits(_T_5252, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5254 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5253 : @[Reg.scala 28:19] _T_5254 <= _T_5244 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][6] <= _T_5254 @[ifu_mem_ctl.scala 685:41] - node _T_5255 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5256 = eq(_T_5255, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5257 = and(ic_valid_ff, _T_5256) @[ifu_mem_ctl.scala 685:97] - node _T_5258 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5259 = and(_T_5257, _T_5258) @[ifu_mem_ctl.scala 685:122] - node _T_5260 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[ifu_mem_ctl.scala 686:37] - node _T_5261 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5262 = and(_T_5260, _T_5261) @[ifu_mem_ctl.scala 686:59] - node _T_5263 = eq(perr_ic_index_ff, UInt<3>("h07")) @[ifu_mem_ctl.scala 686:102] - node _T_5264 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5265 = and(_T_5263, _T_5264) @[ifu_mem_ctl.scala 686:124] - node _T_5266 = or(_T_5262, _T_5265) @[ifu_mem_ctl.scala 686:81] - node _T_5267 = or(_T_5266, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5268 = bits(_T_5267, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][6] <= _T_5254 @[ifu_mem_ctl.scala 693:41] + node _T_5255 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5256 = eq(_T_5255, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5257 = and(ic_valid_ff, _T_5256) @[ifu_mem_ctl.scala 693:97] + node _T_5258 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5259 = and(_T_5257, _T_5258) @[ifu_mem_ctl.scala 693:122] + node _T_5260 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[ifu_mem_ctl.scala 694:37] + node _T_5261 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5262 = and(_T_5260, _T_5261) @[ifu_mem_ctl.scala 694:59] + node _T_5263 = eq(perr_ic_index_ff, UInt<3>("h07")) @[ifu_mem_ctl.scala 694:102] + node _T_5264 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5265 = and(_T_5263, _T_5264) @[ifu_mem_ctl.scala 694:124] + node _T_5266 = or(_T_5262, _T_5265) @[ifu_mem_ctl.scala 694:81] + node _T_5267 = or(_T_5266, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5268 = bits(_T_5267, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5269 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5268 : @[Reg.scala 28:19] _T_5269 <= _T_5259 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][7] <= _T_5269 @[ifu_mem_ctl.scala 685:41] - node _T_5270 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5271 = eq(_T_5270, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5272 = and(ic_valid_ff, _T_5271) @[ifu_mem_ctl.scala 685:97] - node _T_5273 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5274 = and(_T_5272, _T_5273) @[ifu_mem_ctl.scala 685:122] - node _T_5275 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[ifu_mem_ctl.scala 686:37] - node _T_5276 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5277 = and(_T_5275, _T_5276) @[ifu_mem_ctl.scala 686:59] - node _T_5278 = eq(perr_ic_index_ff, UInt<4>("h08")) @[ifu_mem_ctl.scala 686:102] - node _T_5279 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5280 = and(_T_5278, _T_5279) @[ifu_mem_ctl.scala 686:124] - node _T_5281 = or(_T_5277, _T_5280) @[ifu_mem_ctl.scala 686:81] - node _T_5282 = or(_T_5281, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5283 = bits(_T_5282, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][7] <= _T_5269 @[ifu_mem_ctl.scala 693:41] + node _T_5270 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5271 = eq(_T_5270, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5272 = and(ic_valid_ff, _T_5271) @[ifu_mem_ctl.scala 693:97] + node _T_5273 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5274 = and(_T_5272, _T_5273) @[ifu_mem_ctl.scala 693:122] + node _T_5275 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[ifu_mem_ctl.scala 694:37] + node _T_5276 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5277 = and(_T_5275, _T_5276) @[ifu_mem_ctl.scala 694:59] + node _T_5278 = eq(perr_ic_index_ff, UInt<4>("h08")) @[ifu_mem_ctl.scala 694:102] + node _T_5279 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5280 = and(_T_5278, _T_5279) @[ifu_mem_ctl.scala 694:124] + node _T_5281 = or(_T_5277, _T_5280) @[ifu_mem_ctl.scala 694:81] + node _T_5282 = or(_T_5281, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5283 = bits(_T_5282, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5284 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5283 : @[Reg.scala 28:19] _T_5284 <= _T_5274 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][8] <= _T_5284 @[ifu_mem_ctl.scala 685:41] - node _T_5285 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5286 = eq(_T_5285, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5287 = and(ic_valid_ff, _T_5286) @[ifu_mem_ctl.scala 685:97] - node _T_5288 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5289 = and(_T_5287, _T_5288) @[ifu_mem_ctl.scala 685:122] - node _T_5290 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[ifu_mem_ctl.scala 686:37] - node _T_5291 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5292 = and(_T_5290, _T_5291) @[ifu_mem_ctl.scala 686:59] - node _T_5293 = eq(perr_ic_index_ff, UInt<4>("h09")) @[ifu_mem_ctl.scala 686:102] - node _T_5294 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5295 = and(_T_5293, _T_5294) @[ifu_mem_ctl.scala 686:124] - node _T_5296 = or(_T_5292, _T_5295) @[ifu_mem_ctl.scala 686:81] - node _T_5297 = or(_T_5296, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5298 = bits(_T_5297, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][8] <= _T_5284 @[ifu_mem_ctl.scala 693:41] + node _T_5285 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5286 = eq(_T_5285, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5287 = and(ic_valid_ff, _T_5286) @[ifu_mem_ctl.scala 693:97] + node _T_5288 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5289 = and(_T_5287, _T_5288) @[ifu_mem_ctl.scala 693:122] + node _T_5290 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[ifu_mem_ctl.scala 694:37] + node _T_5291 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5292 = and(_T_5290, _T_5291) @[ifu_mem_ctl.scala 694:59] + node _T_5293 = eq(perr_ic_index_ff, UInt<4>("h09")) @[ifu_mem_ctl.scala 694:102] + node _T_5294 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5295 = and(_T_5293, _T_5294) @[ifu_mem_ctl.scala 694:124] + node _T_5296 = or(_T_5292, _T_5295) @[ifu_mem_ctl.scala 694:81] + node _T_5297 = or(_T_5296, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5298 = bits(_T_5297, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5299 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5298 : @[Reg.scala 28:19] _T_5299 <= _T_5289 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][9] <= _T_5299 @[ifu_mem_ctl.scala 685:41] - node _T_5300 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5301 = eq(_T_5300, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5302 = and(ic_valid_ff, _T_5301) @[ifu_mem_ctl.scala 685:97] - node _T_5303 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5304 = and(_T_5302, _T_5303) @[ifu_mem_ctl.scala 685:122] - node _T_5305 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[ifu_mem_ctl.scala 686:37] - node _T_5306 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5307 = and(_T_5305, _T_5306) @[ifu_mem_ctl.scala 686:59] - node _T_5308 = eq(perr_ic_index_ff, UInt<4>("h0a")) @[ifu_mem_ctl.scala 686:102] - node _T_5309 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5310 = and(_T_5308, _T_5309) @[ifu_mem_ctl.scala 686:124] - node _T_5311 = or(_T_5307, _T_5310) @[ifu_mem_ctl.scala 686:81] - node _T_5312 = or(_T_5311, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5313 = bits(_T_5312, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][9] <= _T_5299 @[ifu_mem_ctl.scala 693:41] + node _T_5300 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5301 = eq(_T_5300, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5302 = and(ic_valid_ff, _T_5301) @[ifu_mem_ctl.scala 693:97] + node _T_5303 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5304 = and(_T_5302, _T_5303) @[ifu_mem_ctl.scala 693:122] + node _T_5305 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[ifu_mem_ctl.scala 694:37] + node _T_5306 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5307 = and(_T_5305, _T_5306) @[ifu_mem_ctl.scala 694:59] + node _T_5308 = eq(perr_ic_index_ff, UInt<4>("h0a")) @[ifu_mem_ctl.scala 694:102] + node _T_5309 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5310 = and(_T_5308, _T_5309) @[ifu_mem_ctl.scala 694:124] + node _T_5311 = or(_T_5307, _T_5310) @[ifu_mem_ctl.scala 694:81] + node _T_5312 = or(_T_5311, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5313 = bits(_T_5312, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5314 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5313 : @[Reg.scala 28:19] _T_5314 <= _T_5304 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][10] <= _T_5314 @[ifu_mem_ctl.scala 685:41] - node _T_5315 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5316 = eq(_T_5315, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5317 = and(ic_valid_ff, _T_5316) @[ifu_mem_ctl.scala 685:97] - node _T_5318 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5319 = and(_T_5317, _T_5318) @[ifu_mem_ctl.scala 685:122] - node _T_5320 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[ifu_mem_ctl.scala 686:37] - node _T_5321 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5322 = and(_T_5320, _T_5321) @[ifu_mem_ctl.scala 686:59] - node _T_5323 = eq(perr_ic_index_ff, UInt<4>("h0b")) @[ifu_mem_ctl.scala 686:102] - node _T_5324 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5325 = and(_T_5323, _T_5324) @[ifu_mem_ctl.scala 686:124] - node _T_5326 = or(_T_5322, _T_5325) @[ifu_mem_ctl.scala 686:81] - node _T_5327 = or(_T_5326, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5328 = bits(_T_5327, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][10] <= _T_5314 @[ifu_mem_ctl.scala 693:41] + node _T_5315 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5316 = eq(_T_5315, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5317 = and(ic_valid_ff, _T_5316) @[ifu_mem_ctl.scala 693:97] + node _T_5318 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5319 = and(_T_5317, _T_5318) @[ifu_mem_ctl.scala 693:122] + node _T_5320 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[ifu_mem_ctl.scala 694:37] + node _T_5321 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5322 = and(_T_5320, _T_5321) @[ifu_mem_ctl.scala 694:59] + node _T_5323 = eq(perr_ic_index_ff, UInt<4>("h0b")) @[ifu_mem_ctl.scala 694:102] + node _T_5324 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5325 = and(_T_5323, _T_5324) @[ifu_mem_ctl.scala 694:124] + node _T_5326 = or(_T_5322, _T_5325) @[ifu_mem_ctl.scala 694:81] + node _T_5327 = or(_T_5326, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5328 = bits(_T_5327, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5329 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5328 : @[Reg.scala 28:19] _T_5329 <= _T_5319 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][11] <= _T_5329 @[ifu_mem_ctl.scala 685:41] - node _T_5330 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5331 = eq(_T_5330, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5332 = and(ic_valid_ff, _T_5331) @[ifu_mem_ctl.scala 685:97] - node _T_5333 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5334 = and(_T_5332, _T_5333) @[ifu_mem_ctl.scala 685:122] - node _T_5335 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[ifu_mem_ctl.scala 686:37] - node _T_5336 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5337 = and(_T_5335, _T_5336) @[ifu_mem_ctl.scala 686:59] - node _T_5338 = eq(perr_ic_index_ff, UInt<4>("h0c")) @[ifu_mem_ctl.scala 686:102] - node _T_5339 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5340 = and(_T_5338, _T_5339) @[ifu_mem_ctl.scala 686:124] - node _T_5341 = or(_T_5337, _T_5340) @[ifu_mem_ctl.scala 686:81] - node _T_5342 = or(_T_5341, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5343 = bits(_T_5342, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][11] <= _T_5329 @[ifu_mem_ctl.scala 693:41] + node _T_5330 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5331 = eq(_T_5330, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5332 = and(ic_valid_ff, _T_5331) @[ifu_mem_ctl.scala 693:97] + node _T_5333 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5334 = and(_T_5332, _T_5333) @[ifu_mem_ctl.scala 693:122] + node _T_5335 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[ifu_mem_ctl.scala 694:37] + node _T_5336 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5337 = and(_T_5335, _T_5336) @[ifu_mem_ctl.scala 694:59] + node _T_5338 = eq(perr_ic_index_ff, UInt<4>("h0c")) @[ifu_mem_ctl.scala 694:102] + node _T_5339 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5340 = and(_T_5338, _T_5339) @[ifu_mem_ctl.scala 694:124] + node _T_5341 = or(_T_5337, _T_5340) @[ifu_mem_ctl.scala 694:81] + node _T_5342 = or(_T_5341, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5343 = bits(_T_5342, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5344 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5343 : @[Reg.scala 28:19] _T_5344 <= _T_5334 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][12] <= _T_5344 @[ifu_mem_ctl.scala 685:41] - node _T_5345 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5346 = eq(_T_5345, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5347 = and(ic_valid_ff, _T_5346) @[ifu_mem_ctl.scala 685:97] - node _T_5348 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5349 = and(_T_5347, _T_5348) @[ifu_mem_ctl.scala 685:122] - node _T_5350 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[ifu_mem_ctl.scala 686:37] - node _T_5351 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5352 = and(_T_5350, _T_5351) @[ifu_mem_ctl.scala 686:59] - node _T_5353 = eq(perr_ic_index_ff, UInt<4>("h0d")) @[ifu_mem_ctl.scala 686:102] - node _T_5354 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5355 = and(_T_5353, _T_5354) @[ifu_mem_ctl.scala 686:124] - node _T_5356 = or(_T_5352, _T_5355) @[ifu_mem_ctl.scala 686:81] - node _T_5357 = or(_T_5356, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5358 = bits(_T_5357, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][12] <= _T_5344 @[ifu_mem_ctl.scala 693:41] + node _T_5345 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5346 = eq(_T_5345, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5347 = and(ic_valid_ff, _T_5346) @[ifu_mem_ctl.scala 693:97] + node _T_5348 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5349 = and(_T_5347, _T_5348) @[ifu_mem_ctl.scala 693:122] + node _T_5350 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[ifu_mem_ctl.scala 694:37] + node _T_5351 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5352 = and(_T_5350, _T_5351) @[ifu_mem_ctl.scala 694:59] + node _T_5353 = eq(perr_ic_index_ff, UInt<4>("h0d")) @[ifu_mem_ctl.scala 694:102] + node _T_5354 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5355 = and(_T_5353, _T_5354) @[ifu_mem_ctl.scala 694:124] + node _T_5356 = or(_T_5352, _T_5355) @[ifu_mem_ctl.scala 694:81] + node _T_5357 = or(_T_5356, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5358 = bits(_T_5357, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5359 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5358 : @[Reg.scala 28:19] _T_5359 <= _T_5349 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][13] <= _T_5359 @[ifu_mem_ctl.scala 685:41] - node _T_5360 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5361 = eq(_T_5360, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5362 = and(ic_valid_ff, _T_5361) @[ifu_mem_ctl.scala 685:97] - node _T_5363 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5364 = and(_T_5362, _T_5363) @[ifu_mem_ctl.scala 685:122] - node _T_5365 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[ifu_mem_ctl.scala 686:37] - node _T_5366 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5367 = and(_T_5365, _T_5366) @[ifu_mem_ctl.scala 686:59] - node _T_5368 = eq(perr_ic_index_ff, UInt<4>("h0e")) @[ifu_mem_ctl.scala 686:102] - node _T_5369 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5370 = and(_T_5368, _T_5369) @[ifu_mem_ctl.scala 686:124] - node _T_5371 = or(_T_5367, _T_5370) @[ifu_mem_ctl.scala 686:81] - node _T_5372 = or(_T_5371, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5373 = bits(_T_5372, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][13] <= _T_5359 @[ifu_mem_ctl.scala 693:41] + node _T_5360 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5361 = eq(_T_5360, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5362 = and(ic_valid_ff, _T_5361) @[ifu_mem_ctl.scala 693:97] + node _T_5363 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5364 = and(_T_5362, _T_5363) @[ifu_mem_ctl.scala 693:122] + node _T_5365 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[ifu_mem_ctl.scala 694:37] + node _T_5366 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5367 = and(_T_5365, _T_5366) @[ifu_mem_ctl.scala 694:59] + node _T_5368 = eq(perr_ic_index_ff, UInt<4>("h0e")) @[ifu_mem_ctl.scala 694:102] + node _T_5369 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5370 = and(_T_5368, _T_5369) @[ifu_mem_ctl.scala 694:124] + node _T_5371 = or(_T_5367, _T_5370) @[ifu_mem_ctl.scala 694:81] + node _T_5372 = or(_T_5371, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5373 = bits(_T_5372, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5374 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5373 : @[Reg.scala 28:19] _T_5374 <= _T_5364 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][14] <= _T_5374 @[ifu_mem_ctl.scala 685:41] - node _T_5375 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5376 = eq(_T_5375, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5377 = and(ic_valid_ff, _T_5376) @[ifu_mem_ctl.scala 685:97] - node _T_5378 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5379 = and(_T_5377, _T_5378) @[ifu_mem_ctl.scala 685:122] - node _T_5380 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[ifu_mem_ctl.scala 686:37] - node _T_5381 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5382 = and(_T_5380, _T_5381) @[ifu_mem_ctl.scala 686:59] - node _T_5383 = eq(perr_ic_index_ff, UInt<4>("h0f")) @[ifu_mem_ctl.scala 686:102] - node _T_5384 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5385 = and(_T_5383, _T_5384) @[ifu_mem_ctl.scala 686:124] - node _T_5386 = or(_T_5382, _T_5385) @[ifu_mem_ctl.scala 686:81] - node _T_5387 = or(_T_5386, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5388 = bits(_T_5387, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][14] <= _T_5374 @[ifu_mem_ctl.scala 693:41] + node _T_5375 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5376 = eq(_T_5375, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5377 = and(ic_valid_ff, _T_5376) @[ifu_mem_ctl.scala 693:97] + node _T_5378 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5379 = and(_T_5377, _T_5378) @[ifu_mem_ctl.scala 693:122] + node _T_5380 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[ifu_mem_ctl.scala 694:37] + node _T_5381 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5382 = and(_T_5380, _T_5381) @[ifu_mem_ctl.scala 694:59] + node _T_5383 = eq(perr_ic_index_ff, UInt<4>("h0f")) @[ifu_mem_ctl.scala 694:102] + node _T_5384 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5385 = and(_T_5383, _T_5384) @[ifu_mem_ctl.scala 694:124] + node _T_5386 = or(_T_5382, _T_5385) @[ifu_mem_ctl.scala 694:81] + node _T_5387 = or(_T_5386, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5388 = bits(_T_5387, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5389 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5388 : @[Reg.scala 28:19] _T_5389 <= _T_5379 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][15] <= _T_5389 @[ifu_mem_ctl.scala 685:41] - node _T_5390 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5391 = eq(_T_5390, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5392 = and(ic_valid_ff, _T_5391) @[ifu_mem_ctl.scala 685:97] - node _T_5393 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5394 = and(_T_5392, _T_5393) @[ifu_mem_ctl.scala 685:122] - node _T_5395 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[ifu_mem_ctl.scala 686:37] - node _T_5396 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5397 = and(_T_5395, _T_5396) @[ifu_mem_ctl.scala 686:59] - node _T_5398 = eq(perr_ic_index_ff, UInt<5>("h010")) @[ifu_mem_ctl.scala 686:102] - node _T_5399 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5400 = and(_T_5398, _T_5399) @[ifu_mem_ctl.scala 686:124] - node _T_5401 = or(_T_5397, _T_5400) @[ifu_mem_ctl.scala 686:81] - node _T_5402 = or(_T_5401, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5403 = bits(_T_5402, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][15] <= _T_5389 @[ifu_mem_ctl.scala 693:41] + node _T_5390 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5391 = eq(_T_5390, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5392 = and(ic_valid_ff, _T_5391) @[ifu_mem_ctl.scala 693:97] + node _T_5393 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5394 = and(_T_5392, _T_5393) @[ifu_mem_ctl.scala 693:122] + node _T_5395 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[ifu_mem_ctl.scala 694:37] + node _T_5396 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5397 = and(_T_5395, _T_5396) @[ifu_mem_ctl.scala 694:59] + node _T_5398 = eq(perr_ic_index_ff, UInt<5>("h010")) @[ifu_mem_ctl.scala 694:102] + node _T_5399 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5400 = and(_T_5398, _T_5399) @[ifu_mem_ctl.scala 694:124] + node _T_5401 = or(_T_5397, _T_5400) @[ifu_mem_ctl.scala 694:81] + node _T_5402 = or(_T_5401, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5403 = bits(_T_5402, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5404 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5403 : @[Reg.scala 28:19] _T_5404 <= _T_5394 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][16] <= _T_5404 @[ifu_mem_ctl.scala 685:41] - node _T_5405 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5406 = eq(_T_5405, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5407 = and(ic_valid_ff, _T_5406) @[ifu_mem_ctl.scala 685:97] - node _T_5408 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5409 = and(_T_5407, _T_5408) @[ifu_mem_ctl.scala 685:122] - node _T_5410 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[ifu_mem_ctl.scala 686:37] - node _T_5411 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5412 = and(_T_5410, _T_5411) @[ifu_mem_ctl.scala 686:59] - node _T_5413 = eq(perr_ic_index_ff, UInt<5>("h011")) @[ifu_mem_ctl.scala 686:102] - node _T_5414 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5415 = and(_T_5413, _T_5414) @[ifu_mem_ctl.scala 686:124] - node _T_5416 = or(_T_5412, _T_5415) @[ifu_mem_ctl.scala 686:81] - node _T_5417 = or(_T_5416, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5418 = bits(_T_5417, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][16] <= _T_5404 @[ifu_mem_ctl.scala 693:41] + node _T_5405 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5406 = eq(_T_5405, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5407 = and(ic_valid_ff, _T_5406) @[ifu_mem_ctl.scala 693:97] + node _T_5408 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5409 = and(_T_5407, _T_5408) @[ifu_mem_ctl.scala 693:122] + node _T_5410 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[ifu_mem_ctl.scala 694:37] + node _T_5411 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5412 = and(_T_5410, _T_5411) @[ifu_mem_ctl.scala 694:59] + node _T_5413 = eq(perr_ic_index_ff, UInt<5>("h011")) @[ifu_mem_ctl.scala 694:102] + node _T_5414 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5415 = and(_T_5413, _T_5414) @[ifu_mem_ctl.scala 694:124] + node _T_5416 = or(_T_5412, _T_5415) @[ifu_mem_ctl.scala 694:81] + node _T_5417 = or(_T_5416, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5418 = bits(_T_5417, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5419 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5418 : @[Reg.scala 28:19] _T_5419 <= _T_5409 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][17] <= _T_5419 @[ifu_mem_ctl.scala 685:41] - node _T_5420 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5421 = eq(_T_5420, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5422 = and(ic_valid_ff, _T_5421) @[ifu_mem_ctl.scala 685:97] - node _T_5423 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5424 = and(_T_5422, _T_5423) @[ifu_mem_ctl.scala 685:122] - node _T_5425 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[ifu_mem_ctl.scala 686:37] - node _T_5426 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5427 = and(_T_5425, _T_5426) @[ifu_mem_ctl.scala 686:59] - node _T_5428 = eq(perr_ic_index_ff, UInt<5>("h012")) @[ifu_mem_ctl.scala 686:102] - node _T_5429 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5430 = and(_T_5428, _T_5429) @[ifu_mem_ctl.scala 686:124] - node _T_5431 = or(_T_5427, _T_5430) @[ifu_mem_ctl.scala 686:81] - node _T_5432 = or(_T_5431, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5433 = bits(_T_5432, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][17] <= _T_5419 @[ifu_mem_ctl.scala 693:41] + node _T_5420 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5421 = eq(_T_5420, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5422 = and(ic_valid_ff, _T_5421) @[ifu_mem_ctl.scala 693:97] + node _T_5423 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5424 = and(_T_5422, _T_5423) @[ifu_mem_ctl.scala 693:122] + node _T_5425 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[ifu_mem_ctl.scala 694:37] + node _T_5426 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5427 = and(_T_5425, _T_5426) @[ifu_mem_ctl.scala 694:59] + node _T_5428 = eq(perr_ic_index_ff, UInt<5>("h012")) @[ifu_mem_ctl.scala 694:102] + node _T_5429 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5430 = and(_T_5428, _T_5429) @[ifu_mem_ctl.scala 694:124] + node _T_5431 = or(_T_5427, _T_5430) @[ifu_mem_ctl.scala 694:81] + node _T_5432 = or(_T_5431, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5433 = bits(_T_5432, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5434 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5433 : @[Reg.scala 28:19] _T_5434 <= _T_5424 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][18] <= _T_5434 @[ifu_mem_ctl.scala 685:41] - node _T_5435 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5436 = eq(_T_5435, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5437 = and(ic_valid_ff, _T_5436) @[ifu_mem_ctl.scala 685:97] - node _T_5438 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5439 = and(_T_5437, _T_5438) @[ifu_mem_ctl.scala 685:122] - node _T_5440 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[ifu_mem_ctl.scala 686:37] - node _T_5441 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5442 = and(_T_5440, _T_5441) @[ifu_mem_ctl.scala 686:59] - node _T_5443 = eq(perr_ic_index_ff, UInt<5>("h013")) @[ifu_mem_ctl.scala 686:102] - node _T_5444 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5445 = and(_T_5443, _T_5444) @[ifu_mem_ctl.scala 686:124] - node _T_5446 = or(_T_5442, _T_5445) @[ifu_mem_ctl.scala 686:81] - node _T_5447 = or(_T_5446, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5448 = bits(_T_5447, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][18] <= _T_5434 @[ifu_mem_ctl.scala 693:41] + node _T_5435 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5436 = eq(_T_5435, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5437 = and(ic_valid_ff, _T_5436) @[ifu_mem_ctl.scala 693:97] + node _T_5438 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5439 = and(_T_5437, _T_5438) @[ifu_mem_ctl.scala 693:122] + node _T_5440 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[ifu_mem_ctl.scala 694:37] + node _T_5441 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5442 = and(_T_5440, _T_5441) @[ifu_mem_ctl.scala 694:59] + node _T_5443 = eq(perr_ic_index_ff, UInt<5>("h013")) @[ifu_mem_ctl.scala 694:102] + node _T_5444 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5445 = and(_T_5443, _T_5444) @[ifu_mem_ctl.scala 694:124] + node _T_5446 = or(_T_5442, _T_5445) @[ifu_mem_ctl.scala 694:81] + node _T_5447 = or(_T_5446, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5448 = bits(_T_5447, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5449 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5448 : @[Reg.scala 28:19] _T_5449 <= _T_5439 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][19] <= _T_5449 @[ifu_mem_ctl.scala 685:41] - node _T_5450 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5451 = eq(_T_5450, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5452 = and(ic_valid_ff, _T_5451) @[ifu_mem_ctl.scala 685:97] - node _T_5453 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5454 = and(_T_5452, _T_5453) @[ifu_mem_ctl.scala 685:122] - node _T_5455 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[ifu_mem_ctl.scala 686:37] - node _T_5456 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5457 = and(_T_5455, _T_5456) @[ifu_mem_ctl.scala 686:59] - node _T_5458 = eq(perr_ic_index_ff, UInt<5>("h014")) @[ifu_mem_ctl.scala 686:102] - node _T_5459 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5460 = and(_T_5458, _T_5459) @[ifu_mem_ctl.scala 686:124] - node _T_5461 = or(_T_5457, _T_5460) @[ifu_mem_ctl.scala 686:81] - node _T_5462 = or(_T_5461, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5463 = bits(_T_5462, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][19] <= _T_5449 @[ifu_mem_ctl.scala 693:41] + node _T_5450 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5451 = eq(_T_5450, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5452 = and(ic_valid_ff, _T_5451) @[ifu_mem_ctl.scala 693:97] + node _T_5453 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5454 = and(_T_5452, _T_5453) @[ifu_mem_ctl.scala 693:122] + node _T_5455 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[ifu_mem_ctl.scala 694:37] + node _T_5456 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5457 = and(_T_5455, _T_5456) @[ifu_mem_ctl.scala 694:59] + node _T_5458 = eq(perr_ic_index_ff, UInt<5>("h014")) @[ifu_mem_ctl.scala 694:102] + node _T_5459 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5460 = and(_T_5458, _T_5459) @[ifu_mem_ctl.scala 694:124] + node _T_5461 = or(_T_5457, _T_5460) @[ifu_mem_ctl.scala 694:81] + node _T_5462 = or(_T_5461, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5463 = bits(_T_5462, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5464 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5463 : @[Reg.scala 28:19] _T_5464 <= _T_5454 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][20] <= _T_5464 @[ifu_mem_ctl.scala 685:41] - node _T_5465 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5466 = eq(_T_5465, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5467 = and(ic_valid_ff, _T_5466) @[ifu_mem_ctl.scala 685:97] - node _T_5468 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5469 = and(_T_5467, _T_5468) @[ifu_mem_ctl.scala 685:122] - node _T_5470 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[ifu_mem_ctl.scala 686:37] - node _T_5471 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5472 = and(_T_5470, _T_5471) @[ifu_mem_ctl.scala 686:59] - node _T_5473 = eq(perr_ic_index_ff, UInt<5>("h015")) @[ifu_mem_ctl.scala 686:102] - node _T_5474 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5475 = and(_T_5473, _T_5474) @[ifu_mem_ctl.scala 686:124] - node _T_5476 = or(_T_5472, _T_5475) @[ifu_mem_ctl.scala 686:81] - node _T_5477 = or(_T_5476, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5478 = bits(_T_5477, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][20] <= _T_5464 @[ifu_mem_ctl.scala 693:41] + node _T_5465 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5466 = eq(_T_5465, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5467 = and(ic_valid_ff, _T_5466) @[ifu_mem_ctl.scala 693:97] + node _T_5468 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5469 = and(_T_5467, _T_5468) @[ifu_mem_ctl.scala 693:122] + node _T_5470 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[ifu_mem_ctl.scala 694:37] + node _T_5471 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5472 = and(_T_5470, _T_5471) @[ifu_mem_ctl.scala 694:59] + node _T_5473 = eq(perr_ic_index_ff, UInt<5>("h015")) @[ifu_mem_ctl.scala 694:102] + node _T_5474 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5475 = and(_T_5473, _T_5474) @[ifu_mem_ctl.scala 694:124] + node _T_5476 = or(_T_5472, _T_5475) @[ifu_mem_ctl.scala 694:81] + node _T_5477 = or(_T_5476, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5478 = bits(_T_5477, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5479 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5478 : @[Reg.scala 28:19] _T_5479 <= _T_5469 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][21] <= _T_5479 @[ifu_mem_ctl.scala 685:41] - node _T_5480 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5481 = eq(_T_5480, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5482 = and(ic_valid_ff, _T_5481) @[ifu_mem_ctl.scala 685:97] - node _T_5483 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5484 = and(_T_5482, _T_5483) @[ifu_mem_ctl.scala 685:122] - node _T_5485 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[ifu_mem_ctl.scala 686:37] - node _T_5486 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5487 = and(_T_5485, _T_5486) @[ifu_mem_ctl.scala 686:59] - node _T_5488 = eq(perr_ic_index_ff, UInt<5>("h016")) @[ifu_mem_ctl.scala 686:102] - node _T_5489 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5490 = and(_T_5488, _T_5489) @[ifu_mem_ctl.scala 686:124] - node _T_5491 = or(_T_5487, _T_5490) @[ifu_mem_ctl.scala 686:81] - node _T_5492 = or(_T_5491, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5493 = bits(_T_5492, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][21] <= _T_5479 @[ifu_mem_ctl.scala 693:41] + node _T_5480 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5481 = eq(_T_5480, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5482 = and(ic_valid_ff, _T_5481) @[ifu_mem_ctl.scala 693:97] + node _T_5483 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5484 = and(_T_5482, _T_5483) @[ifu_mem_ctl.scala 693:122] + node _T_5485 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[ifu_mem_ctl.scala 694:37] + node _T_5486 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5487 = and(_T_5485, _T_5486) @[ifu_mem_ctl.scala 694:59] + node _T_5488 = eq(perr_ic_index_ff, UInt<5>("h016")) @[ifu_mem_ctl.scala 694:102] + node _T_5489 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5490 = and(_T_5488, _T_5489) @[ifu_mem_ctl.scala 694:124] + node _T_5491 = or(_T_5487, _T_5490) @[ifu_mem_ctl.scala 694:81] + node _T_5492 = or(_T_5491, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5493 = bits(_T_5492, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5494 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5493 : @[Reg.scala 28:19] _T_5494 <= _T_5484 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][22] <= _T_5494 @[ifu_mem_ctl.scala 685:41] - node _T_5495 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5496 = eq(_T_5495, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5497 = and(ic_valid_ff, _T_5496) @[ifu_mem_ctl.scala 685:97] - node _T_5498 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5499 = and(_T_5497, _T_5498) @[ifu_mem_ctl.scala 685:122] - node _T_5500 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[ifu_mem_ctl.scala 686:37] - node _T_5501 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5502 = and(_T_5500, _T_5501) @[ifu_mem_ctl.scala 686:59] - node _T_5503 = eq(perr_ic_index_ff, UInt<5>("h017")) @[ifu_mem_ctl.scala 686:102] - node _T_5504 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5505 = and(_T_5503, _T_5504) @[ifu_mem_ctl.scala 686:124] - node _T_5506 = or(_T_5502, _T_5505) @[ifu_mem_ctl.scala 686:81] - node _T_5507 = or(_T_5506, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5508 = bits(_T_5507, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][22] <= _T_5494 @[ifu_mem_ctl.scala 693:41] + node _T_5495 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5496 = eq(_T_5495, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5497 = and(ic_valid_ff, _T_5496) @[ifu_mem_ctl.scala 693:97] + node _T_5498 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5499 = and(_T_5497, _T_5498) @[ifu_mem_ctl.scala 693:122] + node _T_5500 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[ifu_mem_ctl.scala 694:37] + node _T_5501 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5502 = and(_T_5500, _T_5501) @[ifu_mem_ctl.scala 694:59] + node _T_5503 = eq(perr_ic_index_ff, UInt<5>("h017")) @[ifu_mem_ctl.scala 694:102] + node _T_5504 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5505 = and(_T_5503, _T_5504) @[ifu_mem_ctl.scala 694:124] + node _T_5506 = or(_T_5502, _T_5505) @[ifu_mem_ctl.scala 694:81] + node _T_5507 = or(_T_5506, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5508 = bits(_T_5507, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5509 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5508 : @[Reg.scala 28:19] _T_5509 <= _T_5499 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][23] <= _T_5509 @[ifu_mem_ctl.scala 685:41] - node _T_5510 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5511 = eq(_T_5510, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5512 = and(ic_valid_ff, _T_5511) @[ifu_mem_ctl.scala 685:97] - node _T_5513 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5514 = and(_T_5512, _T_5513) @[ifu_mem_ctl.scala 685:122] - node _T_5515 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[ifu_mem_ctl.scala 686:37] - node _T_5516 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5517 = and(_T_5515, _T_5516) @[ifu_mem_ctl.scala 686:59] - node _T_5518 = eq(perr_ic_index_ff, UInt<5>("h018")) @[ifu_mem_ctl.scala 686:102] - node _T_5519 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5520 = and(_T_5518, _T_5519) @[ifu_mem_ctl.scala 686:124] - node _T_5521 = or(_T_5517, _T_5520) @[ifu_mem_ctl.scala 686:81] - node _T_5522 = or(_T_5521, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5523 = bits(_T_5522, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][23] <= _T_5509 @[ifu_mem_ctl.scala 693:41] + node _T_5510 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5511 = eq(_T_5510, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5512 = and(ic_valid_ff, _T_5511) @[ifu_mem_ctl.scala 693:97] + node _T_5513 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5514 = and(_T_5512, _T_5513) @[ifu_mem_ctl.scala 693:122] + node _T_5515 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[ifu_mem_ctl.scala 694:37] + node _T_5516 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5517 = and(_T_5515, _T_5516) @[ifu_mem_ctl.scala 694:59] + node _T_5518 = eq(perr_ic_index_ff, UInt<5>("h018")) @[ifu_mem_ctl.scala 694:102] + node _T_5519 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5520 = and(_T_5518, _T_5519) @[ifu_mem_ctl.scala 694:124] + node _T_5521 = or(_T_5517, _T_5520) @[ifu_mem_ctl.scala 694:81] + node _T_5522 = or(_T_5521, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5523 = bits(_T_5522, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5524 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5523 : @[Reg.scala 28:19] _T_5524 <= _T_5514 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][24] <= _T_5524 @[ifu_mem_ctl.scala 685:41] - node _T_5525 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5526 = eq(_T_5525, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5527 = and(ic_valid_ff, _T_5526) @[ifu_mem_ctl.scala 685:97] - node _T_5528 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5529 = and(_T_5527, _T_5528) @[ifu_mem_ctl.scala 685:122] - node _T_5530 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[ifu_mem_ctl.scala 686:37] - node _T_5531 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5532 = and(_T_5530, _T_5531) @[ifu_mem_ctl.scala 686:59] - node _T_5533 = eq(perr_ic_index_ff, UInt<5>("h019")) @[ifu_mem_ctl.scala 686:102] - node _T_5534 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5535 = and(_T_5533, _T_5534) @[ifu_mem_ctl.scala 686:124] - node _T_5536 = or(_T_5532, _T_5535) @[ifu_mem_ctl.scala 686:81] - node _T_5537 = or(_T_5536, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5538 = bits(_T_5537, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][24] <= _T_5524 @[ifu_mem_ctl.scala 693:41] + node _T_5525 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5526 = eq(_T_5525, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5527 = and(ic_valid_ff, _T_5526) @[ifu_mem_ctl.scala 693:97] + node _T_5528 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5529 = and(_T_5527, _T_5528) @[ifu_mem_ctl.scala 693:122] + node _T_5530 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[ifu_mem_ctl.scala 694:37] + node _T_5531 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5532 = and(_T_5530, _T_5531) @[ifu_mem_ctl.scala 694:59] + node _T_5533 = eq(perr_ic_index_ff, UInt<5>("h019")) @[ifu_mem_ctl.scala 694:102] + node _T_5534 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5535 = and(_T_5533, _T_5534) @[ifu_mem_ctl.scala 694:124] + node _T_5536 = or(_T_5532, _T_5535) @[ifu_mem_ctl.scala 694:81] + node _T_5537 = or(_T_5536, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5538 = bits(_T_5537, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5539 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5538 : @[Reg.scala 28:19] _T_5539 <= _T_5529 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][25] <= _T_5539 @[ifu_mem_ctl.scala 685:41] - node _T_5540 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5541 = eq(_T_5540, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5542 = and(ic_valid_ff, _T_5541) @[ifu_mem_ctl.scala 685:97] - node _T_5543 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5544 = and(_T_5542, _T_5543) @[ifu_mem_ctl.scala 685:122] - node _T_5545 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[ifu_mem_ctl.scala 686:37] - node _T_5546 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5547 = and(_T_5545, _T_5546) @[ifu_mem_ctl.scala 686:59] - node _T_5548 = eq(perr_ic_index_ff, UInt<5>("h01a")) @[ifu_mem_ctl.scala 686:102] - node _T_5549 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5550 = and(_T_5548, _T_5549) @[ifu_mem_ctl.scala 686:124] - node _T_5551 = or(_T_5547, _T_5550) @[ifu_mem_ctl.scala 686:81] - node _T_5552 = or(_T_5551, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5553 = bits(_T_5552, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][25] <= _T_5539 @[ifu_mem_ctl.scala 693:41] + node _T_5540 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5541 = eq(_T_5540, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5542 = and(ic_valid_ff, _T_5541) @[ifu_mem_ctl.scala 693:97] + node _T_5543 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5544 = and(_T_5542, _T_5543) @[ifu_mem_ctl.scala 693:122] + node _T_5545 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[ifu_mem_ctl.scala 694:37] + node _T_5546 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5547 = and(_T_5545, _T_5546) @[ifu_mem_ctl.scala 694:59] + node _T_5548 = eq(perr_ic_index_ff, UInt<5>("h01a")) @[ifu_mem_ctl.scala 694:102] + node _T_5549 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5550 = and(_T_5548, _T_5549) @[ifu_mem_ctl.scala 694:124] + node _T_5551 = or(_T_5547, _T_5550) @[ifu_mem_ctl.scala 694:81] + node _T_5552 = or(_T_5551, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5553 = bits(_T_5552, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5554 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5553 : @[Reg.scala 28:19] _T_5554 <= _T_5544 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][26] <= _T_5554 @[ifu_mem_ctl.scala 685:41] - node _T_5555 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5556 = eq(_T_5555, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5557 = and(ic_valid_ff, _T_5556) @[ifu_mem_ctl.scala 685:97] - node _T_5558 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5559 = and(_T_5557, _T_5558) @[ifu_mem_ctl.scala 685:122] - node _T_5560 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[ifu_mem_ctl.scala 686:37] - node _T_5561 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5562 = and(_T_5560, _T_5561) @[ifu_mem_ctl.scala 686:59] - node _T_5563 = eq(perr_ic_index_ff, UInt<5>("h01b")) @[ifu_mem_ctl.scala 686:102] - node _T_5564 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5565 = and(_T_5563, _T_5564) @[ifu_mem_ctl.scala 686:124] - node _T_5566 = or(_T_5562, _T_5565) @[ifu_mem_ctl.scala 686:81] - node _T_5567 = or(_T_5566, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5568 = bits(_T_5567, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][26] <= _T_5554 @[ifu_mem_ctl.scala 693:41] + node _T_5555 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5556 = eq(_T_5555, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5557 = and(ic_valid_ff, _T_5556) @[ifu_mem_ctl.scala 693:97] + node _T_5558 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5559 = and(_T_5557, _T_5558) @[ifu_mem_ctl.scala 693:122] + node _T_5560 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[ifu_mem_ctl.scala 694:37] + node _T_5561 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5562 = and(_T_5560, _T_5561) @[ifu_mem_ctl.scala 694:59] + node _T_5563 = eq(perr_ic_index_ff, UInt<5>("h01b")) @[ifu_mem_ctl.scala 694:102] + node _T_5564 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5565 = and(_T_5563, _T_5564) @[ifu_mem_ctl.scala 694:124] + node _T_5566 = or(_T_5562, _T_5565) @[ifu_mem_ctl.scala 694:81] + node _T_5567 = or(_T_5566, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5568 = bits(_T_5567, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5569 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5568 : @[Reg.scala 28:19] _T_5569 <= _T_5559 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][27] <= _T_5569 @[ifu_mem_ctl.scala 685:41] - node _T_5570 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5571 = eq(_T_5570, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5572 = and(ic_valid_ff, _T_5571) @[ifu_mem_ctl.scala 685:97] - node _T_5573 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5574 = and(_T_5572, _T_5573) @[ifu_mem_ctl.scala 685:122] - node _T_5575 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[ifu_mem_ctl.scala 686:37] - node _T_5576 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5577 = and(_T_5575, _T_5576) @[ifu_mem_ctl.scala 686:59] - node _T_5578 = eq(perr_ic_index_ff, UInt<5>("h01c")) @[ifu_mem_ctl.scala 686:102] - node _T_5579 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5580 = and(_T_5578, _T_5579) @[ifu_mem_ctl.scala 686:124] - node _T_5581 = or(_T_5577, _T_5580) @[ifu_mem_ctl.scala 686:81] - node _T_5582 = or(_T_5581, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5583 = bits(_T_5582, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][27] <= _T_5569 @[ifu_mem_ctl.scala 693:41] + node _T_5570 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5571 = eq(_T_5570, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5572 = and(ic_valid_ff, _T_5571) @[ifu_mem_ctl.scala 693:97] + node _T_5573 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5574 = and(_T_5572, _T_5573) @[ifu_mem_ctl.scala 693:122] + node _T_5575 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[ifu_mem_ctl.scala 694:37] + node _T_5576 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5577 = and(_T_5575, _T_5576) @[ifu_mem_ctl.scala 694:59] + node _T_5578 = eq(perr_ic_index_ff, UInt<5>("h01c")) @[ifu_mem_ctl.scala 694:102] + node _T_5579 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5580 = and(_T_5578, _T_5579) @[ifu_mem_ctl.scala 694:124] + node _T_5581 = or(_T_5577, _T_5580) @[ifu_mem_ctl.scala 694:81] + node _T_5582 = or(_T_5581, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5583 = bits(_T_5582, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5584 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5583 : @[Reg.scala 28:19] _T_5584 <= _T_5574 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][28] <= _T_5584 @[ifu_mem_ctl.scala 685:41] - node _T_5585 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5586 = eq(_T_5585, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5587 = and(ic_valid_ff, _T_5586) @[ifu_mem_ctl.scala 685:97] - node _T_5588 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5589 = and(_T_5587, _T_5588) @[ifu_mem_ctl.scala 685:122] - node _T_5590 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[ifu_mem_ctl.scala 686:37] - node _T_5591 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5592 = and(_T_5590, _T_5591) @[ifu_mem_ctl.scala 686:59] - node _T_5593 = eq(perr_ic_index_ff, UInt<5>("h01d")) @[ifu_mem_ctl.scala 686:102] - node _T_5594 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5595 = and(_T_5593, _T_5594) @[ifu_mem_ctl.scala 686:124] - node _T_5596 = or(_T_5592, _T_5595) @[ifu_mem_ctl.scala 686:81] - node _T_5597 = or(_T_5596, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5598 = bits(_T_5597, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][28] <= _T_5584 @[ifu_mem_ctl.scala 693:41] + node _T_5585 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5586 = eq(_T_5585, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5587 = and(ic_valid_ff, _T_5586) @[ifu_mem_ctl.scala 693:97] + node _T_5588 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5589 = and(_T_5587, _T_5588) @[ifu_mem_ctl.scala 693:122] + node _T_5590 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[ifu_mem_ctl.scala 694:37] + node _T_5591 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5592 = and(_T_5590, _T_5591) @[ifu_mem_ctl.scala 694:59] + node _T_5593 = eq(perr_ic_index_ff, UInt<5>("h01d")) @[ifu_mem_ctl.scala 694:102] + node _T_5594 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5595 = and(_T_5593, _T_5594) @[ifu_mem_ctl.scala 694:124] + node _T_5596 = or(_T_5592, _T_5595) @[ifu_mem_ctl.scala 694:81] + node _T_5597 = or(_T_5596, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5598 = bits(_T_5597, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5599 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5598 : @[Reg.scala 28:19] _T_5599 <= _T_5589 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][29] <= _T_5599 @[ifu_mem_ctl.scala 685:41] - node _T_5600 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5601 = eq(_T_5600, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5602 = and(ic_valid_ff, _T_5601) @[ifu_mem_ctl.scala 685:97] - node _T_5603 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5604 = and(_T_5602, _T_5603) @[ifu_mem_ctl.scala 685:122] - node _T_5605 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[ifu_mem_ctl.scala 686:37] - node _T_5606 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5607 = and(_T_5605, _T_5606) @[ifu_mem_ctl.scala 686:59] - node _T_5608 = eq(perr_ic_index_ff, UInt<5>("h01e")) @[ifu_mem_ctl.scala 686:102] - node _T_5609 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5610 = and(_T_5608, _T_5609) @[ifu_mem_ctl.scala 686:124] - node _T_5611 = or(_T_5607, _T_5610) @[ifu_mem_ctl.scala 686:81] - node _T_5612 = or(_T_5611, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5613 = bits(_T_5612, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][29] <= _T_5599 @[ifu_mem_ctl.scala 693:41] + node _T_5600 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5601 = eq(_T_5600, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5602 = and(ic_valid_ff, _T_5601) @[ifu_mem_ctl.scala 693:97] + node _T_5603 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5604 = and(_T_5602, _T_5603) @[ifu_mem_ctl.scala 693:122] + node _T_5605 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[ifu_mem_ctl.scala 694:37] + node _T_5606 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5607 = and(_T_5605, _T_5606) @[ifu_mem_ctl.scala 694:59] + node _T_5608 = eq(perr_ic_index_ff, UInt<5>("h01e")) @[ifu_mem_ctl.scala 694:102] + node _T_5609 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5610 = and(_T_5608, _T_5609) @[ifu_mem_ctl.scala 694:124] + node _T_5611 = or(_T_5607, _T_5610) @[ifu_mem_ctl.scala 694:81] + node _T_5612 = or(_T_5611, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5613 = bits(_T_5612, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5614 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5613 : @[Reg.scala 28:19] _T_5614 <= _T_5604 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][30] <= _T_5614 @[ifu_mem_ctl.scala 685:41] - node _T_5615 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5616 = eq(_T_5615, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5617 = and(ic_valid_ff, _T_5616) @[ifu_mem_ctl.scala 685:97] - node _T_5618 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5619 = and(_T_5617, _T_5618) @[ifu_mem_ctl.scala 685:122] - node _T_5620 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[ifu_mem_ctl.scala 686:37] - node _T_5621 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_5622 = and(_T_5620, _T_5621) @[ifu_mem_ctl.scala 686:59] - node _T_5623 = eq(perr_ic_index_ff, UInt<5>("h01f")) @[ifu_mem_ctl.scala 686:102] - node _T_5624 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_5625 = and(_T_5623, _T_5624) @[ifu_mem_ctl.scala 686:124] - node _T_5626 = or(_T_5622, _T_5625) @[ifu_mem_ctl.scala 686:81] - node _T_5627 = or(_T_5626, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5628 = bits(_T_5627, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][30] <= _T_5614 @[ifu_mem_ctl.scala 693:41] + node _T_5615 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5616 = eq(_T_5615, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5617 = and(ic_valid_ff, _T_5616) @[ifu_mem_ctl.scala 693:97] + node _T_5618 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5619 = and(_T_5617, _T_5618) @[ifu_mem_ctl.scala 693:122] + node _T_5620 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[ifu_mem_ctl.scala 694:37] + node _T_5621 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_5622 = and(_T_5620, _T_5621) @[ifu_mem_ctl.scala 694:59] + node _T_5623 = eq(perr_ic_index_ff, UInt<5>("h01f")) @[ifu_mem_ctl.scala 694:102] + node _T_5624 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_5625 = and(_T_5623, _T_5624) @[ifu_mem_ctl.scala 694:124] + node _T_5626 = or(_T_5622, _T_5625) @[ifu_mem_ctl.scala 694:81] + node _T_5627 = or(_T_5626, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5628 = bits(_T_5627, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5629 : UInt<1>, rvclkhdr_86.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5628 : @[Reg.scala 28:19] _T_5629 <= _T_5619 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][31] <= _T_5629 @[ifu_mem_ctl.scala 685:41] - node _T_5630 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5631 = eq(_T_5630, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5632 = and(ic_valid_ff, _T_5631) @[ifu_mem_ctl.scala 685:97] - node _T_5633 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5634 = and(_T_5632, _T_5633) @[ifu_mem_ctl.scala 685:122] - node _T_5635 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 686:37] - node _T_5636 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5637 = and(_T_5635, _T_5636) @[ifu_mem_ctl.scala 686:59] - node _T_5638 = eq(perr_ic_index_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 686:102] - node _T_5639 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5640 = and(_T_5638, _T_5639) @[ifu_mem_ctl.scala 686:124] - node _T_5641 = or(_T_5637, _T_5640) @[ifu_mem_ctl.scala 686:81] - node _T_5642 = or(_T_5641, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5643 = bits(_T_5642, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][31] <= _T_5629 @[ifu_mem_ctl.scala 693:41] + node _T_5630 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5631 = eq(_T_5630, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5632 = and(ic_valid_ff, _T_5631) @[ifu_mem_ctl.scala 693:97] + node _T_5633 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5634 = and(_T_5632, _T_5633) @[ifu_mem_ctl.scala 693:122] + node _T_5635 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 694:37] + node _T_5636 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5637 = and(_T_5635, _T_5636) @[ifu_mem_ctl.scala 694:59] + node _T_5638 = eq(perr_ic_index_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 694:102] + node _T_5639 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5640 = and(_T_5638, _T_5639) @[ifu_mem_ctl.scala 694:124] + node _T_5641 = or(_T_5637, _T_5640) @[ifu_mem_ctl.scala 694:81] + node _T_5642 = or(_T_5641, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5643 = bits(_T_5642, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5644 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5643 : @[Reg.scala 28:19] _T_5644 <= _T_5634 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][0] <= _T_5644 @[ifu_mem_ctl.scala 685:41] - node _T_5645 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5646 = eq(_T_5645, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5647 = and(ic_valid_ff, _T_5646) @[ifu_mem_ctl.scala 685:97] - node _T_5648 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5649 = and(_T_5647, _T_5648) @[ifu_mem_ctl.scala 685:122] - node _T_5650 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[ifu_mem_ctl.scala 686:37] - node _T_5651 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5652 = and(_T_5650, _T_5651) @[ifu_mem_ctl.scala 686:59] - node _T_5653 = eq(perr_ic_index_ff, UInt<1>("h01")) @[ifu_mem_ctl.scala 686:102] - node _T_5654 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5655 = and(_T_5653, _T_5654) @[ifu_mem_ctl.scala 686:124] - node _T_5656 = or(_T_5652, _T_5655) @[ifu_mem_ctl.scala 686:81] - node _T_5657 = or(_T_5656, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5658 = bits(_T_5657, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][0] <= _T_5644 @[ifu_mem_ctl.scala 693:41] + node _T_5645 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5646 = eq(_T_5645, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5647 = and(ic_valid_ff, _T_5646) @[ifu_mem_ctl.scala 693:97] + node _T_5648 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5649 = and(_T_5647, _T_5648) @[ifu_mem_ctl.scala 693:122] + node _T_5650 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[ifu_mem_ctl.scala 694:37] + node _T_5651 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5652 = and(_T_5650, _T_5651) @[ifu_mem_ctl.scala 694:59] + node _T_5653 = eq(perr_ic_index_ff, UInt<1>("h01")) @[ifu_mem_ctl.scala 694:102] + node _T_5654 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5655 = and(_T_5653, _T_5654) @[ifu_mem_ctl.scala 694:124] + node _T_5656 = or(_T_5652, _T_5655) @[ifu_mem_ctl.scala 694:81] + node _T_5657 = or(_T_5656, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5658 = bits(_T_5657, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5659 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5658 : @[Reg.scala 28:19] _T_5659 <= _T_5649 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][1] <= _T_5659 @[ifu_mem_ctl.scala 685:41] - node _T_5660 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5661 = eq(_T_5660, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5662 = and(ic_valid_ff, _T_5661) @[ifu_mem_ctl.scala 685:97] - node _T_5663 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5664 = and(_T_5662, _T_5663) @[ifu_mem_ctl.scala 685:122] - node _T_5665 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[ifu_mem_ctl.scala 686:37] - node _T_5666 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5667 = and(_T_5665, _T_5666) @[ifu_mem_ctl.scala 686:59] - node _T_5668 = eq(perr_ic_index_ff, UInt<2>("h02")) @[ifu_mem_ctl.scala 686:102] - node _T_5669 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5670 = and(_T_5668, _T_5669) @[ifu_mem_ctl.scala 686:124] - node _T_5671 = or(_T_5667, _T_5670) @[ifu_mem_ctl.scala 686:81] - node _T_5672 = or(_T_5671, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5673 = bits(_T_5672, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][1] <= _T_5659 @[ifu_mem_ctl.scala 693:41] + node _T_5660 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5661 = eq(_T_5660, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5662 = and(ic_valid_ff, _T_5661) @[ifu_mem_ctl.scala 693:97] + node _T_5663 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5664 = and(_T_5662, _T_5663) @[ifu_mem_ctl.scala 693:122] + node _T_5665 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[ifu_mem_ctl.scala 694:37] + node _T_5666 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5667 = and(_T_5665, _T_5666) @[ifu_mem_ctl.scala 694:59] + node _T_5668 = eq(perr_ic_index_ff, UInt<2>("h02")) @[ifu_mem_ctl.scala 694:102] + node _T_5669 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5670 = and(_T_5668, _T_5669) @[ifu_mem_ctl.scala 694:124] + node _T_5671 = or(_T_5667, _T_5670) @[ifu_mem_ctl.scala 694:81] + node _T_5672 = or(_T_5671, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5673 = bits(_T_5672, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5674 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5673 : @[Reg.scala 28:19] _T_5674 <= _T_5664 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][2] <= _T_5674 @[ifu_mem_ctl.scala 685:41] - node _T_5675 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5676 = eq(_T_5675, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5677 = and(ic_valid_ff, _T_5676) @[ifu_mem_ctl.scala 685:97] - node _T_5678 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5679 = and(_T_5677, _T_5678) @[ifu_mem_ctl.scala 685:122] - node _T_5680 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[ifu_mem_ctl.scala 686:37] - node _T_5681 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5682 = and(_T_5680, _T_5681) @[ifu_mem_ctl.scala 686:59] - node _T_5683 = eq(perr_ic_index_ff, UInt<2>("h03")) @[ifu_mem_ctl.scala 686:102] - node _T_5684 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5685 = and(_T_5683, _T_5684) @[ifu_mem_ctl.scala 686:124] - node _T_5686 = or(_T_5682, _T_5685) @[ifu_mem_ctl.scala 686:81] - node _T_5687 = or(_T_5686, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5688 = bits(_T_5687, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][2] <= _T_5674 @[ifu_mem_ctl.scala 693:41] + node _T_5675 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5676 = eq(_T_5675, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5677 = and(ic_valid_ff, _T_5676) @[ifu_mem_ctl.scala 693:97] + node _T_5678 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5679 = and(_T_5677, _T_5678) @[ifu_mem_ctl.scala 693:122] + node _T_5680 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[ifu_mem_ctl.scala 694:37] + node _T_5681 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5682 = and(_T_5680, _T_5681) @[ifu_mem_ctl.scala 694:59] + node _T_5683 = eq(perr_ic_index_ff, UInt<2>("h03")) @[ifu_mem_ctl.scala 694:102] + node _T_5684 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5685 = and(_T_5683, _T_5684) @[ifu_mem_ctl.scala 694:124] + node _T_5686 = or(_T_5682, _T_5685) @[ifu_mem_ctl.scala 694:81] + node _T_5687 = or(_T_5686, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5688 = bits(_T_5687, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5689 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5688 : @[Reg.scala 28:19] _T_5689 <= _T_5679 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][3] <= _T_5689 @[ifu_mem_ctl.scala 685:41] - node _T_5690 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5691 = eq(_T_5690, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5692 = and(ic_valid_ff, _T_5691) @[ifu_mem_ctl.scala 685:97] - node _T_5693 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5694 = and(_T_5692, _T_5693) @[ifu_mem_ctl.scala 685:122] - node _T_5695 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[ifu_mem_ctl.scala 686:37] - node _T_5696 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5697 = and(_T_5695, _T_5696) @[ifu_mem_ctl.scala 686:59] - node _T_5698 = eq(perr_ic_index_ff, UInt<3>("h04")) @[ifu_mem_ctl.scala 686:102] - node _T_5699 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5700 = and(_T_5698, _T_5699) @[ifu_mem_ctl.scala 686:124] - node _T_5701 = or(_T_5697, _T_5700) @[ifu_mem_ctl.scala 686:81] - node _T_5702 = or(_T_5701, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5703 = bits(_T_5702, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][3] <= _T_5689 @[ifu_mem_ctl.scala 693:41] + node _T_5690 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5691 = eq(_T_5690, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5692 = and(ic_valid_ff, _T_5691) @[ifu_mem_ctl.scala 693:97] + node _T_5693 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5694 = and(_T_5692, _T_5693) @[ifu_mem_ctl.scala 693:122] + node _T_5695 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[ifu_mem_ctl.scala 694:37] + node _T_5696 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5697 = and(_T_5695, _T_5696) @[ifu_mem_ctl.scala 694:59] + node _T_5698 = eq(perr_ic_index_ff, UInt<3>("h04")) @[ifu_mem_ctl.scala 694:102] + node _T_5699 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5700 = and(_T_5698, _T_5699) @[ifu_mem_ctl.scala 694:124] + node _T_5701 = or(_T_5697, _T_5700) @[ifu_mem_ctl.scala 694:81] + node _T_5702 = or(_T_5701, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5703 = bits(_T_5702, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5704 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5703 : @[Reg.scala 28:19] _T_5704 <= _T_5694 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][4] <= _T_5704 @[ifu_mem_ctl.scala 685:41] - node _T_5705 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5706 = eq(_T_5705, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5707 = and(ic_valid_ff, _T_5706) @[ifu_mem_ctl.scala 685:97] - node _T_5708 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5709 = and(_T_5707, _T_5708) @[ifu_mem_ctl.scala 685:122] - node _T_5710 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[ifu_mem_ctl.scala 686:37] - node _T_5711 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5712 = and(_T_5710, _T_5711) @[ifu_mem_ctl.scala 686:59] - node _T_5713 = eq(perr_ic_index_ff, UInt<3>("h05")) @[ifu_mem_ctl.scala 686:102] - node _T_5714 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5715 = and(_T_5713, _T_5714) @[ifu_mem_ctl.scala 686:124] - node _T_5716 = or(_T_5712, _T_5715) @[ifu_mem_ctl.scala 686:81] - node _T_5717 = or(_T_5716, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5718 = bits(_T_5717, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][4] <= _T_5704 @[ifu_mem_ctl.scala 693:41] + node _T_5705 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5706 = eq(_T_5705, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5707 = and(ic_valid_ff, _T_5706) @[ifu_mem_ctl.scala 693:97] + node _T_5708 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5709 = and(_T_5707, _T_5708) @[ifu_mem_ctl.scala 693:122] + node _T_5710 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[ifu_mem_ctl.scala 694:37] + node _T_5711 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5712 = and(_T_5710, _T_5711) @[ifu_mem_ctl.scala 694:59] + node _T_5713 = eq(perr_ic_index_ff, UInt<3>("h05")) @[ifu_mem_ctl.scala 694:102] + node _T_5714 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5715 = and(_T_5713, _T_5714) @[ifu_mem_ctl.scala 694:124] + node _T_5716 = or(_T_5712, _T_5715) @[ifu_mem_ctl.scala 694:81] + node _T_5717 = or(_T_5716, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5718 = bits(_T_5717, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5719 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5718 : @[Reg.scala 28:19] _T_5719 <= _T_5709 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][5] <= _T_5719 @[ifu_mem_ctl.scala 685:41] - node _T_5720 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5721 = eq(_T_5720, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5722 = and(ic_valid_ff, _T_5721) @[ifu_mem_ctl.scala 685:97] - node _T_5723 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5724 = and(_T_5722, _T_5723) @[ifu_mem_ctl.scala 685:122] - node _T_5725 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[ifu_mem_ctl.scala 686:37] - node _T_5726 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5727 = and(_T_5725, _T_5726) @[ifu_mem_ctl.scala 686:59] - node _T_5728 = eq(perr_ic_index_ff, UInt<3>("h06")) @[ifu_mem_ctl.scala 686:102] - node _T_5729 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5730 = and(_T_5728, _T_5729) @[ifu_mem_ctl.scala 686:124] - node _T_5731 = or(_T_5727, _T_5730) @[ifu_mem_ctl.scala 686:81] - node _T_5732 = or(_T_5731, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5733 = bits(_T_5732, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][5] <= _T_5719 @[ifu_mem_ctl.scala 693:41] + node _T_5720 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5721 = eq(_T_5720, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5722 = and(ic_valid_ff, _T_5721) @[ifu_mem_ctl.scala 693:97] + node _T_5723 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5724 = and(_T_5722, _T_5723) @[ifu_mem_ctl.scala 693:122] + node _T_5725 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[ifu_mem_ctl.scala 694:37] + node _T_5726 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5727 = and(_T_5725, _T_5726) @[ifu_mem_ctl.scala 694:59] + node _T_5728 = eq(perr_ic_index_ff, UInt<3>("h06")) @[ifu_mem_ctl.scala 694:102] + node _T_5729 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5730 = and(_T_5728, _T_5729) @[ifu_mem_ctl.scala 694:124] + node _T_5731 = or(_T_5727, _T_5730) @[ifu_mem_ctl.scala 694:81] + node _T_5732 = or(_T_5731, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5733 = bits(_T_5732, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5734 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5733 : @[Reg.scala 28:19] _T_5734 <= _T_5724 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][6] <= _T_5734 @[ifu_mem_ctl.scala 685:41] - node _T_5735 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5736 = eq(_T_5735, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5737 = and(ic_valid_ff, _T_5736) @[ifu_mem_ctl.scala 685:97] - node _T_5738 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5739 = and(_T_5737, _T_5738) @[ifu_mem_ctl.scala 685:122] - node _T_5740 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[ifu_mem_ctl.scala 686:37] - node _T_5741 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5742 = and(_T_5740, _T_5741) @[ifu_mem_ctl.scala 686:59] - node _T_5743 = eq(perr_ic_index_ff, UInt<3>("h07")) @[ifu_mem_ctl.scala 686:102] - node _T_5744 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5745 = and(_T_5743, _T_5744) @[ifu_mem_ctl.scala 686:124] - node _T_5746 = or(_T_5742, _T_5745) @[ifu_mem_ctl.scala 686:81] - node _T_5747 = or(_T_5746, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5748 = bits(_T_5747, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][6] <= _T_5734 @[ifu_mem_ctl.scala 693:41] + node _T_5735 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5736 = eq(_T_5735, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5737 = and(ic_valid_ff, _T_5736) @[ifu_mem_ctl.scala 693:97] + node _T_5738 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5739 = and(_T_5737, _T_5738) @[ifu_mem_ctl.scala 693:122] + node _T_5740 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[ifu_mem_ctl.scala 694:37] + node _T_5741 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5742 = and(_T_5740, _T_5741) @[ifu_mem_ctl.scala 694:59] + node _T_5743 = eq(perr_ic_index_ff, UInt<3>("h07")) @[ifu_mem_ctl.scala 694:102] + node _T_5744 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5745 = and(_T_5743, _T_5744) @[ifu_mem_ctl.scala 694:124] + node _T_5746 = or(_T_5742, _T_5745) @[ifu_mem_ctl.scala 694:81] + node _T_5747 = or(_T_5746, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5748 = bits(_T_5747, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5749 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5748 : @[Reg.scala 28:19] _T_5749 <= _T_5739 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][7] <= _T_5749 @[ifu_mem_ctl.scala 685:41] - node _T_5750 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5751 = eq(_T_5750, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5752 = and(ic_valid_ff, _T_5751) @[ifu_mem_ctl.scala 685:97] - node _T_5753 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5754 = and(_T_5752, _T_5753) @[ifu_mem_ctl.scala 685:122] - node _T_5755 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[ifu_mem_ctl.scala 686:37] - node _T_5756 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5757 = and(_T_5755, _T_5756) @[ifu_mem_ctl.scala 686:59] - node _T_5758 = eq(perr_ic_index_ff, UInt<4>("h08")) @[ifu_mem_ctl.scala 686:102] - node _T_5759 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5760 = and(_T_5758, _T_5759) @[ifu_mem_ctl.scala 686:124] - node _T_5761 = or(_T_5757, _T_5760) @[ifu_mem_ctl.scala 686:81] - node _T_5762 = or(_T_5761, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5763 = bits(_T_5762, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][7] <= _T_5749 @[ifu_mem_ctl.scala 693:41] + node _T_5750 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5751 = eq(_T_5750, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5752 = and(ic_valid_ff, _T_5751) @[ifu_mem_ctl.scala 693:97] + node _T_5753 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5754 = and(_T_5752, _T_5753) @[ifu_mem_ctl.scala 693:122] + node _T_5755 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[ifu_mem_ctl.scala 694:37] + node _T_5756 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5757 = and(_T_5755, _T_5756) @[ifu_mem_ctl.scala 694:59] + node _T_5758 = eq(perr_ic_index_ff, UInt<4>("h08")) @[ifu_mem_ctl.scala 694:102] + node _T_5759 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5760 = and(_T_5758, _T_5759) @[ifu_mem_ctl.scala 694:124] + node _T_5761 = or(_T_5757, _T_5760) @[ifu_mem_ctl.scala 694:81] + node _T_5762 = or(_T_5761, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5763 = bits(_T_5762, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5764 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5763 : @[Reg.scala 28:19] _T_5764 <= _T_5754 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][8] <= _T_5764 @[ifu_mem_ctl.scala 685:41] - node _T_5765 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5766 = eq(_T_5765, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5767 = and(ic_valid_ff, _T_5766) @[ifu_mem_ctl.scala 685:97] - node _T_5768 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5769 = and(_T_5767, _T_5768) @[ifu_mem_ctl.scala 685:122] - node _T_5770 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[ifu_mem_ctl.scala 686:37] - node _T_5771 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5772 = and(_T_5770, _T_5771) @[ifu_mem_ctl.scala 686:59] - node _T_5773 = eq(perr_ic_index_ff, UInt<4>("h09")) @[ifu_mem_ctl.scala 686:102] - node _T_5774 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5775 = and(_T_5773, _T_5774) @[ifu_mem_ctl.scala 686:124] - node _T_5776 = or(_T_5772, _T_5775) @[ifu_mem_ctl.scala 686:81] - node _T_5777 = or(_T_5776, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5778 = bits(_T_5777, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][8] <= _T_5764 @[ifu_mem_ctl.scala 693:41] + node _T_5765 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5766 = eq(_T_5765, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5767 = and(ic_valid_ff, _T_5766) @[ifu_mem_ctl.scala 693:97] + node _T_5768 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5769 = and(_T_5767, _T_5768) @[ifu_mem_ctl.scala 693:122] + node _T_5770 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[ifu_mem_ctl.scala 694:37] + node _T_5771 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5772 = and(_T_5770, _T_5771) @[ifu_mem_ctl.scala 694:59] + node _T_5773 = eq(perr_ic_index_ff, UInt<4>("h09")) @[ifu_mem_ctl.scala 694:102] + node _T_5774 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5775 = and(_T_5773, _T_5774) @[ifu_mem_ctl.scala 694:124] + node _T_5776 = or(_T_5772, _T_5775) @[ifu_mem_ctl.scala 694:81] + node _T_5777 = or(_T_5776, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5778 = bits(_T_5777, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5779 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5778 : @[Reg.scala 28:19] _T_5779 <= _T_5769 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][9] <= _T_5779 @[ifu_mem_ctl.scala 685:41] - node _T_5780 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5781 = eq(_T_5780, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5782 = and(ic_valid_ff, _T_5781) @[ifu_mem_ctl.scala 685:97] - node _T_5783 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5784 = and(_T_5782, _T_5783) @[ifu_mem_ctl.scala 685:122] - node _T_5785 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[ifu_mem_ctl.scala 686:37] - node _T_5786 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5787 = and(_T_5785, _T_5786) @[ifu_mem_ctl.scala 686:59] - node _T_5788 = eq(perr_ic_index_ff, UInt<4>("h0a")) @[ifu_mem_ctl.scala 686:102] - node _T_5789 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5790 = and(_T_5788, _T_5789) @[ifu_mem_ctl.scala 686:124] - node _T_5791 = or(_T_5787, _T_5790) @[ifu_mem_ctl.scala 686:81] - node _T_5792 = or(_T_5791, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5793 = bits(_T_5792, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][9] <= _T_5779 @[ifu_mem_ctl.scala 693:41] + node _T_5780 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5781 = eq(_T_5780, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5782 = and(ic_valid_ff, _T_5781) @[ifu_mem_ctl.scala 693:97] + node _T_5783 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5784 = and(_T_5782, _T_5783) @[ifu_mem_ctl.scala 693:122] + node _T_5785 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[ifu_mem_ctl.scala 694:37] + node _T_5786 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5787 = and(_T_5785, _T_5786) @[ifu_mem_ctl.scala 694:59] + node _T_5788 = eq(perr_ic_index_ff, UInt<4>("h0a")) @[ifu_mem_ctl.scala 694:102] + node _T_5789 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5790 = and(_T_5788, _T_5789) @[ifu_mem_ctl.scala 694:124] + node _T_5791 = or(_T_5787, _T_5790) @[ifu_mem_ctl.scala 694:81] + node _T_5792 = or(_T_5791, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5793 = bits(_T_5792, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5794 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5793 : @[Reg.scala 28:19] _T_5794 <= _T_5784 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][10] <= _T_5794 @[ifu_mem_ctl.scala 685:41] - node _T_5795 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5796 = eq(_T_5795, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5797 = and(ic_valid_ff, _T_5796) @[ifu_mem_ctl.scala 685:97] - node _T_5798 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5799 = and(_T_5797, _T_5798) @[ifu_mem_ctl.scala 685:122] - node _T_5800 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[ifu_mem_ctl.scala 686:37] - node _T_5801 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5802 = and(_T_5800, _T_5801) @[ifu_mem_ctl.scala 686:59] - node _T_5803 = eq(perr_ic_index_ff, UInt<4>("h0b")) @[ifu_mem_ctl.scala 686:102] - node _T_5804 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5805 = and(_T_5803, _T_5804) @[ifu_mem_ctl.scala 686:124] - node _T_5806 = or(_T_5802, _T_5805) @[ifu_mem_ctl.scala 686:81] - node _T_5807 = or(_T_5806, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5808 = bits(_T_5807, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][10] <= _T_5794 @[ifu_mem_ctl.scala 693:41] + node _T_5795 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5796 = eq(_T_5795, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5797 = and(ic_valid_ff, _T_5796) @[ifu_mem_ctl.scala 693:97] + node _T_5798 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5799 = and(_T_5797, _T_5798) @[ifu_mem_ctl.scala 693:122] + node _T_5800 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[ifu_mem_ctl.scala 694:37] + node _T_5801 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5802 = and(_T_5800, _T_5801) @[ifu_mem_ctl.scala 694:59] + node _T_5803 = eq(perr_ic_index_ff, UInt<4>("h0b")) @[ifu_mem_ctl.scala 694:102] + node _T_5804 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5805 = and(_T_5803, _T_5804) @[ifu_mem_ctl.scala 694:124] + node _T_5806 = or(_T_5802, _T_5805) @[ifu_mem_ctl.scala 694:81] + node _T_5807 = or(_T_5806, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5808 = bits(_T_5807, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5809 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5808 : @[Reg.scala 28:19] _T_5809 <= _T_5799 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][11] <= _T_5809 @[ifu_mem_ctl.scala 685:41] - node _T_5810 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5811 = eq(_T_5810, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5812 = and(ic_valid_ff, _T_5811) @[ifu_mem_ctl.scala 685:97] - node _T_5813 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5814 = and(_T_5812, _T_5813) @[ifu_mem_ctl.scala 685:122] - node _T_5815 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[ifu_mem_ctl.scala 686:37] - node _T_5816 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5817 = and(_T_5815, _T_5816) @[ifu_mem_ctl.scala 686:59] - node _T_5818 = eq(perr_ic_index_ff, UInt<4>("h0c")) @[ifu_mem_ctl.scala 686:102] - node _T_5819 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5820 = and(_T_5818, _T_5819) @[ifu_mem_ctl.scala 686:124] - node _T_5821 = or(_T_5817, _T_5820) @[ifu_mem_ctl.scala 686:81] - node _T_5822 = or(_T_5821, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5823 = bits(_T_5822, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][11] <= _T_5809 @[ifu_mem_ctl.scala 693:41] + node _T_5810 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5811 = eq(_T_5810, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5812 = and(ic_valid_ff, _T_5811) @[ifu_mem_ctl.scala 693:97] + node _T_5813 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5814 = and(_T_5812, _T_5813) @[ifu_mem_ctl.scala 693:122] + node _T_5815 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[ifu_mem_ctl.scala 694:37] + node _T_5816 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5817 = and(_T_5815, _T_5816) @[ifu_mem_ctl.scala 694:59] + node _T_5818 = eq(perr_ic_index_ff, UInt<4>("h0c")) @[ifu_mem_ctl.scala 694:102] + node _T_5819 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5820 = and(_T_5818, _T_5819) @[ifu_mem_ctl.scala 694:124] + node _T_5821 = or(_T_5817, _T_5820) @[ifu_mem_ctl.scala 694:81] + node _T_5822 = or(_T_5821, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5823 = bits(_T_5822, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5824 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5823 : @[Reg.scala 28:19] _T_5824 <= _T_5814 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][12] <= _T_5824 @[ifu_mem_ctl.scala 685:41] - node _T_5825 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5826 = eq(_T_5825, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5827 = and(ic_valid_ff, _T_5826) @[ifu_mem_ctl.scala 685:97] - node _T_5828 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5829 = and(_T_5827, _T_5828) @[ifu_mem_ctl.scala 685:122] - node _T_5830 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[ifu_mem_ctl.scala 686:37] - node _T_5831 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5832 = and(_T_5830, _T_5831) @[ifu_mem_ctl.scala 686:59] - node _T_5833 = eq(perr_ic_index_ff, UInt<4>("h0d")) @[ifu_mem_ctl.scala 686:102] - node _T_5834 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5835 = and(_T_5833, _T_5834) @[ifu_mem_ctl.scala 686:124] - node _T_5836 = or(_T_5832, _T_5835) @[ifu_mem_ctl.scala 686:81] - node _T_5837 = or(_T_5836, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5838 = bits(_T_5837, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][12] <= _T_5824 @[ifu_mem_ctl.scala 693:41] + node _T_5825 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5826 = eq(_T_5825, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5827 = and(ic_valid_ff, _T_5826) @[ifu_mem_ctl.scala 693:97] + node _T_5828 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5829 = and(_T_5827, _T_5828) @[ifu_mem_ctl.scala 693:122] + node _T_5830 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[ifu_mem_ctl.scala 694:37] + node _T_5831 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5832 = and(_T_5830, _T_5831) @[ifu_mem_ctl.scala 694:59] + node _T_5833 = eq(perr_ic_index_ff, UInt<4>("h0d")) @[ifu_mem_ctl.scala 694:102] + node _T_5834 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5835 = and(_T_5833, _T_5834) @[ifu_mem_ctl.scala 694:124] + node _T_5836 = or(_T_5832, _T_5835) @[ifu_mem_ctl.scala 694:81] + node _T_5837 = or(_T_5836, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5838 = bits(_T_5837, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5839 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5838 : @[Reg.scala 28:19] _T_5839 <= _T_5829 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][13] <= _T_5839 @[ifu_mem_ctl.scala 685:41] - node _T_5840 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5841 = eq(_T_5840, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5842 = and(ic_valid_ff, _T_5841) @[ifu_mem_ctl.scala 685:97] - node _T_5843 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5844 = and(_T_5842, _T_5843) @[ifu_mem_ctl.scala 685:122] - node _T_5845 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[ifu_mem_ctl.scala 686:37] - node _T_5846 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5847 = and(_T_5845, _T_5846) @[ifu_mem_ctl.scala 686:59] - node _T_5848 = eq(perr_ic_index_ff, UInt<4>("h0e")) @[ifu_mem_ctl.scala 686:102] - node _T_5849 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5850 = and(_T_5848, _T_5849) @[ifu_mem_ctl.scala 686:124] - node _T_5851 = or(_T_5847, _T_5850) @[ifu_mem_ctl.scala 686:81] - node _T_5852 = or(_T_5851, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5853 = bits(_T_5852, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][13] <= _T_5839 @[ifu_mem_ctl.scala 693:41] + node _T_5840 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5841 = eq(_T_5840, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5842 = and(ic_valid_ff, _T_5841) @[ifu_mem_ctl.scala 693:97] + node _T_5843 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5844 = and(_T_5842, _T_5843) @[ifu_mem_ctl.scala 693:122] + node _T_5845 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[ifu_mem_ctl.scala 694:37] + node _T_5846 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5847 = and(_T_5845, _T_5846) @[ifu_mem_ctl.scala 694:59] + node _T_5848 = eq(perr_ic_index_ff, UInt<4>("h0e")) @[ifu_mem_ctl.scala 694:102] + node _T_5849 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5850 = and(_T_5848, _T_5849) @[ifu_mem_ctl.scala 694:124] + node _T_5851 = or(_T_5847, _T_5850) @[ifu_mem_ctl.scala 694:81] + node _T_5852 = or(_T_5851, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5853 = bits(_T_5852, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5854 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5853 : @[Reg.scala 28:19] _T_5854 <= _T_5844 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][14] <= _T_5854 @[ifu_mem_ctl.scala 685:41] - node _T_5855 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5856 = eq(_T_5855, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5857 = and(ic_valid_ff, _T_5856) @[ifu_mem_ctl.scala 685:97] - node _T_5858 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5859 = and(_T_5857, _T_5858) @[ifu_mem_ctl.scala 685:122] - node _T_5860 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[ifu_mem_ctl.scala 686:37] - node _T_5861 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5862 = and(_T_5860, _T_5861) @[ifu_mem_ctl.scala 686:59] - node _T_5863 = eq(perr_ic_index_ff, UInt<4>("h0f")) @[ifu_mem_ctl.scala 686:102] - node _T_5864 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5865 = and(_T_5863, _T_5864) @[ifu_mem_ctl.scala 686:124] - node _T_5866 = or(_T_5862, _T_5865) @[ifu_mem_ctl.scala 686:81] - node _T_5867 = or(_T_5866, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5868 = bits(_T_5867, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][14] <= _T_5854 @[ifu_mem_ctl.scala 693:41] + node _T_5855 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5856 = eq(_T_5855, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5857 = and(ic_valid_ff, _T_5856) @[ifu_mem_ctl.scala 693:97] + node _T_5858 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5859 = and(_T_5857, _T_5858) @[ifu_mem_ctl.scala 693:122] + node _T_5860 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[ifu_mem_ctl.scala 694:37] + node _T_5861 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5862 = and(_T_5860, _T_5861) @[ifu_mem_ctl.scala 694:59] + node _T_5863 = eq(perr_ic_index_ff, UInt<4>("h0f")) @[ifu_mem_ctl.scala 694:102] + node _T_5864 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5865 = and(_T_5863, _T_5864) @[ifu_mem_ctl.scala 694:124] + node _T_5866 = or(_T_5862, _T_5865) @[ifu_mem_ctl.scala 694:81] + node _T_5867 = or(_T_5866, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5868 = bits(_T_5867, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5869 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5868 : @[Reg.scala 28:19] _T_5869 <= _T_5859 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][15] <= _T_5869 @[ifu_mem_ctl.scala 685:41] - node _T_5870 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5871 = eq(_T_5870, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5872 = and(ic_valid_ff, _T_5871) @[ifu_mem_ctl.scala 685:97] - node _T_5873 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5874 = and(_T_5872, _T_5873) @[ifu_mem_ctl.scala 685:122] - node _T_5875 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[ifu_mem_ctl.scala 686:37] - node _T_5876 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5877 = and(_T_5875, _T_5876) @[ifu_mem_ctl.scala 686:59] - node _T_5878 = eq(perr_ic_index_ff, UInt<5>("h010")) @[ifu_mem_ctl.scala 686:102] - node _T_5879 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5880 = and(_T_5878, _T_5879) @[ifu_mem_ctl.scala 686:124] - node _T_5881 = or(_T_5877, _T_5880) @[ifu_mem_ctl.scala 686:81] - node _T_5882 = or(_T_5881, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5883 = bits(_T_5882, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][15] <= _T_5869 @[ifu_mem_ctl.scala 693:41] + node _T_5870 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5871 = eq(_T_5870, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5872 = and(ic_valid_ff, _T_5871) @[ifu_mem_ctl.scala 693:97] + node _T_5873 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5874 = and(_T_5872, _T_5873) @[ifu_mem_ctl.scala 693:122] + node _T_5875 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[ifu_mem_ctl.scala 694:37] + node _T_5876 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5877 = and(_T_5875, _T_5876) @[ifu_mem_ctl.scala 694:59] + node _T_5878 = eq(perr_ic_index_ff, UInt<5>("h010")) @[ifu_mem_ctl.scala 694:102] + node _T_5879 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5880 = and(_T_5878, _T_5879) @[ifu_mem_ctl.scala 694:124] + node _T_5881 = or(_T_5877, _T_5880) @[ifu_mem_ctl.scala 694:81] + node _T_5882 = or(_T_5881, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5883 = bits(_T_5882, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5884 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5883 : @[Reg.scala 28:19] _T_5884 <= _T_5874 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][16] <= _T_5884 @[ifu_mem_ctl.scala 685:41] - node _T_5885 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5886 = eq(_T_5885, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5887 = and(ic_valid_ff, _T_5886) @[ifu_mem_ctl.scala 685:97] - node _T_5888 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5889 = and(_T_5887, _T_5888) @[ifu_mem_ctl.scala 685:122] - node _T_5890 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[ifu_mem_ctl.scala 686:37] - node _T_5891 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5892 = and(_T_5890, _T_5891) @[ifu_mem_ctl.scala 686:59] - node _T_5893 = eq(perr_ic_index_ff, UInt<5>("h011")) @[ifu_mem_ctl.scala 686:102] - node _T_5894 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5895 = and(_T_5893, _T_5894) @[ifu_mem_ctl.scala 686:124] - node _T_5896 = or(_T_5892, _T_5895) @[ifu_mem_ctl.scala 686:81] - node _T_5897 = or(_T_5896, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5898 = bits(_T_5897, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][16] <= _T_5884 @[ifu_mem_ctl.scala 693:41] + node _T_5885 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5886 = eq(_T_5885, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5887 = and(ic_valid_ff, _T_5886) @[ifu_mem_ctl.scala 693:97] + node _T_5888 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5889 = and(_T_5887, _T_5888) @[ifu_mem_ctl.scala 693:122] + node _T_5890 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[ifu_mem_ctl.scala 694:37] + node _T_5891 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5892 = and(_T_5890, _T_5891) @[ifu_mem_ctl.scala 694:59] + node _T_5893 = eq(perr_ic_index_ff, UInt<5>("h011")) @[ifu_mem_ctl.scala 694:102] + node _T_5894 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5895 = and(_T_5893, _T_5894) @[ifu_mem_ctl.scala 694:124] + node _T_5896 = or(_T_5892, _T_5895) @[ifu_mem_ctl.scala 694:81] + node _T_5897 = or(_T_5896, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5898 = bits(_T_5897, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5899 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5898 : @[Reg.scala 28:19] _T_5899 <= _T_5889 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][17] <= _T_5899 @[ifu_mem_ctl.scala 685:41] - node _T_5900 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5901 = eq(_T_5900, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5902 = and(ic_valid_ff, _T_5901) @[ifu_mem_ctl.scala 685:97] - node _T_5903 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5904 = and(_T_5902, _T_5903) @[ifu_mem_ctl.scala 685:122] - node _T_5905 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[ifu_mem_ctl.scala 686:37] - node _T_5906 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5907 = and(_T_5905, _T_5906) @[ifu_mem_ctl.scala 686:59] - node _T_5908 = eq(perr_ic_index_ff, UInt<5>("h012")) @[ifu_mem_ctl.scala 686:102] - node _T_5909 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5910 = and(_T_5908, _T_5909) @[ifu_mem_ctl.scala 686:124] - node _T_5911 = or(_T_5907, _T_5910) @[ifu_mem_ctl.scala 686:81] - node _T_5912 = or(_T_5911, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5913 = bits(_T_5912, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][17] <= _T_5899 @[ifu_mem_ctl.scala 693:41] + node _T_5900 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5901 = eq(_T_5900, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5902 = and(ic_valid_ff, _T_5901) @[ifu_mem_ctl.scala 693:97] + node _T_5903 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5904 = and(_T_5902, _T_5903) @[ifu_mem_ctl.scala 693:122] + node _T_5905 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[ifu_mem_ctl.scala 694:37] + node _T_5906 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5907 = and(_T_5905, _T_5906) @[ifu_mem_ctl.scala 694:59] + node _T_5908 = eq(perr_ic_index_ff, UInt<5>("h012")) @[ifu_mem_ctl.scala 694:102] + node _T_5909 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5910 = and(_T_5908, _T_5909) @[ifu_mem_ctl.scala 694:124] + node _T_5911 = or(_T_5907, _T_5910) @[ifu_mem_ctl.scala 694:81] + node _T_5912 = or(_T_5911, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5913 = bits(_T_5912, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5914 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5913 : @[Reg.scala 28:19] _T_5914 <= _T_5904 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][18] <= _T_5914 @[ifu_mem_ctl.scala 685:41] - node _T_5915 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5916 = eq(_T_5915, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5917 = and(ic_valid_ff, _T_5916) @[ifu_mem_ctl.scala 685:97] - node _T_5918 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5919 = and(_T_5917, _T_5918) @[ifu_mem_ctl.scala 685:122] - node _T_5920 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[ifu_mem_ctl.scala 686:37] - node _T_5921 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5922 = and(_T_5920, _T_5921) @[ifu_mem_ctl.scala 686:59] - node _T_5923 = eq(perr_ic_index_ff, UInt<5>("h013")) @[ifu_mem_ctl.scala 686:102] - node _T_5924 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5925 = and(_T_5923, _T_5924) @[ifu_mem_ctl.scala 686:124] - node _T_5926 = or(_T_5922, _T_5925) @[ifu_mem_ctl.scala 686:81] - node _T_5927 = or(_T_5926, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5928 = bits(_T_5927, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][18] <= _T_5914 @[ifu_mem_ctl.scala 693:41] + node _T_5915 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5916 = eq(_T_5915, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5917 = and(ic_valid_ff, _T_5916) @[ifu_mem_ctl.scala 693:97] + node _T_5918 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5919 = and(_T_5917, _T_5918) @[ifu_mem_ctl.scala 693:122] + node _T_5920 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[ifu_mem_ctl.scala 694:37] + node _T_5921 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5922 = and(_T_5920, _T_5921) @[ifu_mem_ctl.scala 694:59] + node _T_5923 = eq(perr_ic_index_ff, UInt<5>("h013")) @[ifu_mem_ctl.scala 694:102] + node _T_5924 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5925 = and(_T_5923, _T_5924) @[ifu_mem_ctl.scala 694:124] + node _T_5926 = or(_T_5922, _T_5925) @[ifu_mem_ctl.scala 694:81] + node _T_5927 = or(_T_5926, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5928 = bits(_T_5927, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5929 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5928 : @[Reg.scala 28:19] _T_5929 <= _T_5919 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][19] <= _T_5929 @[ifu_mem_ctl.scala 685:41] - node _T_5930 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5931 = eq(_T_5930, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5932 = and(ic_valid_ff, _T_5931) @[ifu_mem_ctl.scala 685:97] - node _T_5933 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5934 = and(_T_5932, _T_5933) @[ifu_mem_ctl.scala 685:122] - node _T_5935 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[ifu_mem_ctl.scala 686:37] - node _T_5936 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5937 = and(_T_5935, _T_5936) @[ifu_mem_ctl.scala 686:59] - node _T_5938 = eq(perr_ic_index_ff, UInt<5>("h014")) @[ifu_mem_ctl.scala 686:102] - node _T_5939 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5940 = and(_T_5938, _T_5939) @[ifu_mem_ctl.scala 686:124] - node _T_5941 = or(_T_5937, _T_5940) @[ifu_mem_ctl.scala 686:81] - node _T_5942 = or(_T_5941, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5943 = bits(_T_5942, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][19] <= _T_5929 @[ifu_mem_ctl.scala 693:41] + node _T_5930 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5931 = eq(_T_5930, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5932 = and(ic_valid_ff, _T_5931) @[ifu_mem_ctl.scala 693:97] + node _T_5933 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5934 = and(_T_5932, _T_5933) @[ifu_mem_ctl.scala 693:122] + node _T_5935 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[ifu_mem_ctl.scala 694:37] + node _T_5936 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5937 = and(_T_5935, _T_5936) @[ifu_mem_ctl.scala 694:59] + node _T_5938 = eq(perr_ic_index_ff, UInt<5>("h014")) @[ifu_mem_ctl.scala 694:102] + node _T_5939 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5940 = and(_T_5938, _T_5939) @[ifu_mem_ctl.scala 694:124] + node _T_5941 = or(_T_5937, _T_5940) @[ifu_mem_ctl.scala 694:81] + node _T_5942 = or(_T_5941, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5943 = bits(_T_5942, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5944 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5943 : @[Reg.scala 28:19] _T_5944 <= _T_5934 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][20] <= _T_5944 @[ifu_mem_ctl.scala 685:41] - node _T_5945 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5946 = eq(_T_5945, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5947 = and(ic_valid_ff, _T_5946) @[ifu_mem_ctl.scala 685:97] - node _T_5948 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5949 = and(_T_5947, _T_5948) @[ifu_mem_ctl.scala 685:122] - node _T_5950 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[ifu_mem_ctl.scala 686:37] - node _T_5951 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5952 = and(_T_5950, _T_5951) @[ifu_mem_ctl.scala 686:59] - node _T_5953 = eq(perr_ic_index_ff, UInt<5>("h015")) @[ifu_mem_ctl.scala 686:102] - node _T_5954 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5955 = and(_T_5953, _T_5954) @[ifu_mem_ctl.scala 686:124] - node _T_5956 = or(_T_5952, _T_5955) @[ifu_mem_ctl.scala 686:81] - node _T_5957 = or(_T_5956, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5958 = bits(_T_5957, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][20] <= _T_5944 @[ifu_mem_ctl.scala 693:41] + node _T_5945 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5946 = eq(_T_5945, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5947 = and(ic_valid_ff, _T_5946) @[ifu_mem_ctl.scala 693:97] + node _T_5948 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5949 = and(_T_5947, _T_5948) @[ifu_mem_ctl.scala 693:122] + node _T_5950 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[ifu_mem_ctl.scala 694:37] + node _T_5951 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5952 = and(_T_5950, _T_5951) @[ifu_mem_ctl.scala 694:59] + node _T_5953 = eq(perr_ic_index_ff, UInt<5>("h015")) @[ifu_mem_ctl.scala 694:102] + node _T_5954 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5955 = and(_T_5953, _T_5954) @[ifu_mem_ctl.scala 694:124] + node _T_5956 = or(_T_5952, _T_5955) @[ifu_mem_ctl.scala 694:81] + node _T_5957 = or(_T_5956, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5958 = bits(_T_5957, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5959 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5958 : @[Reg.scala 28:19] _T_5959 <= _T_5949 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][21] <= _T_5959 @[ifu_mem_ctl.scala 685:41] - node _T_5960 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5961 = eq(_T_5960, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5962 = and(ic_valid_ff, _T_5961) @[ifu_mem_ctl.scala 685:97] - node _T_5963 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5964 = and(_T_5962, _T_5963) @[ifu_mem_ctl.scala 685:122] - node _T_5965 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[ifu_mem_ctl.scala 686:37] - node _T_5966 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5967 = and(_T_5965, _T_5966) @[ifu_mem_ctl.scala 686:59] - node _T_5968 = eq(perr_ic_index_ff, UInt<5>("h016")) @[ifu_mem_ctl.scala 686:102] - node _T_5969 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5970 = and(_T_5968, _T_5969) @[ifu_mem_ctl.scala 686:124] - node _T_5971 = or(_T_5967, _T_5970) @[ifu_mem_ctl.scala 686:81] - node _T_5972 = or(_T_5971, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5973 = bits(_T_5972, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][21] <= _T_5959 @[ifu_mem_ctl.scala 693:41] + node _T_5960 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5961 = eq(_T_5960, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5962 = and(ic_valid_ff, _T_5961) @[ifu_mem_ctl.scala 693:97] + node _T_5963 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5964 = and(_T_5962, _T_5963) @[ifu_mem_ctl.scala 693:122] + node _T_5965 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[ifu_mem_ctl.scala 694:37] + node _T_5966 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5967 = and(_T_5965, _T_5966) @[ifu_mem_ctl.scala 694:59] + node _T_5968 = eq(perr_ic_index_ff, UInt<5>("h016")) @[ifu_mem_ctl.scala 694:102] + node _T_5969 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5970 = and(_T_5968, _T_5969) @[ifu_mem_ctl.scala 694:124] + node _T_5971 = or(_T_5967, _T_5970) @[ifu_mem_ctl.scala 694:81] + node _T_5972 = or(_T_5971, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5973 = bits(_T_5972, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5974 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5973 : @[Reg.scala 28:19] _T_5974 <= _T_5964 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][22] <= _T_5974 @[ifu_mem_ctl.scala 685:41] - node _T_5975 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5976 = eq(_T_5975, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5977 = and(ic_valid_ff, _T_5976) @[ifu_mem_ctl.scala 685:97] - node _T_5978 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5979 = and(_T_5977, _T_5978) @[ifu_mem_ctl.scala 685:122] - node _T_5980 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[ifu_mem_ctl.scala 686:37] - node _T_5981 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5982 = and(_T_5980, _T_5981) @[ifu_mem_ctl.scala 686:59] - node _T_5983 = eq(perr_ic_index_ff, UInt<5>("h017")) @[ifu_mem_ctl.scala 686:102] - node _T_5984 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_5985 = and(_T_5983, _T_5984) @[ifu_mem_ctl.scala 686:124] - node _T_5986 = or(_T_5982, _T_5985) @[ifu_mem_ctl.scala 686:81] - node _T_5987 = or(_T_5986, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_5988 = bits(_T_5987, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][22] <= _T_5974 @[ifu_mem_ctl.scala 693:41] + node _T_5975 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5976 = eq(_T_5975, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5977 = and(ic_valid_ff, _T_5976) @[ifu_mem_ctl.scala 693:97] + node _T_5978 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5979 = and(_T_5977, _T_5978) @[ifu_mem_ctl.scala 693:122] + node _T_5980 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[ifu_mem_ctl.scala 694:37] + node _T_5981 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5982 = and(_T_5980, _T_5981) @[ifu_mem_ctl.scala 694:59] + node _T_5983 = eq(perr_ic_index_ff, UInt<5>("h017")) @[ifu_mem_ctl.scala 694:102] + node _T_5984 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_5985 = and(_T_5983, _T_5984) @[ifu_mem_ctl.scala 694:124] + node _T_5986 = or(_T_5982, _T_5985) @[ifu_mem_ctl.scala 694:81] + node _T_5987 = or(_T_5986, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_5988 = bits(_T_5987, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_5989 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_5988 : @[Reg.scala 28:19] _T_5989 <= _T_5979 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][23] <= _T_5989 @[ifu_mem_ctl.scala 685:41] - node _T_5990 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_5991 = eq(_T_5990, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_5992 = and(ic_valid_ff, _T_5991) @[ifu_mem_ctl.scala 685:97] - node _T_5993 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_5994 = and(_T_5992, _T_5993) @[ifu_mem_ctl.scala 685:122] - node _T_5995 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[ifu_mem_ctl.scala 686:37] - node _T_5996 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_5997 = and(_T_5995, _T_5996) @[ifu_mem_ctl.scala 686:59] - node _T_5998 = eq(perr_ic_index_ff, UInt<5>("h018")) @[ifu_mem_ctl.scala 686:102] - node _T_5999 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6000 = and(_T_5998, _T_5999) @[ifu_mem_ctl.scala 686:124] - node _T_6001 = or(_T_5997, _T_6000) @[ifu_mem_ctl.scala 686:81] - node _T_6002 = or(_T_6001, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6003 = bits(_T_6002, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][23] <= _T_5989 @[ifu_mem_ctl.scala 693:41] + node _T_5990 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_5991 = eq(_T_5990, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_5992 = and(ic_valid_ff, _T_5991) @[ifu_mem_ctl.scala 693:97] + node _T_5993 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_5994 = and(_T_5992, _T_5993) @[ifu_mem_ctl.scala 693:122] + node _T_5995 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[ifu_mem_ctl.scala 694:37] + node _T_5996 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_5997 = and(_T_5995, _T_5996) @[ifu_mem_ctl.scala 694:59] + node _T_5998 = eq(perr_ic_index_ff, UInt<5>("h018")) @[ifu_mem_ctl.scala 694:102] + node _T_5999 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6000 = and(_T_5998, _T_5999) @[ifu_mem_ctl.scala 694:124] + node _T_6001 = or(_T_5997, _T_6000) @[ifu_mem_ctl.scala 694:81] + node _T_6002 = or(_T_6001, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6003 = bits(_T_6002, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6004 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6003 : @[Reg.scala 28:19] _T_6004 <= _T_5994 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][24] <= _T_6004 @[ifu_mem_ctl.scala 685:41] - node _T_6005 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6006 = eq(_T_6005, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6007 = and(ic_valid_ff, _T_6006) @[ifu_mem_ctl.scala 685:97] - node _T_6008 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6009 = and(_T_6007, _T_6008) @[ifu_mem_ctl.scala 685:122] - node _T_6010 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[ifu_mem_ctl.scala 686:37] - node _T_6011 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6012 = and(_T_6010, _T_6011) @[ifu_mem_ctl.scala 686:59] - node _T_6013 = eq(perr_ic_index_ff, UInt<5>("h019")) @[ifu_mem_ctl.scala 686:102] - node _T_6014 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6015 = and(_T_6013, _T_6014) @[ifu_mem_ctl.scala 686:124] - node _T_6016 = or(_T_6012, _T_6015) @[ifu_mem_ctl.scala 686:81] - node _T_6017 = or(_T_6016, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6018 = bits(_T_6017, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][24] <= _T_6004 @[ifu_mem_ctl.scala 693:41] + node _T_6005 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6006 = eq(_T_6005, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6007 = and(ic_valid_ff, _T_6006) @[ifu_mem_ctl.scala 693:97] + node _T_6008 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6009 = and(_T_6007, _T_6008) @[ifu_mem_ctl.scala 693:122] + node _T_6010 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[ifu_mem_ctl.scala 694:37] + node _T_6011 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6012 = and(_T_6010, _T_6011) @[ifu_mem_ctl.scala 694:59] + node _T_6013 = eq(perr_ic_index_ff, UInt<5>("h019")) @[ifu_mem_ctl.scala 694:102] + node _T_6014 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6015 = and(_T_6013, _T_6014) @[ifu_mem_ctl.scala 694:124] + node _T_6016 = or(_T_6012, _T_6015) @[ifu_mem_ctl.scala 694:81] + node _T_6017 = or(_T_6016, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6018 = bits(_T_6017, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6019 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6018 : @[Reg.scala 28:19] _T_6019 <= _T_6009 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][25] <= _T_6019 @[ifu_mem_ctl.scala 685:41] - node _T_6020 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6021 = eq(_T_6020, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6022 = and(ic_valid_ff, _T_6021) @[ifu_mem_ctl.scala 685:97] - node _T_6023 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6024 = and(_T_6022, _T_6023) @[ifu_mem_ctl.scala 685:122] - node _T_6025 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[ifu_mem_ctl.scala 686:37] - node _T_6026 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6027 = and(_T_6025, _T_6026) @[ifu_mem_ctl.scala 686:59] - node _T_6028 = eq(perr_ic_index_ff, UInt<5>("h01a")) @[ifu_mem_ctl.scala 686:102] - node _T_6029 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6030 = and(_T_6028, _T_6029) @[ifu_mem_ctl.scala 686:124] - node _T_6031 = or(_T_6027, _T_6030) @[ifu_mem_ctl.scala 686:81] - node _T_6032 = or(_T_6031, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6033 = bits(_T_6032, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][25] <= _T_6019 @[ifu_mem_ctl.scala 693:41] + node _T_6020 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6021 = eq(_T_6020, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6022 = and(ic_valid_ff, _T_6021) @[ifu_mem_ctl.scala 693:97] + node _T_6023 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6024 = and(_T_6022, _T_6023) @[ifu_mem_ctl.scala 693:122] + node _T_6025 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[ifu_mem_ctl.scala 694:37] + node _T_6026 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6027 = and(_T_6025, _T_6026) @[ifu_mem_ctl.scala 694:59] + node _T_6028 = eq(perr_ic_index_ff, UInt<5>("h01a")) @[ifu_mem_ctl.scala 694:102] + node _T_6029 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6030 = and(_T_6028, _T_6029) @[ifu_mem_ctl.scala 694:124] + node _T_6031 = or(_T_6027, _T_6030) @[ifu_mem_ctl.scala 694:81] + node _T_6032 = or(_T_6031, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6033 = bits(_T_6032, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6034 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6033 : @[Reg.scala 28:19] _T_6034 <= _T_6024 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][26] <= _T_6034 @[ifu_mem_ctl.scala 685:41] - node _T_6035 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6036 = eq(_T_6035, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6037 = and(ic_valid_ff, _T_6036) @[ifu_mem_ctl.scala 685:97] - node _T_6038 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6039 = and(_T_6037, _T_6038) @[ifu_mem_ctl.scala 685:122] - node _T_6040 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[ifu_mem_ctl.scala 686:37] - node _T_6041 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6042 = and(_T_6040, _T_6041) @[ifu_mem_ctl.scala 686:59] - node _T_6043 = eq(perr_ic_index_ff, UInt<5>("h01b")) @[ifu_mem_ctl.scala 686:102] - node _T_6044 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6045 = and(_T_6043, _T_6044) @[ifu_mem_ctl.scala 686:124] - node _T_6046 = or(_T_6042, _T_6045) @[ifu_mem_ctl.scala 686:81] - node _T_6047 = or(_T_6046, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6048 = bits(_T_6047, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][26] <= _T_6034 @[ifu_mem_ctl.scala 693:41] + node _T_6035 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6036 = eq(_T_6035, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6037 = and(ic_valid_ff, _T_6036) @[ifu_mem_ctl.scala 693:97] + node _T_6038 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6039 = and(_T_6037, _T_6038) @[ifu_mem_ctl.scala 693:122] + node _T_6040 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[ifu_mem_ctl.scala 694:37] + node _T_6041 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6042 = and(_T_6040, _T_6041) @[ifu_mem_ctl.scala 694:59] + node _T_6043 = eq(perr_ic_index_ff, UInt<5>("h01b")) @[ifu_mem_ctl.scala 694:102] + node _T_6044 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6045 = and(_T_6043, _T_6044) @[ifu_mem_ctl.scala 694:124] + node _T_6046 = or(_T_6042, _T_6045) @[ifu_mem_ctl.scala 694:81] + node _T_6047 = or(_T_6046, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6048 = bits(_T_6047, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6049 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6048 : @[Reg.scala 28:19] _T_6049 <= _T_6039 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][27] <= _T_6049 @[ifu_mem_ctl.scala 685:41] - node _T_6050 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6051 = eq(_T_6050, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6052 = and(ic_valid_ff, _T_6051) @[ifu_mem_ctl.scala 685:97] - node _T_6053 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6054 = and(_T_6052, _T_6053) @[ifu_mem_ctl.scala 685:122] - node _T_6055 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[ifu_mem_ctl.scala 686:37] - node _T_6056 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6057 = and(_T_6055, _T_6056) @[ifu_mem_ctl.scala 686:59] - node _T_6058 = eq(perr_ic_index_ff, UInt<5>("h01c")) @[ifu_mem_ctl.scala 686:102] - node _T_6059 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6060 = and(_T_6058, _T_6059) @[ifu_mem_ctl.scala 686:124] - node _T_6061 = or(_T_6057, _T_6060) @[ifu_mem_ctl.scala 686:81] - node _T_6062 = or(_T_6061, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6063 = bits(_T_6062, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][27] <= _T_6049 @[ifu_mem_ctl.scala 693:41] + node _T_6050 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6051 = eq(_T_6050, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6052 = and(ic_valid_ff, _T_6051) @[ifu_mem_ctl.scala 693:97] + node _T_6053 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6054 = and(_T_6052, _T_6053) @[ifu_mem_ctl.scala 693:122] + node _T_6055 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[ifu_mem_ctl.scala 694:37] + node _T_6056 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6057 = and(_T_6055, _T_6056) @[ifu_mem_ctl.scala 694:59] + node _T_6058 = eq(perr_ic_index_ff, UInt<5>("h01c")) @[ifu_mem_ctl.scala 694:102] + node _T_6059 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6060 = and(_T_6058, _T_6059) @[ifu_mem_ctl.scala 694:124] + node _T_6061 = or(_T_6057, _T_6060) @[ifu_mem_ctl.scala 694:81] + node _T_6062 = or(_T_6061, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6063 = bits(_T_6062, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6064 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6063 : @[Reg.scala 28:19] _T_6064 <= _T_6054 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][28] <= _T_6064 @[ifu_mem_ctl.scala 685:41] - node _T_6065 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6066 = eq(_T_6065, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6067 = and(ic_valid_ff, _T_6066) @[ifu_mem_ctl.scala 685:97] - node _T_6068 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6069 = and(_T_6067, _T_6068) @[ifu_mem_ctl.scala 685:122] - node _T_6070 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[ifu_mem_ctl.scala 686:37] - node _T_6071 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6072 = and(_T_6070, _T_6071) @[ifu_mem_ctl.scala 686:59] - node _T_6073 = eq(perr_ic_index_ff, UInt<5>("h01d")) @[ifu_mem_ctl.scala 686:102] - node _T_6074 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6075 = and(_T_6073, _T_6074) @[ifu_mem_ctl.scala 686:124] - node _T_6076 = or(_T_6072, _T_6075) @[ifu_mem_ctl.scala 686:81] - node _T_6077 = or(_T_6076, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6078 = bits(_T_6077, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][28] <= _T_6064 @[ifu_mem_ctl.scala 693:41] + node _T_6065 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6066 = eq(_T_6065, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6067 = and(ic_valid_ff, _T_6066) @[ifu_mem_ctl.scala 693:97] + node _T_6068 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6069 = and(_T_6067, _T_6068) @[ifu_mem_ctl.scala 693:122] + node _T_6070 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[ifu_mem_ctl.scala 694:37] + node _T_6071 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6072 = and(_T_6070, _T_6071) @[ifu_mem_ctl.scala 694:59] + node _T_6073 = eq(perr_ic_index_ff, UInt<5>("h01d")) @[ifu_mem_ctl.scala 694:102] + node _T_6074 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6075 = and(_T_6073, _T_6074) @[ifu_mem_ctl.scala 694:124] + node _T_6076 = or(_T_6072, _T_6075) @[ifu_mem_ctl.scala 694:81] + node _T_6077 = or(_T_6076, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6078 = bits(_T_6077, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6079 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6078 : @[Reg.scala 28:19] _T_6079 <= _T_6069 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][29] <= _T_6079 @[ifu_mem_ctl.scala 685:41] - node _T_6080 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6081 = eq(_T_6080, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6082 = and(ic_valid_ff, _T_6081) @[ifu_mem_ctl.scala 685:97] - node _T_6083 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6084 = and(_T_6082, _T_6083) @[ifu_mem_ctl.scala 685:122] - node _T_6085 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[ifu_mem_ctl.scala 686:37] - node _T_6086 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6087 = and(_T_6085, _T_6086) @[ifu_mem_ctl.scala 686:59] - node _T_6088 = eq(perr_ic_index_ff, UInt<5>("h01e")) @[ifu_mem_ctl.scala 686:102] - node _T_6089 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6090 = and(_T_6088, _T_6089) @[ifu_mem_ctl.scala 686:124] - node _T_6091 = or(_T_6087, _T_6090) @[ifu_mem_ctl.scala 686:81] - node _T_6092 = or(_T_6091, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6093 = bits(_T_6092, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][29] <= _T_6079 @[ifu_mem_ctl.scala 693:41] + node _T_6080 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6081 = eq(_T_6080, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6082 = and(ic_valid_ff, _T_6081) @[ifu_mem_ctl.scala 693:97] + node _T_6083 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6084 = and(_T_6082, _T_6083) @[ifu_mem_ctl.scala 693:122] + node _T_6085 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[ifu_mem_ctl.scala 694:37] + node _T_6086 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6087 = and(_T_6085, _T_6086) @[ifu_mem_ctl.scala 694:59] + node _T_6088 = eq(perr_ic_index_ff, UInt<5>("h01e")) @[ifu_mem_ctl.scala 694:102] + node _T_6089 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6090 = and(_T_6088, _T_6089) @[ifu_mem_ctl.scala 694:124] + node _T_6091 = or(_T_6087, _T_6090) @[ifu_mem_ctl.scala 694:81] + node _T_6092 = or(_T_6091, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6093 = bits(_T_6092, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6094 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6093 : @[Reg.scala 28:19] _T_6094 <= _T_6084 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][30] <= _T_6094 @[ifu_mem_ctl.scala 685:41] - node _T_6095 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6096 = eq(_T_6095, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6097 = and(ic_valid_ff, _T_6096) @[ifu_mem_ctl.scala 685:97] - node _T_6098 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6099 = and(_T_6097, _T_6098) @[ifu_mem_ctl.scala 685:122] - node _T_6100 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[ifu_mem_ctl.scala 686:37] - node _T_6101 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6102 = and(_T_6100, _T_6101) @[ifu_mem_ctl.scala 686:59] - node _T_6103 = eq(perr_ic_index_ff, UInt<5>("h01f")) @[ifu_mem_ctl.scala 686:102] - node _T_6104 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6105 = and(_T_6103, _T_6104) @[ifu_mem_ctl.scala 686:124] - node _T_6106 = or(_T_6102, _T_6105) @[ifu_mem_ctl.scala 686:81] - node _T_6107 = or(_T_6106, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6108 = bits(_T_6107, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][30] <= _T_6094 @[ifu_mem_ctl.scala 693:41] + node _T_6095 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6096 = eq(_T_6095, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6097 = and(ic_valid_ff, _T_6096) @[ifu_mem_ctl.scala 693:97] + node _T_6098 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6099 = and(_T_6097, _T_6098) @[ifu_mem_ctl.scala 693:122] + node _T_6100 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[ifu_mem_ctl.scala 694:37] + node _T_6101 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6102 = and(_T_6100, _T_6101) @[ifu_mem_ctl.scala 694:59] + node _T_6103 = eq(perr_ic_index_ff, UInt<5>("h01f")) @[ifu_mem_ctl.scala 694:102] + node _T_6104 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6105 = and(_T_6103, _T_6104) @[ifu_mem_ctl.scala 694:124] + node _T_6106 = or(_T_6102, _T_6105) @[ifu_mem_ctl.scala 694:81] + node _T_6107 = or(_T_6106, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6108 = bits(_T_6107, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6109 : UInt<1>, rvclkhdr_87.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6108 : @[Reg.scala 28:19] _T_6109 <= _T_6099 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][31] <= _T_6109 @[ifu_mem_ctl.scala 685:41] - node _T_6110 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6111 = eq(_T_6110, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6112 = and(ic_valid_ff, _T_6111) @[ifu_mem_ctl.scala 685:97] - node _T_6113 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6114 = and(_T_6112, _T_6113) @[ifu_mem_ctl.scala 685:122] - node _T_6115 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[ifu_mem_ctl.scala 686:37] - node _T_6116 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6117 = and(_T_6115, _T_6116) @[ifu_mem_ctl.scala 686:59] - node _T_6118 = eq(perr_ic_index_ff, UInt<6>("h020")) @[ifu_mem_ctl.scala 686:102] - node _T_6119 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6120 = and(_T_6118, _T_6119) @[ifu_mem_ctl.scala 686:124] - node _T_6121 = or(_T_6117, _T_6120) @[ifu_mem_ctl.scala 686:81] - node _T_6122 = or(_T_6121, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6123 = bits(_T_6122, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][31] <= _T_6109 @[ifu_mem_ctl.scala 693:41] + node _T_6110 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6111 = eq(_T_6110, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6112 = and(ic_valid_ff, _T_6111) @[ifu_mem_ctl.scala 693:97] + node _T_6113 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6114 = and(_T_6112, _T_6113) @[ifu_mem_ctl.scala 693:122] + node _T_6115 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[ifu_mem_ctl.scala 694:37] + node _T_6116 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6117 = and(_T_6115, _T_6116) @[ifu_mem_ctl.scala 694:59] + node _T_6118 = eq(perr_ic_index_ff, UInt<6>("h020")) @[ifu_mem_ctl.scala 694:102] + node _T_6119 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6120 = and(_T_6118, _T_6119) @[ifu_mem_ctl.scala 694:124] + node _T_6121 = or(_T_6117, _T_6120) @[ifu_mem_ctl.scala 694:81] + node _T_6122 = or(_T_6121, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6123 = bits(_T_6122, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6124 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6123 : @[Reg.scala 28:19] _T_6124 <= _T_6114 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][32] <= _T_6124 @[ifu_mem_ctl.scala 685:41] - node _T_6125 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6126 = eq(_T_6125, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6127 = and(ic_valid_ff, _T_6126) @[ifu_mem_ctl.scala 685:97] - node _T_6128 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6129 = and(_T_6127, _T_6128) @[ifu_mem_ctl.scala 685:122] - node _T_6130 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[ifu_mem_ctl.scala 686:37] - node _T_6131 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6132 = and(_T_6130, _T_6131) @[ifu_mem_ctl.scala 686:59] - node _T_6133 = eq(perr_ic_index_ff, UInt<6>("h021")) @[ifu_mem_ctl.scala 686:102] - node _T_6134 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6135 = and(_T_6133, _T_6134) @[ifu_mem_ctl.scala 686:124] - node _T_6136 = or(_T_6132, _T_6135) @[ifu_mem_ctl.scala 686:81] - node _T_6137 = or(_T_6136, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6138 = bits(_T_6137, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][32] <= _T_6124 @[ifu_mem_ctl.scala 693:41] + node _T_6125 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6126 = eq(_T_6125, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6127 = and(ic_valid_ff, _T_6126) @[ifu_mem_ctl.scala 693:97] + node _T_6128 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6129 = and(_T_6127, _T_6128) @[ifu_mem_ctl.scala 693:122] + node _T_6130 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[ifu_mem_ctl.scala 694:37] + node _T_6131 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6132 = and(_T_6130, _T_6131) @[ifu_mem_ctl.scala 694:59] + node _T_6133 = eq(perr_ic_index_ff, UInt<6>("h021")) @[ifu_mem_ctl.scala 694:102] + node _T_6134 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6135 = and(_T_6133, _T_6134) @[ifu_mem_ctl.scala 694:124] + node _T_6136 = or(_T_6132, _T_6135) @[ifu_mem_ctl.scala 694:81] + node _T_6137 = or(_T_6136, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6138 = bits(_T_6137, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6139 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6138 : @[Reg.scala 28:19] _T_6139 <= _T_6129 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][33] <= _T_6139 @[ifu_mem_ctl.scala 685:41] - node _T_6140 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6141 = eq(_T_6140, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6142 = and(ic_valid_ff, _T_6141) @[ifu_mem_ctl.scala 685:97] - node _T_6143 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6144 = and(_T_6142, _T_6143) @[ifu_mem_ctl.scala 685:122] - node _T_6145 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[ifu_mem_ctl.scala 686:37] - node _T_6146 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6147 = and(_T_6145, _T_6146) @[ifu_mem_ctl.scala 686:59] - node _T_6148 = eq(perr_ic_index_ff, UInt<6>("h022")) @[ifu_mem_ctl.scala 686:102] - node _T_6149 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6150 = and(_T_6148, _T_6149) @[ifu_mem_ctl.scala 686:124] - node _T_6151 = or(_T_6147, _T_6150) @[ifu_mem_ctl.scala 686:81] - node _T_6152 = or(_T_6151, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6153 = bits(_T_6152, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][33] <= _T_6139 @[ifu_mem_ctl.scala 693:41] + node _T_6140 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6141 = eq(_T_6140, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6142 = and(ic_valid_ff, _T_6141) @[ifu_mem_ctl.scala 693:97] + node _T_6143 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6144 = and(_T_6142, _T_6143) @[ifu_mem_ctl.scala 693:122] + node _T_6145 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[ifu_mem_ctl.scala 694:37] + node _T_6146 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6147 = and(_T_6145, _T_6146) @[ifu_mem_ctl.scala 694:59] + node _T_6148 = eq(perr_ic_index_ff, UInt<6>("h022")) @[ifu_mem_ctl.scala 694:102] + node _T_6149 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6150 = and(_T_6148, _T_6149) @[ifu_mem_ctl.scala 694:124] + node _T_6151 = or(_T_6147, _T_6150) @[ifu_mem_ctl.scala 694:81] + node _T_6152 = or(_T_6151, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6153 = bits(_T_6152, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6154 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6153 : @[Reg.scala 28:19] _T_6154 <= _T_6144 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][34] <= _T_6154 @[ifu_mem_ctl.scala 685:41] - node _T_6155 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6156 = eq(_T_6155, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6157 = and(ic_valid_ff, _T_6156) @[ifu_mem_ctl.scala 685:97] - node _T_6158 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6159 = and(_T_6157, _T_6158) @[ifu_mem_ctl.scala 685:122] - node _T_6160 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[ifu_mem_ctl.scala 686:37] - node _T_6161 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6162 = and(_T_6160, _T_6161) @[ifu_mem_ctl.scala 686:59] - node _T_6163 = eq(perr_ic_index_ff, UInt<6>("h023")) @[ifu_mem_ctl.scala 686:102] - node _T_6164 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6165 = and(_T_6163, _T_6164) @[ifu_mem_ctl.scala 686:124] - node _T_6166 = or(_T_6162, _T_6165) @[ifu_mem_ctl.scala 686:81] - node _T_6167 = or(_T_6166, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6168 = bits(_T_6167, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][34] <= _T_6154 @[ifu_mem_ctl.scala 693:41] + node _T_6155 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6156 = eq(_T_6155, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6157 = and(ic_valid_ff, _T_6156) @[ifu_mem_ctl.scala 693:97] + node _T_6158 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6159 = and(_T_6157, _T_6158) @[ifu_mem_ctl.scala 693:122] + node _T_6160 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[ifu_mem_ctl.scala 694:37] + node _T_6161 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6162 = and(_T_6160, _T_6161) @[ifu_mem_ctl.scala 694:59] + node _T_6163 = eq(perr_ic_index_ff, UInt<6>("h023")) @[ifu_mem_ctl.scala 694:102] + node _T_6164 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6165 = and(_T_6163, _T_6164) @[ifu_mem_ctl.scala 694:124] + node _T_6166 = or(_T_6162, _T_6165) @[ifu_mem_ctl.scala 694:81] + node _T_6167 = or(_T_6166, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6168 = bits(_T_6167, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6169 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6168 : @[Reg.scala 28:19] _T_6169 <= _T_6159 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][35] <= _T_6169 @[ifu_mem_ctl.scala 685:41] - node _T_6170 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6171 = eq(_T_6170, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6172 = and(ic_valid_ff, _T_6171) @[ifu_mem_ctl.scala 685:97] - node _T_6173 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6174 = and(_T_6172, _T_6173) @[ifu_mem_ctl.scala 685:122] - node _T_6175 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[ifu_mem_ctl.scala 686:37] - node _T_6176 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6177 = and(_T_6175, _T_6176) @[ifu_mem_ctl.scala 686:59] - node _T_6178 = eq(perr_ic_index_ff, UInt<6>("h024")) @[ifu_mem_ctl.scala 686:102] - node _T_6179 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6180 = and(_T_6178, _T_6179) @[ifu_mem_ctl.scala 686:124] - node _T_6181 = or(_T_6177, _T_6180) @[ifu_mem_ctl.scala 686:81] - node _T_6182 = or(_T_6181, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6183 = bits(_T_6182, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][35] <= _T_6169 @[ifu_mem_ctl.scala 693:41] + node _T_6170 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6171 = eq(_T_6170, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6172 = and(ic_valid_ff, _T_6171) @[ifu_mem_ctl.scala 693:97] + node _T_6173 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6174 = and(_T_6172, _T_6173) @[ifu_mem_ctl.scala 693:122] + node _T_6175 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[ifu_mem_ctl.scala 694:37] + node _T_6176 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6177 = and(_T_6175, _T_6176) @[ifu_mem_ctl.scala 694:59] + node _T_6178 = eq(perr_ic_index_ff, UInt<6>("h024")) @[ifu_mem_ctl.scala 694:102] + node _T_6179 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6180 = and(_T_6178, _T_6179) @[ifu_mem_ctl.scala 694:124] + node _T_6181 = or(_T_6177, _T_6180) @[ifu_mem_ctl.scala 694:81] + node _T_6182 = or(_T_6181, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6183 = bits(_T_6182, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6184 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6183 : @[Reg.scala 28:19] _T_6184 <= _T_6174 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][36] <= _T_6184 @[ifu_mem_ctl.scala 685:41] - node _T_6185 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6186 = eq(_T_6185, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6187 = and(ic_valid_ff, _T_6186) @[ifu_mem_ctl.scala 685:97] - node _T_6188 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6189 = and(_T_6187, _T_6188) @[ifu_mem_ctl.scala 685:122] - node _T_6190 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[ifu_mem_ctl.scala 686:37] - node _T_6191 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6192 = and(_T_6190, _T_6191) @[ifu_mem_ctl.scala 686:59] - node _T_6193 = eq(perr_ic_index_ff, UInt<6>("h025")) @[ifu_mem_ctl.scala 686:102] - node _T_6194 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6195 = and(_T_6193, _T_6194) @[ifu_mem_ctl.scala 686:124] - node _T_6196 = or(_T_6192, _T_6195) @[ifu_mem_ctl.scala 686:81] - node _T_6197 = or(_T_6196, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6198 = bits(_T_6197, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][36] <= _T_6184 @[ifu_mem_ctl.scala 693:41] + node _T_6185 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6186 = eq(_T_6185, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6187 = and(ic_valid_ff, _T_6186) @[ifu_mem_ctl.scala 693:97] + node _T_6188 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6189 = and(_T_6187, _T_6188) @[ifu_mem_ctl.scala 693:122] + node _T_6190 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[ifu_mem_ctl.scala 694:37] + node _T_6191 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6192 = and(_T_6190, _T_6191) @[ifu_mem_ctl.scala 694:59] + node _T_6193 = eq(perr_ic_index_ff, UInt<6>("h025")) @[ifu_mem_ctl.scala 694:102] + node _T_6194 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6195 = and(_T_6193, _T_6194) @[ifu_mem_ctl.scala 694:124] + node _T_6196 = or(_T_6192, _T_6195) @[ifu_mem_ctl.scala 694:81] + node _T_6197 = or(_T_6196, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6198 = bits(_T_6197, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6199 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6198 : @[Reg.scala 28:19] _T_6199 <= _T_6189 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][37] <= _T_6199 @[ifu_mem_ctl.scala 685:41] - node _T_6200 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6201 = eq(_T_6200, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6202 = and(ic_valid_ff, _T_6201) @[ifu_mem_ctl.scala 685:97] - node _T_6203 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6204 = and(_T_6202, _T_6203) @[ifu_mem_ctl.scala 685:122] - node _T_6205 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[ifu_mem_ctl.scala 686:37] - node _T_6206 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6207 = and(_T_6205, _T_6206) @[ifu_mem_ctl.scala 686:59] - node _T_6208 = eq(perr_ic_index_ff, UInt<6>("h026")) @[ifu_mem_ctl.scala 686:102] - node _T_6209 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6210 = and(_T_6208, _T_6209) @[ifu_mem_ctl.scala 686:124] - node _T_6211 = or(_T_6207, _T_6210) @[ifu_mem_ctl.scala 686:81] - node _T_6212 = or(_T_6211, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6213 = bits(_T_6212, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][37] <= _T_6199 @[ifu_mem_ctl.scala 693:41] + node _T_6200 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6201 = eq(_T_6200, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6202 = and(ic_valid_ff, _T_6201) @[ifu_mem_ctl.scala 693:97] + node _T_6203 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6204 = and(_T_6202, _T_6203) @[ifu_mem_ctl.scala 693:122] + node _T_6205 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[ifu_mem_ctl.scala 694:37] + node _T_6206 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6207 = and(_T_6205, _T_6206) @[ifu_mem_ctl.scala 694:59] + node _T_6208 = eq(perr_ic_index_ff, UInt<6>("h026")) @[ifu_mem_ctl.scala 694:102] + node _T_6209 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6210 = and(_T_6208, _T_6209) @[ifu_mem_ctl.scala 694:124] + node _T_6211 = or(_T_6207, _T_6210) @[ifu_mem_ctl.scala 694:81] + node _T_6212 = or(_T_6211, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6213 = bits(_T_6212, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6214 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6213 : @[Reg.scala 28:19] _T_6214 <= _T_6204 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][38] <= _T_6214 @[ifu_mem_ctl.scala 685:41] - node _T_6215 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6216 = eq(_T_6215, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6217 = and(ic_valid_ff, _T_6216) @[ifu_mem_ctl.scala 685:97] - node _T_6218 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6219 = and(_T_6217, _T_6218) @[ifu_mem_ctl.scala 685:122] - node _T_6220 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[ifu_mem_ctl.scala 686:37] - node _T_6221 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6222 = and(_T_6220, _T_6221) @[ifu_mem_ctl.scala 686:59] - node _T_6223 = eq(perr_ic_index_ff, UInt<6>("h027")) @[ifu_mem_ctl.scala 686:102] - node _T_6224 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6225 = and(_T_6223, _T_6224) @[ifu_mem_ctl.scala 686:124] - node _T_6226 = or(_T_6222, _T_6225) @[ifu_mem_ctl.scala 686:81] - node _T_6227 = or(_T_6226, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6228 = bits(_T_6227, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][38] <= _T_6214 @[ifu_mem_ctl.scala 693:41] + node _T_6215 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6216 = eq(_T_6215, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6217 = and(ic_valid_ff, _T_6216) @[ifu_mem_ctl.scala 693:97] + node _T_6218 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6219 = and(_T_6217, _T_6218) @[ifu_mem_ctl.scala 693:122] + node _T_6220 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[ifu_mem_ctl.scala 694:37] + node _T_6221 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6222 = and(_T_6220, _T_6221) @[ifu_mem_ctl.scala 694:59] + node _T_6223 = eq(perr_ic_index_ff, UInt<6>("h027")) @[ifu_mem_ctl.scala 694:102] + node _T_6224 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6225 = and(_T_6223, _T_6224) @[ifu_mem_ctl.scala 694:124] + node _T_6226 = or(_T_6222, _T_6225) @[ifu_mem_ctl.scala 694:81] + node _T_6227 = or(_T_6226, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6228 = bits(_T_6227, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6229 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6228 : @[Reg.scala 28:19] _T_6229 <= _T_6219 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][39] <= _T_6229 @[ifu_mem_ctl.scala 685:41] - node _T_6230 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6231 = eq(_T_6230, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6232 = and(ic_valid_ff, _T_6231) @[ifu_mem_ctl.scala 685:97] - node _T_6233 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6234 = and(_T_6232, _T_6233) @[ifu_mem_ctl.scala 685:122] - node _T_6235 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[ifu_mem_ctl.scala 686:37] - node _T_6236 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6237 = and(_T_6235, _T_6236) @[ifu_mem_ctl.scala 686:59] - node _T_6238 = eq(perr_ic_index_ff, UInt<6>("h028")) @[ifu_mem_ctl.scala 686:102] - node _T_6239 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6240 = and(_T_6238, _T_6239) @[ifu_mem_ctl.scala 686:124] - node _T_6241 = or(_T_6237, _T_6240) @[ifu_mem_ctl.scala 686:81] - node _T_6242 = or(_T_6241, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6243 = bits(_T_6242, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][39] <= _T_6229 @[ifu_mem_ctl.scala 693:41] + node _T_6230 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6231 = eq(_T_6230, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6232 = and(ic_valid_ff, _T_6231) @[ifu_mem_ctl.scala 693:97] + node _T_6233 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6234 = and(_T_6232, _T_6233) @[ifu_mem_ctl.scala 693:122] + node _T_6235 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[ifu_mem_ctl.scala 694:37] + node _T_6236 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6237 = and(_T_6235, _T_6236) @[ifu_mem_ctl.scala 694:59] + node _T_6238 = eq(perr_ic_index_ff, UInt<6>("h028")) @[ifu_mem_ctl.scala 694:102] + node _T_6239 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6240 = and(_T_6238, _T_6239) @[ifu_mem_ctl.scala 694:124] + node _T_6241 = or(_T_6237, _T_6240) @[ifu_mem_ctl.scala 694:81] + node _T_6242 = or(_T_6241, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6243 = bits(_T_6242, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6244 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6243 : @[Reg.scala 28:19] _T_6244 <= _T_6234 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][40] <= _T_6244 @[ifu_mem_ctl.scala 685:41] - node _T_6245 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6246 = eq(_T_6245, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6247 = and(ic_valid_ff, _T_6246) @[ifu_mem_ctl.scala 685:97] - node _T_6248 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6249 = and(_T_6247, _T_6248) @[ifu_mem_ctl.scala 685:122] - node _T_6250 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[ifu_mem_ctl.scala 686:37] - node _T_6251 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6252 = and(_T_6250, _T_6251) @[ifu_mem_ctl.scala 686:59] - node _T_6253 = eq(perr_ic_index_ff, UInt<6>("h029")) @[ifu_mem_ctl.scala 686:102] - node _T_6254 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6255 = and(_T_6253, _T_6254) @[ifu_mem_ctl.scala 686:124] - node _T_6256 = or(_T_6252, _T_6255) @[ifu_mem_ctl.scala 686:81] - node _T_6257 = or(_T_6256, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6258 = bits(_T_6257, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][40] <= _T_6244 @[ifu_mem_ctl.scala 693:41] + node _T_6245 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6246 = eq(_T_6245, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6247 = and(ic_valid_ff, _T_6246) @[ifu_mem_ctl.scala 693:97] + node _T_6248 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6249 = and(_T_6247, _T_6248) @[ifu_mem_ctl.scala 693:122] + node _T_6250 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[ifu_mem_ctl.scala 694:37] + node _T_6251 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6252 = and(_T_6250, _T_6251) @[ifu_mem_ctl.scala 694:59] + node _T_6253 = eq(perr_ic_index_ff, UInt<6>("h029")) @[ifu_mem_ctl.scala 694:102] + node _T_6254 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6255 = and(_T_6253, _T_6254) @[ifu_mem_ctl.scala 694:124] + node _T_6256 = or(_T_6252, _T_6255) @[ifu_mem_ctl.scala 694:81] + node _T_6257 = or(_T_6256, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6258 = bits(_T_6257, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6259 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6258 : @[Reg.scala 28:19] _T_6259 <= _T_6249 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][41] <= _T_6259 @[ifu_mem_ctl.scala 685:41] - node _T_6260 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6261 = eq(_T_6260, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6262 = and(ic_valid_ff, _T_6261) @[ifu_mem_ctl.scala 685:97] - node _T_6263 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6264 = and(_T_6262, _T_6263) @[ifu_mem_ctl.scala 685:122] - node _T_6265 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[ifu_mem_ctl.scala 686:37] - node _T_6266 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6267 = and(_T_6265, _T_6266) @[ifu_mem_ctl.scala 686:59] - node _T_6268 = eq(perr_ic_index_ff, UInt<6>("h02a")) @[ifu_mem_ctl.scala 686:102] - node _T_6269 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6270 = and(_T_6268, _T_6269) @[ifu_mem_ctl.scala 686:124] - node _T_6271 = or(_T_6267, _T_6270) @[ifu_mem_ctl.scala 686:81] - node _T_6272 = or(_T_6271, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6273 = bits(_T_6272, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][41] <= _T_6259 @[ifu_mem_ctl.scala 693:41] + node _T_6260 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6261 = eq(_T_6260, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6262 = and(ic_valid_ff, _T_6261) @[ifu_mem_ctl.scala 693:97] + node _T_6263 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6264 = and(_T_6262, _T_6263) @[ifu_mem_ctl.scala 693:122] + node _T_6265 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[ifu_mem_ctl.scala 694:37] + node _T_6266 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6267 = and(_T_6265, _T_6266) @[ifu_mem_ctl.scala 694:59] + node _T_6268 = eq(perr_ic_index_ff, UInt<6>("h02a")) @[ifu_mem_ctl.scala 694:102] + node _T_6269 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6270 = and(_T_6268, _T_6269) @[ifu_mem_ctl.scala 694:124] + node _T_6271 = or(_T_6267, _T_6270) @[ifu_mem_ctl.scala 694:81] + node _T_6272 = or(_T_6271, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6273 = bits(_T_6272, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6274 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6273 : @[Reg.scala 28:19] _T_6274 <= _T_6264 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][42] <= _T_6274 @[ifu_mem_ctl.scala 685:41] - node _T_6275 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6276 = eq(_T_6275, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6277 = and(ic_valid_ff, _T_6276) @[ifu_mem_ctl.scala 685:97] - node _T_6278 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6279 = and(_T_6277, _T_6278) @[ifu_mem_ctl.scala 685:122] - node _T_6280 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[ifu_mem_ctl.scala 686:37] - node _T_6281 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6282 = and(_T_6280, _T_6281) @[ifu_mem_ctl.scala 686:59] - node _T_6283 = eq(perr_ic_index_ff, UInt<6>("h02b")) @[ifu_mem_ctl.scala 686:102] - node _T_6284 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6285 = and(_T_6283, _T_6284) @[ifu_mem_ctl.scala 686:124] - node _T_6286 = or(_T_6282, _T_6285) @[ifu_mem_ctl.scala 686:81] - node _T_6287 = or(_T_6286, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6288 = bits(_T_6287, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][42] <= _T_6274 @[ifu_mem_ctl.scala 693:41] + node _T_6275 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6276 = eq(_T_6275, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6277 = and(ic_valid_ff, _T_6276) @[ifu_mem_ctl.scala 693:97] + node _T_6278 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6279 = and(_T_6277, _T_6278) @[ifu_mem_ctl.scala 693:122] + node _T_6280 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[ifu_mem_ctl.scala 694:37] + node _T_6281 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6282 = and(_T_6280, _T_6281) @[ifu_mem_ctl.scala 694:59] + node _T_6283 = eq(perr_ic_index_ff, UInt<6>("h02b")) @[ifu_mem_ctl.scala 694:102] + node _T_6284 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6285 = and(_T_6283, _T_6284) @[ifu_mem_ctl.scala 694:124] + node _T_6286 = or(_T_6282, _T_6285) @[ifu_mem_ctl.scala 694:81] + node _T_6287 = or(_T_6286, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6288 = bits(_T_6287, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6289 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6288 : @[Reg.scala 28:19] _T_6289 <= _T_6279 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][43] <= _T_6289 @[ifu_mem_ctl.scala 685:41] - node _T_6290 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6291 = eq(_T_6290, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6292 = and(ic_valid_ff, _T_6291) @[ifu_mem_ctl.scala 685:97] - node _T_6293 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6294 = and(_T_6292, _T_6293) @[ifu_mem_ctl.scala 685:122] - node _T_6295 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[ifu_mem_ctl.scala 686:37] - node _T_6296 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6297 = and(_T_6295, _T_6296) @[ifu_mem_ctl.scala 686:59] - node _T_6298 = eq(perr_ic_index_ff, UInt<6>("h02c")) @[ifu_mem_ctl.scala 686:102] - node _T_6299 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6300 = and(_T_6298, _T_6299) @[ifu_mem_ctl.scala 686:124] - node _T_6301 = or(_T_6297, _T_6300) @[ifu_mem_ctl.scala 686:81] - node _T_6302 = or(_T_6301, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6303 = bits(_T_6302, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][43] <= _T_6289 @[ifu_mem_ctl.scala 693:41] + node _T_6290 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6291 = eq(_T_6290, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6292 = and(ic_valid_ff, _T_6291) @[ifu_mem_ctl.scala 693:97] + node _T_6293 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6294 = and(_T_6292, _T_6293) @[ifu_mem_ctl.scala 693:122] + node _T_6295 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[ifu_mem_ctl.scala 694:37] + node _T_6296 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6297 = and(_T_6295, _T_6296) @[ifu_mem_ctl.scala 694:59] + node _T_6298 = eq(perr_ic_index_ff, UInt<6>("h02c")) @[ifu_mem_ctl.scala 694:102] + node _T_6299 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6300 = and(_T_6298, _T_6299) @[ifu_mem_ctl.scala 694:124] + node _T_6301 = or(_T_6297, _T_6300) @[ifu_mem_ctl.scala 694:81] + node _T_6302 = or(_T_6301, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6303 = bits(_T_6302, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6304 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6303 : @[Reg.scala 28:19] _T_6304 <= _T_6294 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][44] <= _T_6304 @[ifu_mem_ctl.scala 685:41] - node _T_6305 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6306 = eq(_T_6305, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6307 = and(ic_valid_ff, _T_6306) @[ifu_mem_ctl.scala 685:97] - node _T_6308 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6309 = and(_T_6307, _T_6308) @[ifu_mem_ctl.scala 685:122] - node _T_6310 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[ifu_mem_ctl.scala 686:37] - node _T_6311 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6312 = and(_T_6310, _T_6311) @[ifu_mem_ctl.scala 686:59] - node _T_6313 = eq(perr_ic_index_ff, UInt<6>("h02d")) @[ifu_mem_ctl.scala 686:102] - node _T_6314 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6315 = and(_T_6313, _T_6314) @[ifu_mem_ctl.scala 686:124] - node _T_6316 = or(_T_6312, _T_6315) @[ifu_mem_ctl.scala 686:81] - node _T_6317 = or(_T_6316, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6318 = bits(_T_6317, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][44] <= _T_6304 @[ifu_mem_ctl.scala 693:41] + node _T_6305 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6306 = eq(_T_6305, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6307 = and(ic_valid_ff, _T_6306) @[ifu_mem_ctl.scala 693:97] + node _T_6308 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6309 = and(_T_6307, _T_6308) @[ifu_mem_ctl.scala 693:122] + node _T_6310 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[ifu_mem_ctl.scala 694:37] + node _T_6311 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6312 = and(_T_6310, _T_6311) @[ifu_mem_ctl.scala 694:59] + node _T_6313 = eq(perr_ic_index_ff, UInt<6>("h02d")) @[ifu_mem_ctl.scala 694:102] + node _T_6314 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6315 = and(_T_6313, _T_6314) @[ifu_mem_ctl.scala 694:124] + node _T_6316 = or(_T_6312, _T_6315) @[ifu_mem_ctl.scala 694:81] + node _T_6317 = or(_T_6316, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6318 = bits(_T_6317, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6319 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6318 : @[Reg.scala 28:19] _T_6319 <= _T_6309 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][45] <= _T_6319 @[ifu_mem_ctl.scala 685:41] - node _T_6320 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6321 = eq(_T_6320, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6322 = and(ic_valid_ff, _T_6321) @[ifu_mem_ctl.scala 685:97] - node _T_6323 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6324 = and(_T_6322, _T_6323) @[ifu_mem_ctl.scala 685:122] - node _T_6325 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[ifu_mem_ctl.scala 686:37] - node _T_6326 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6327 = and(_T_6325, _T_6326) @[ifu_mem_ctl.scala 686:59] - node _T_6328 = eq(perr_ic_index_ff, UInt<6>("h02e")) @[ifu_mem_ctl.scala 686:102] - node _T_6329 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6330 = and(_T_6328, _T_6329) @[ifu_mem_ctl.scala 686:124] - node _T_6331 = or(_T_6327, _T_6330) @[ifu_mem_ctl.scala 686:81] - node _T_6332 = or(_T_6331, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6333 = bits(_T_6332, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][45] <= _T_6319 @[ifu_mem_ctl.scala 693:41] + node _T_6320 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6321 = eq(_T_6320, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6322 = and(ic_valid_ff, _T_6321) @[ifu_mem_ctl.scala 693:97] + node _T_6323 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6324 = and(_T_6322, _T_6323) @[ifu_mem_ctl.scala 693:122] + node _T_6325 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[ifu_mem_ctl.scala 694:37] + node _T_6326 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6327 = and(_T_6325, _T_6326) @[ifu_mem_ctl.scala 694:59] + node _T_6328 = eq(perr_ic_index_ff, UInt<6>("h02e")) @[ifu_mem_ctl.scala 694:102] + node _T_6329 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6330 = and(_T_6328, _T_6329) @[ifu_mem_ctl.scala 694:124] + node _T_6331 = or(_T_6327, _T_6330) @[ifu_mem_ctl.scala 694:81] + node _T_6332 = or(_T_6331, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6333 = bits(_T_6332, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6334 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6333 : @[Reg.scala 28:19] _T_6334 <= _T_6324 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][46] <= _T_6334 @[ifu_mem_ctl.scala 685:41] - node _T_6335 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6336 = eq(_T_6335, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6337 = and(ic_valid_ff, _T_6336) @[ifu_mem_ctl.scala 685:97] - node _T_6338 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6339 = and(_T_6337, _T_6338) @[ifu_mem_ctl.scala 685:122] - node _T_6340 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[ifu_mem_ctl.scala 686:37] - node _T_6341 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6342 = and(_T_6340, _T_6341) @[ifu_mem_ctl.scala 686:59] - node _T_6343 = eq(perr_ic_index_ff, UInt<6>("h02f")) @[ifu_mem_ctl.scala 686:102] - node _T_6344 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6345 = and(_T_6343, _T_6344) @[ifu_mem_ctl.scala 686:124] - node _T_6346 = or(_T_6342, _T_6345) @[ifu_mem_ctl.scala 686:81] - node _T_6347 = or(_T_6346, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6348 = bits(_T_6347, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][46] <= _T_6334 @[ifu_mem_ctl.scala 693:41] + node _T_6335 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6336 = eq(_T_6335, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6337 = and(ic_valid_ff, _T_6336) @[ifu_mem_ctl.scala 693:97] + node _T_6338 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6339 = and(_T_6337, _T_6338) @[ifu_mem_ctl.scala 693:122] + node _T_6340 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[ifu_mem_ctl.scala 694:37] + node _T_6341 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6342 = and(_T_6340, _T_6341) @[ifu_mem_ctl.scala 694:59] + node _T_6343 = eq(perr_ic_index_ff, UInt<6>("h02f")) @[ifu_mem_ctl.scala 694:102] + node _T_6344 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6345 = and(_T_6343, _T_6344) @[ifu_mem_ctl.scala 694:124] + node _T_6346 = or(_T_6342, _T_6345) @[ifu_mem_ctl.scala 694:81] + node _T_6347 = or(_T_6346, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6348 = bits(_T_6347, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6349 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6348 : @[Reg.scala 28:19] _T_6349 <= _T_6339 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][47] <= _T_6349 @[ifu_mem_ctl.scala 685:41] - node _T_6350 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6351 = eq(_T_6350, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6352 = and(ic_valid_ff, _T_6351) @[ifu_mem_ctl.scala 685:97] - node _T_6353 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6354 = and(_T_6352, _T_6353) @[ifu_mem_ctl.scala 685:122] - node _T_6355 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[ifu_mem_ctl.scala 686:37] - node _T_6356 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6357 = and(_T_6355, _T_6356) @[ifu_mem_ctl.scala 686:59] - node _T_6358 = eq(perr_ic_index_ff, UInt<6>("h030")) @[ifu_mem_ctl.scala 686:102] - node _T_6359 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6360 = and(_T_6358, _T_6359) @[ifu_mem_ctl.scala 686:124] - node _T_6361 = or(_T_6357, _T_6360) @[ifu_mem_ctl.scala 686:81] - node _T_6362 = or(_T_6361, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6363 = bits(_T_6362, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][47] <= _T_6349 @[ifu_mem_ctl.scala 693:41] + node _T_6350 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6351 = eq(_T_6350, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6352 = and(ic_valid_ff, _T_6351) @[ifu_mem_ctl.scala 693:97] + node _T_6353 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6354 = and(_T_6352, _T_6353) @[ifu_mem_ctl.scala 693:122] + node _T_6355 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[ifu_mem_ctl.scala 694:37] + node _T_6356 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6357 = and(_T_6355, _T_6356) @[ifu_mem_ctl.scala 694:59] + node _T_6358 = eq(perr_ic_index_ff, UInt<6>("h030")) @[ifu_mem_ctl.scala 694:102] + node _T_6359 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6360 = and(_T_6358, _T_6359) @[ifu_mem_ctl.scala 694:124] + node _T_6361 = or(_T_6357, _T_6360) @[ifu_mem_ctl.scala 694:81] + node _T_6362 = or(_T_6361, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6363 = bits(_T_6362, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6364 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6363 : @[Reg.scala 28:19] _T_6364 <= _T_6354 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][48] <= _T_6364 @[ifu_mem_ctl.scala 685:41] - node _T_6365 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6366 = eq(_T_6365, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6367 = and(ic_valid_ff, _T_6366) @[ifu_mem_ctl.scala 685:97] - node _T_6368 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6369 = and(_T_6367, _T_6368) @[ifu_mem_ctl.scala 685:122] - node _T_6370 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[ifu_mem_ctl.scala 686:37] - node _T_6371 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6372 = and(_T_6370, _T_6371) @[ifu_mem_ctl.scala 686:59] - node _T_6373 = eq(perr_ic_index_ff, UInt<6>("h031")) @[ifu_mem_ctl.scala 686:102] - node _T_6374 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6375 = and(_T_6373, _T_6374) @[ifu_mem_ctl.scala 686:124] - node _T_6376 = or(_T_6372, _T_6375) @[ifu_mem_ctl.scala 686:81] - node _T_6377 = or(_T_6376, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6378 = bits(_T_6377, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][48] <= _T_6364 @[ifu_mem_ctl.scala 693:41] + node _T_6365 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6366 = eq(_T_6365, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6367 = and(ic_valid_ff, _T_6366) @[ifu_mem_ctl.scala 693:97] + node _T_6368 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6369 = and(_T_6367, _T_6368) @[ifu_mem_ctl.scala 693:122] + node _T_6370 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[ifu_mem_ctl.scala 694:37] + node _T_6371 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6372 = and(_T_6370, _T_6371) @[ifu_mem_ctl.scala 694:59] + node _T_6373 = eq(perr_ic_index_ff, UInt<6>("h031")) @[ifu_mem_ctl.scala 694:102] + node _T_6374 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6375 = and(_T_6373, _T_6374) @[ifu_mem_ctl.scala 694:124] + node _T_6376 = or(_T_6372, _T_6375) @[ifu_mem_ctl.scala 694:81] + node _T_6377 = or(_T_6376, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6378 = bits(_T_6377, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6379 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6378 : @[Reg.scala 28:19] _T_6379 <= _T_6369 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][49] <= _T_6379 @[ifu_mem_ctl.scala 685:41] - node _T_6380 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6381 = eq(_T_6380, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6382 = and(ic_valid_ff, _T_6381) @[ifu_mem_ctl.scala 685:97] - node _T_6383 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6384 = and(_T_6382, _T_6383) @[ifu_mem_ctl.scala 685:122] - node _T_6385 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[ifu_mem_ctl.scala 686:37] - node _T_6386 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6387 = and(_T_6385, _T_6386) @[ifu_mem_ctl.scala 686:59] - node _T_6388 = eq(perr_ic_index_ff, UInt<6>("h032")) @[ifu_mem_ctl.scala 686:102] - node _T_6389 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6390 = and(_T_6388, _T_6389) @[ifu_mem_ctl.scala 686:124] - node _T_6391 = or(_T_6387, _T_6390) @[ifu_mem_ctl.scala 686:81] - node _T_6392 = or(_T_6391, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6393 = bits(_T_6392, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][49] <= _T_6379 @[ifu_mem_ctl.scala 693:41] + node _T_6380 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6381 = eq(_T_6380, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6382 = and(ic_valid_ff, _T_6381) @[ifu_mem_ctl.scala 693:97] + node _T_6383 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6384 = and(_T_6382, _T_6383) @[ifu_mem_ctl.scala 693:122] + node _T_6385 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[ifu_mem_ctl.scala 694:37] + node _T_6386 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6387 = and(_T_6385, _T_6386) @[ifu_mem_ctl.scala 694:59] + node _T_6388 = eq(perr_ic_index_ff, UInt<6>("h032")) @[ifu_mem_ctl.scala 694:102] + node _T_6389 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6390 = and(_T_6388, _T_6389) @[ifu_mem_ctl.scala 694:124] + node _T_6391 = or(_T_6387, _T_6390) @[ifu_mem_ctl.scala 694:81] + node _T_6392 = or(_T_6391, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6393 = bits(_T_6392, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6394 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6393 : @[Reg.scala 28:19] _T_6394 <= _T_6384 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][50] <= _T_6394 @[ifu_mem_ctl.scala 685:41] - node _T_6395 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6396 = eq(_T_6395, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6397 = and(ic_valid_ff, _T_6396) @[ifu_mem_ctl.scala 685:97] - node _T_6398 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6399 = and(_T_6397, _T_6398) @[ifu_mem_ctl.scala 685:122] - node _T_6400 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[ifu_mem_ctl.scala 686:37] - node _T_6401 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6402 = and(_T_6400, _T_6401) @[ifu_mem_ctl.scala 686:59] - node _T_6403 = eq(perr_ic_index_ff, UInt<6>("h033")) @[ifu_mem_ctl.scala 686:102] - node _T_6404 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6405 = and(_T_6403, _T_6404) @[ifu_mem_ctl.scala 686:124] - node _T_6406 = or(_T_6402, _T_6405) @[ifu_mem_ctl.scala 686:81] - node _T_6407 = or(_T_6406, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6408 = bits(_T_6407, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][50] <= _T_6394 @[ifu_mem_ctl.scala 693:41] + node _T_6395 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6396 = eq(_T_6395, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6397 = and(ic_valid_ff, _T_6396) @[ifu_mem_ctl.scala 693:97] + node _T_6398 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6399 = and(_T_6397, _T_6398) @[ifu_mem_ctl.scala 693:122] + node _T_6400 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[ifu_mem_ctl.scala 694:37] + node _T_6401 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6402 = and(_T_6400, _T_6401) @[ifu_mem_ctl.scala 694:59] + node _T_6403 = eq(perr_ic_index_ff, UInt<6>("h033")) @[ifu_mem_ctl.scala 694:102] + node _T_6404 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6405 = and(_T_6403, _T_6404) @[ifu_mem_ctl.scala 694:124] + node _T_6406 = or(_T_6402, _T_6405) @[ifu_mem_ctl.scala 694:81] + node _T_6407 = or(_T_6406, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6408 = bits(_T_6407, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6409 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6408 : @[Reg.scala 28:19] _T_6409 <= _T_6399 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][51] <= _T_6409 @[ifu_mem_ctl.scala 685:41] - node _T_6410 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6411 = eq(_T_6410, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6412 = and(ic_valid_ff, _T_6411) @[ifu_mem_ctl.scala 685:97] - node _T_6413 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6414 = and(_T_6412, _T_6413) @[ifu_mem_ctl.scala 685:122] - node _T_6415 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[ifu_mem_ctl.scala 686:37] - node _T_6416 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6417 = and(_T_6415, _T_6416) @[ifu_mem_ctl.scala 686:59] - node _T_6418 = eq(perr_ic_index_ff, UInt<6>("h034")) @[ifu_mem_ctl.scala 686:102] - node _T_6419 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6420 = and(_T_6418, _T_6419) @[ifu_mem_ctl.scala 686:124] - node _T_6421 = or(_T_6417, _T_6420) @[ifu_mem_ctl.scala 686:81] - node _T_6422 = or(_T_6421, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6423 = bits(_T_6422, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][51] <= _T_6409 @[ifu_mem_ctl.scala 693:41] + node _T_6410 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6411 = eq(_T_6410, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6412 = and(ic_valid_ff, _T_6411) @[ifu_mem_ctl.scala 693:97] + node _T_6413 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6414 = and(_T_6412, _T_6413) @[ifu_mem_ctl.scala 693:122] + node _T_6415 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[ifu_mem_ctl.scala 694:37] + node _T_6416 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6417 = and(_T_6415, _T_6416) @[ifu_mem_ctl.scala 694:59] + node _T_6418 = eq(perr_ic_index_ff, UInt<6>("h034")) @[ifu_mem_ctl.scala 694:102] + node _T_6419 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6420 = and(_T_6418, _T_6419) @[ifu_mem_ctl.scala 694:124] + node _T_6421 = or(_T_6417, _T_6420) @[ifu_mem_ctl.scala 694:81] + node _T_6422 = or(_T_6421, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6423 = bits(_T_6422, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6424 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6423 : @[Reg.scala 28:19] _T_6424 <= _T_6414 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][52] <= _T_6424 @[ifu_mem_ctl.scala 685:41] - node _T_6425 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6426 = eq(_T_6425, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6427 = and(ic_valid_ff, _T_6426) @[ifu_mem_ctl.scala 685:97] - node _T_6428 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6429 = and(_T_6427, _T_6428) @[ifu_mem_ctl.scala 685:122] - node _T_6430 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[ifu_mem_ctl.scala 686:37] - node _T_6431 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6432 = and(_T_6430, _T_6431) @[ifu_mem_ctl.scala 686:59] - node _T_6433 = eq(perr_ic_index_ff, UInt<6>("h035")) @[ifu_mem_ctl.scala 686:102] - node _T_6434 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6435 = and(_T_6433, _T_6434) @[ifu_mem_ctl.scala 686:124] - node _T_6436 = or(_T_6432, _T_6435) @[ifu_mem_ctl.scala 686:81] - node _T_6437 = or(_T_6436, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6438 = bits(_T_6437, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][52] <= _T_6424 @[ifu_mem_ctl.scala 693:41] + node _T_6425 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6426 = eq(_T_6425, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6427 = and(ic_valid_ff, _T_6426) @[ifu_mem_ctl.scala 693:97] + node _T_6428 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6429 = and(_T_6427, _T_6428) @[ifu_mem_ctl.scala 693:122] + node _T_6430 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[ifu_mem_ctl.scala 694:37] + node _T_6431 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6432 = and(_T_6430, _T_6431) @[ifu_mem_ctl.scala 694:59] + node _T_6433 = eq(perr_ic_index_ff, UInt<6>("h035")) @[ifu_mem_ctl.scala 694:102] + node _T_6434 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6435 = and(_T_6433, _T_6434) @[ifu_mem_ctl.scala 694:124] + node _T_6436 = or(_T_6432, _T_6435) @[ifu_mem_ctl.scala 694:81] + node _T_6437 = or(_T_6436, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6438 = bits(_T_6437, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6439 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6438 : @[Reg.scala 28:19] _T_6439 <= _T_6429 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][53] <= _T_6439 @[ifu_mem_ctl.scala 685:41] - node _T_6440 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6441 = eq(_T_6440, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6442 = and(ic_valid_ff, _T_6441) @[ifu_mem_ctl.scala 685:97] - node _T_6443 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6444 = and(_T_6442, _T_6443) @[ifu_mem_ctl.scala 685:122] - node _T_6445 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[ifu_mem_ctl.scala 686:37] - node _T_6446 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6447 = and(_T_6445, _T_6446) @[ifu_mem_ctl.scala 686:59] - node _T_6448 = eq(perr_ic_index_ff, UInt<6>("h036")) @[ifu_mem_ctl.scala 686:102] - node _T_6449 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6450 = and(_T_6448, _T_6449) @[ifu_mem_ctl.scala 686:124] - node _T_6451 = or(_T_6447, _T_6450) @[ifu_mem_ctl.scala 686:81] - node _T_6452 = or(_T_6451, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6453 = bits(_T_6452, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][53] <= _T_6439 @[ifu_mem_ctl.scala 693:41] + node _T_6440 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6441 = eq(_T_6440, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6442 = and(ic_valid_ff, _T_6441) @[ifu_mem_ctl.scala 693:97] + node _T_6443 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6444 = and(_T_6442, _T_6443) @[ifu_mem_ctl.scala 693:122] + node _T_6445 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[ifu_mem_ctl.scala 694:37] + node _T_6446 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6447 = and(_T_6445, _T_6446) @[ifu_mem_ctl.scala 694:59] + node _T_6448 = eq(perr_ic_index_ff, UInt<6>("h036")) @[ifu_mem_ctl.scala 694:102] + node _T_6449 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6450 = and(_T_6448, _T_6449) @[ifu_mem_ctl.scala 694:124] + node _T_6451 = or(_T_6447, _T_6450) @[ifu_mem_ctl.scala 694:81] + node _T_6452 = or(_T_6451, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6453 = bits(_T_6452, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6454 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6453 : @[Reg.scala 28:19] _T_6454 <= _T_6444 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][54] <= _T_6454 @[ifu_mem_ctl.scala 685:41] - node _T_6455 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6456 = eq(_T_6455, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6457 = and(ic_valid_ff, _T_6456) @[ifu_mem_ctl.scala 685:97] - node _T_6458 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6459 = and(_T_6457, _T_6458) @[ifu_mem_ctl.scala 685:122] - node _T_6460 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[ifu_mem_ctl.scala 686:37] - node _T_6461 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6462 = and(_T_6460, _T_6461) @[ifu_mem_ctl.scala 686:59] - node _T_6463 = eq(perr_ic_index_ff, UInt<6>("h037")) @[ifu_mem_ctl.scala 686:102] - node _T_6464 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6465 = and(_T_6463, _T_6464) @[ifu_mem_ctl.scala 686:124] - node _T_6466 = or(_T_6462, _T_6465) @[ifu_mem_ctl.scala 686:81] - node _T_6467 = or(_T_6466, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6468 = bits(_T_6467, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][54] <= _T_6454 @[ifu_mem_ctl.scala 693:41] + node _T_6455 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6456 = eq(_T_6455, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6457 = and(ic_valid_ff, _T_6456) @[ifu_mem_ctl.scala 693:97] + node _T_6458 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6459 = and(_T_6457, _T_6458) @[ifu_mem_ctl.scala 693:122] + node _T_6460 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[ifu_mem_ctl.scala 694:37] + node _T_6461 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6462 = and(_T_6460, _T_6461) @[ifu_mem_ctl.scala 694:59] + node _T_6463 = eq(perr_ic_index_ff, UInt<6>("h037")) @[ifu_mem_ctl.scala 694:102] + node _T_6464 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6465 = and(_T_6463, _T_6464) @[ifu_mem_ctl.scala 694:124] + node _T_6466 = or(_T_6462, _T_6465) @[ifu_mem_ctl.scala 694:81] + node _T_6467 = or(_T_6466, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6468 = bits(_T_6467, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6469 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6468 : @[Reg.scala 28:19] _T_6469 <= _T_6459 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][55] <= _T_6469 @[ifu_mem_ctl.scala 685:41] - node _T_6470 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6471 = eq(_T_6470, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6472 = and(ic_valid_ff, _T_6471) @[ifu_mem_ctl.scala 685:97] - node _T_6473 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6474 = and(_T_6472, _T_6473) @[ifu_mem_ctl.scala 685:122] - node _T_6475 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[ifu_mem_ctl.scala 686:37] - node _T_6476 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6477 = and(_T_6475, _T_6476) @[ifu_mem_ctl.scala 686:59] - node _T_6478 = eq(perr_ic_index_ff, UInt<6>("h038")) @[ifu_mem_ctl.scala 686:102] - node _T_6479 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6480 = and(_T_6478, _T_6479) @[ifu_mem_ctl.scala 686:124] - node _T_6481 = or(_T_6477, _T_6480) @[ifu_mem_ctl.scala 686:81] - node _T_6482 = or(_T_6481, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6483 = bits(_T_6482, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][55] <= _T_6469 @[ifu_mem_ctl.scala 693:41] + node _T_6470 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6471 = eq(_T_6470, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6472 = and(ic_valid_ff, _T_6471) @[ifu_mem_ctl.scala 693:97] + node _T_6473 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6474 = and(_T_6472, _T_6473) @[ifu_mem_ctl.scala 693:122] + node _T_6475 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[ifu_mem_ctl.scala 694:37] + node _T_6476 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6477 = and(_T_6475, _T_6476) @[ifu_mem_ctl.scala 694:59] + node _T_6478 = eq(perr_ic_index_ff, UInt<6>("h038")) @[ifu_mem_ctl.scala 694:102] + node _T_6479 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6480 = and(_T_6478, _T_6479) @[ifu_mem_ctl.scala 694:124] + node _T_6481 = or(_T_6477, _T_6480) @[ifu_mem_ctl.scala 694:81] + node _T_6482 = or(_T_6481, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6483 = bits(_T_6482, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6484 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6483 : @[Reg.scala 28:19] _T_6484 <= _T_6474 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][56] <= _T_6484 @[ifu_mem_ctl.scala 685:41] - node _T_6485 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6486 = eq(_T_6485, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6487 = and(ic_valid_ff, _T_6486) @[ifu_mem_ctl.scala 685:97] - node _T_6488 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6489 = and(_T_6487, _T_6488) @[ifu_mem_ctl.scala 685:122] - node _T_6490 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[ifu_mem_ctl.scala 686:37] - node _T_6491 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6492 = and(_T_6490, _T_6491) @[ifu_mem_ctl.scala 686:59] - node _T_6493 = eq(perr_ic_index_ff, UInt<6>("h039")) @[ifu_mem_ctl.scala 686:102] - node _T_6494 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6495 = and(_T_6493, _T_6494) @[ifu_mem_ctl.scala 686:124] - node _T_6496 = or(_T_6492, _T_6495) @[ifu_mem_ctl.scala 686:81] - node _T_6497 = or(_T_6496, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6498 = bits(_T_6497, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][56] <= _T_6484 @[ifu_mem_ctl.scala 693:41] + node _T_6485 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6486 = eq(_T_6485, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6487 = and(ic_valid_ff, _T_6486) @[ifu_mem_ctl.scala 693:97] + node _T_6488 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6489 = and(_T_6487, _T_6488) @[ifu_mem_ctl.scala 693:122] + node _T_6490 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[ifu_mem_ctl.scala 694:37] + node _T_6491 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6492 = and(_T_6490, _T_6491) @[ifu_mem_ctl.scala 694:59] + node _T_6493 = eq(perr_ic_index_ff, UInt<6>("h039")) @[ifu_mem_ctl.scala 694:102] + node _T_6494 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6495 = and(_T_6493, _T_6494) @[ifu_mem_ctl.scala 694:124] + node _T_6496 = or(_T_6492, _T_6495) @[ifu_mem_ctl.scala 694:81] + node _T_6497 = or(_T_6496, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6498 = bits(_T_6497, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6499 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6498 : @[Reg.scala 28:19] _T_6499 <= _T_6489 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][57] <= _T_6499 @[ifu_mem_ctl.scala 685:41] - node _T_6500 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6501 = eq(_T_6500, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6502 = and(ic_valid_ff, _T_6501) @[ifu_mem_ctl.scala 685:97] - node _T_6503 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6504 = and(_T_6502, _T_6503) @[ifu_mem_ctl.scala 685:122] - node _T_6505 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[ifu_mem_ctl.scala 686:37] - node _T_6506 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6507 = and(_T_6505, _T_6506) @[ifu_mem_ctl.scala 686:59] - node _T_6508 = eq(perr_ic_index_ff, UInt<6>("h03a")) @[ifu_mem_ctl.scala 686:102] - node _T_6509 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6510 = and(_T_6508, _T_6509) @[ifu_mem_ctl.scala 686:124] - node _T_6511 = or(_T_6507, _T_6510) @[ifu_mem_ctl.scala 686:81] - node _T_6512 = or(_T_6511, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6513 = bits(_T_6512, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][57] <= _T_6499 @[ifu_mem_ctl.scala 693:41] + node _T_6500 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6501 = eq(_T_6500, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6502 = and(ic_valid_ff, _T_6501) @[ifu_mem_ctl.scala 693:97] + node _T_6503 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6504 = and(_T_6502, _T_6503) @[ifu_mem_ctl.scala 693:122] + node _T_6505 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[ifu_mem_ctl.scala 694:37] + node _T_6506 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6507 = and(_T_6505, _T_6506) @[ifu_mem_ctl.scala 694:59] + node _T_6508 = eq(perr_ic_index_ff, UInt<6>("h03a")) @[ifu_mem_ctl.scala 694:102] + node _T_6509 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6510 = and(_T_6508, _T_6509) @[ifu_mem_ctl.scala 694:124] + node _T_6511 = or(_T_6507, _T_6510) @[ifu_mem_ctl.scala 694:81] + node _T_6512 = or(_T_6511, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6513 = bits(_T_6512, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6514 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6513 : @[Reg.scala 28:19] _T_6514 <= _T_6504 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][58] <= _T_6514 @[ifu_mem_ctl.scala 685:41] - node _T_6515 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6516 = eq(_T_6515, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6517 = and(ic_valid_ff, _T_6516) @[ifu_mem_ctl.scala 685:97] - node _T_6518 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6519 = and(_T_6517, _T_6518) @[ifu_mem_ctl.scala 685:122] - node _T_6520 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[ifu_mem_ctl.scala 686:37] - node _T_6521 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6522 = and(_T_6520, _T_6521) @[ifu_mem_ctl.scala 686:59] - node _T_6523 = eq(perr_ic_index_ff, UInt<6>("h03b")) @[ifu_mem_ctl.scala 686:102] - node _T_6524 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6525 = and(_T_6523, _T_6524) @[ifu_mem_ctl.scala 686:124] - node _T_6526 = or(_T_6522, _T_6525) @[ifu_mem_ctl.scala 686:81] - node _T_6527 = or(_T_6526, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6528 = bits(_T_6527, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][58] <= _T_6514 @[ifu_mem_ctl.scala 693:41] + node _T_6515 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6516 = eq(_T_6515, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6517 = and(ic_valid_ff, _T_6516) @[ifu_mem_ctl.scala 693:97] + node _T_6518 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6519 = and(_T_6517, _T_6518) @[ifu_mem_ctl.scala 693:122] + node _T_6520 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[ifu_mem_ctl.scala 694:37] + node _T_6521 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6522 = and(_T_6520, _T_6521) @[ifu_mem_ctl.scala 694:59] + node _T_6523 = eq(perr_ic_index_ff, UInt<6>("h03b")) @[ifu_mem_ctl.scala 694:102] + node _T_6524 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6525 = and(_T_6523, _T_6524) @[ifu_mem_ctl.scala 694:124] + node _T_6526 = or(_T_6522, _T_6525) @[ifu_mem_ctl.scala 694:81] + node _T_6527 = or(_T_6526, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6528 = bits(_T_6527, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6529 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6528 : @[Reg.scala 28:19] _T_6529 <= _T_6519 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][59] <= _T_6529 @[ifu_mem_ctl.scala 685:41] - node _T_6530 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6531 = eq(_T_6530, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6532 = and(ic_valid_ff, _T_6531) @[ifu_mem_ctl.scala 685:97] - node _T_6533 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6534 = and(_T_6532, _T_6533) @[ifu_mem_ctl.scala 685:122] - node _T_6535 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[ifu_mem_ctl.scala 686:37] - node _T_6536 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6537 = and(_T_6535, _T_6536) @[ifu_mem_ctl.scala 686:59] - node _T_6538 = eq(perr_ic_index_ff, UInt<6>("h03c")) @[ifu_mem_ctl.scala 686:102] - node _T_6539 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6540 = and(_T_6538, _T_6539) @[ifu_mem_ctl.scala 686:124] - node _T_6541 = or(_T_6537, _T_6540) @[ifu_mem_ctl.scala 686:81] - node _T_6542 = or(_T_6541, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6543 = bits(_T_6542, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][59] <= _T_6529 @[ifu_mem_ctl.scala 693:41] + node _T_6530 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6531 = eq(_T_6530, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6532 = and(ic_valid_ff, _T_6531) @[ifu_mem_ctl.scala 693:97] + node _T_6533 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6534 = and(_T_6532, _T_6533) @[ifu_mem_ctl.scala 693:122] + node _T_6535 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[ifu_mem_ctl.scala 694:37] + node _T_6536 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6537 = and(_T_6535, _T_6536) @[ifu_mem_ctl.scala 694:59] + node _T_6538 = eq(perr_ic_index_ff, UInt<6>("h03c")) @[ifu_mem_ctl.scala 694:102] + node _T_6539 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6540 = and(_T_6538, _T_6539) @[ifu_mem_ctl.scala 694:124] + node _T_6541 = or(_T_6537, _T_6540) @[ifu_mem_ctl.scala 694:81] + node _T_6542 = or(_T_6541, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6543 = bits(_T_6542, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6544 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6543 : @[Reg.scala 28:19] _T_6544 <= _T_6534 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][60] <= _T_6544 @[ifu_mem_ctl.scala 685:41] - node _T_6545 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6546 = eq(_T_6545, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6547 = and(ic_valid_ff, _T_6546) @[ifu_mem_ctl.scala 685:97] - node _T_6548 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6549 = and(_T_6547, _T_6548) @[ifu_mem_ctl.scala 685:122] - node _T_6550 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[ifu_mem_ctl.scala 686:37] - node _T_6551 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6552 = and(_T_6550, _T_6551) @[ifu_mem_ctl.scala 686:59] - node _T_6553 = eq(perr_ic_index_ff, UInt<6>("h03d")) @[ifu_mem_ctl.scala 686:102] - node _T_6554 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6555 = and(_T_6553, _T_6554) @[ifu_mem_ctl.scala 686:124] - node _T_6556 = or(_T_6552, _T_6555) @[ifu_mem_ctl.scala 686:81] - node _T_6557 = or(_T_6556, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6558 = bits(_T_6557, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][60] <= _T_6544 @[ifu_mem_ctl.scala 693:41] + node _T_6545 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6546 = eq(_T_6545, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6547 = and(ic_valid_ff, _T_6546) @[ifu_mem_ctl.scala 693:97] + node _T_6548 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6549 = and(_T_6547, _T_6548) @[ifu_mem_ctl.scala 693:122] + node _T_6550 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[ifu_mem_ctl.scala 694:37] + node _T_6551 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6552 = and(_T_6550, _T_6551) @[ifu_mem_ctl.scala 694:59] + node _T_6553 = eq(perr_ic_index_ff, UInt<6>("h03d")) @[ifu_mem_ctl.scala 694:102] + node _T_6554 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6555 = and(_T_6553, _T_6554) @[ifu_mem_ctl.scala 694:124] + node _T_6556 = or(_T_6552, _T_6555) @[ifu_mem_ctl.scala 694:81] + node _T_6557 = or(_T_6556, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6558 = bits(_T_6557, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6559 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6558 : @[Reg.scala 28:19] _T_6559 <= _T_6549 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][61] <= _T_6559 @[ifu_mem_ctl.scala 685:41] - node _T_6560 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6561 = eq(_T_6560, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6562 = and(ic_valid_ff, _T_6561) @[ifu_mem_ctl.scala 685:97] - node _T_6563 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6564 = and(_T_6562, _T_6563) @[ifu_mem_ctl.scala 685:122] - node _T_6565 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[ifu_mem_ctl.scala 686:37] - node _T_6566 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6567 = and(_T_6565, _T_6566) @[ifu_mem_ctl.scala 686:59] - node _T_6568 = eq(perr_ic_index_ff, UInt<6>("h03e")) @[ifu_mem_ctl.scala 686:102] - node _T_6569 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6570 = and(_T_6568, _T_6569) @[ifu_mem_ctl.scala 686:124] - node _T_6571 = or(_T_6567, _T_6570) @[ifu_mem_ctl.scala 686:81] - node _T_6572 = or(_T_6571, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6573 = bits(_T_6572, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][61] <= _T_6559 @[ifu_mem_ctl.scala 693:41] + node _T_6560 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6561 = eq(_T_6560, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6562 = and(ic_valid_ff, _T_6561) @[ifu_mem_ctl.scala 693:97] + node _T_6563 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6564 = and(_T_6562, _T_6563) @[ifu_mem_ctl.scala 693:122] + node _T_6565 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[ifu_mem_ctl.scala 694:37] + node _T_6566 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6567 = and(_T_6565, _T_6566) @[ifu_mem_ctl.scala 694:59] + node _T_6568 = eq(perr_ic_index_ff, UInt<6>("h03e")) @[ifu_mem_ctl.scala 694:102] + node _T_6569 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6570 = and(_T_6568, _T_6569) @[ifu_mem_ctl.scala 694:124] + node _T_6571 = or(_T_6567, _T_6570) @[ifu_mem_ctl.scala 694:81] + node _T_6572 = or(_T_6571, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6573 = bits(_T_6572, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6574 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6573 : @[Reg.scala 28:19] _T_6574 <= _T_6564 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][62] <= _T_6574 @[ifu_mem_ctl.scala 685:41] - node _T_6575 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6576 = eq(_T_6575, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6577 = and(ic_valid_ff, _T_6576) @[ifu_mem_ctl.scala 685:97] - node _T_6578 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6579 = and(_T_6577, _T_6578) @[ifu_mem_ctl.scala 685:122] - node _T_6580 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[ifu_mem_ctl.scala 686:37] - node _T_6581 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_6582 = and(_T_6580, _T_6581) @[ifu_mem_ctl.scala 686:59] - node _T_6583 = eq(perr_ic_index_ff, UInt<6>("h03f")) @[ifu_mem_ctl.scala 686:102] - node _T_6584 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_6585 = and(_T_6583, _T_6584) @[ifu_mem_ctl.scala 686:124] - node _T_6586 = or(_T_6582, _T_6585) @[ifu_mem_ctl.scala 686:81] - node _T_6587 = or(_T_6586, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6588 = bits(_T_6587, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][62] <= _T_6574 @[ifu_mem_ctl.scala 693:41] + node _T_6575 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6576 = eq(_T_6575, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6577 = and(ic_valid_ff, _T_6576) @[ifu_mem_ctl.scala 693:97] + node _T_6578 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6579 = and(_T_6577, _T_6578) @[ifu_mem_ctl.scala 693:122] + node _T_6580 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[ifu_mem_ctl.scala 694:37] + node _T_6581 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_6582 = and(_T_6580, _T_6581) @[ifu_mem_ctl.scala 694:59] + node _T_6583 = eq(perr_ic_index_ff, UInt<6>("h03f")) @[ifu_mem_ctl.scala 694:102] + node _T_6584 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_6585 = and(_T_6583, _T_6584) @[ifu_mem_ctl.scala 694:124] + node _T_6586 = or(_T_6582, _T_6585) @[ifu_mem_ctl.scala 694:81] + node _T_6587 = or(_T_6586, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6588 = bits(_T_6587, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6589 : UInt<1>, rvclkhdr_88.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6588 : @[Reg.scala 28:19] _T_6589 <= _T_6579 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][63] <= _T_6589 @[ifu_mem_ctl.scala 685:41] - node _T_6590 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6591 = eq(_T_6590, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6592 = and(ic_valid_ff, _T_6591) @[ifu_mem_ctl.scala 685:97] - node _T_6593 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6594 = and(_T_6592, _T_6593) @[ifu_mem_ctl.scala 685:122] - node _T_6595 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[ifu_mem_ctl.scala 686:37] - node _T_6596 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6597 = and(_T_6595, _T_6596) @[ifu_mem_ctl.scala 686:59] - node _T_6598 = eq(perr_ic_index_ff, UInt<6>("h020")) @[ifu_mem_ctl.scala 686:102] - node _T_6599 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6600 = and(_T_6598, _T_6599) @[ifu_mem_ctl.scala 686:124] - node _T_6601 = or(_T_6597, _T_6600) @[ifu_mem_ctl.scala 686:81] - node _T_6602 = or(_T_6601, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6603 = bits(_T_6602, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][63] <= _T_6589 @[ifu_mem_ctl.scala 693:41] + node _T_6590 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6591 = eq(_T_6590, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6592 = and(ic_valid_ff, _T_6591) @[ifu_mem_ctl.scala 693:97] + node _T_6593 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6594 = and(_T_6592, _T_6593) @[ifu_mem_ctl.scala 693:122] + node _T_6595 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[ifu_mem_ctl.scala 694:37] + node _T_6596 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6597 = and(_T_6595, _T_6596) @[ifu_mem_ctl.scala 694:59] + node _T_6598 = eq(perr_ic_index_ff, UInt<6>("h020")) @[ifu_mem_ctl.scala 694:102] + node _T_6599 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6600 = and(_T_6598, _T_6599) @[ifu_mem_ctl.scala 694:124] + node _T_6601 = or(_T_6597, _T_6600) @[ifu_mem_ctl.scala 694:81] + node _T_6602 = or(_T_6601, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6603 = bits(_T_6602, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6604 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6603 : @[Reg.scala 28:19] _T_6604 <= _T_6594 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][32] <= _T_6604 @[ifu_mem_ctl.scala 685:41] - node _T_6605 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6606 = eq(_T_6605, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6607 = and(ic_valid_ff, _T_6606) @[ifu_mem_ctl.scala 685:97] - node _T_6608 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6609 = and(_T_6607, _T_6608) @[ifu_mem_ctl.scala 685:122] - node _T_6610 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[ifu_mem_ctl.scala 686:37] - node _T_6611 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6612 = and(_T_6610, _T_6611) @[ifu_mem_ctl.scala 686:59] - node _T_6613 = eq(perr_ic_index_ff, UInt<6>("h021")) @[ifu_mem_ctl.scala 686:102] - node _T_6614 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6615 = and(_T_6613, _T_6614) @[ifu_mem_ctl.scala 686:124] - node _T_6616 = or(_T_6612, _T_6615) @[ifu_mem_ctl.scala 686:81] - node _T_6617 = or(_T_6616, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6618 = bits(_T_6617, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][32] <= _T_6604 @[ifu_mem_ctl.scala 693:41] + node _T_6605 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6606 = eq(_T_6605, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6607 = and(ic_valid_ff, _T_6606) @[ifu_mem_ctl.scala 693:97] + node _T_6608 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6609 = and(_T_6607, _T_6608) @[ifu_mem_ctl.scala 693:122] + node _T_6610 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[ifu_mem_ctl.scala 694:37] + node _T_6611 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6612 = and(_T_6610, _T_6611) @[ifu_mem_ctl.scala 694:59] + node _T_6613 = eq(perr_ic_index_ff, UInt<6>("h021")) @[ifu_mem_ctl.scala 694:102] + node _T_6614 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6615 = and(_T_6613, _T_6614) @[ifu_mem_ctl.scala 694:124] + node _T_6616 = or(_T_6612, _T_6615) @[ifu_mem_ctl.scala 694:81] + node _T_6617 = or(_T_6616, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6618 = bits(_T_6617, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6619 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6618 : @[Reg.scala 28:19] _T_6619 <= _T_6609 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][33] <= _T_6619 @[ifu_mem_ctl.scala 685:41] - node _T_6620 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6621 = eq(_T_6620, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6622 = and(ic_valid_ff, _T_6621) @[ifu_mem_ctl.scala 685:97] - node _T_6623 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6624 = and(_T_6622, _T_6623) @[ifu_mem_ctl.scala 685:122] - node _T_6625 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[ifu_mem_ctl.scala 686:37] - node _T_6626 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6627 = and(_T_6625, _T_6626) @[ifu_mem_ctl.scala 686:59] - node _T_6628 = eq(perr_ic_index_ff, UInt<6>("h022")) @[ifu_mem_ctl.scala 686:102] - node _T_6629 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6630 = and(_T_6628, _T_6629) @[ifu_mem_ctl.scala 686:124] - node _T_6631 = or(_T_6627, _T_6630) @[ifu_mem_ctl.scala 686:81] - node _T_6632 = or(_T_6631, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6633 = bits(_T_6632, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][33] <= _T_6619 @[ifu_mem_ctl.scala 693:41] + node _T_6620 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6621 = eq(_T_6620, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6622 = and(ic_valid_ff, _T_6621) @[ifu_mem_ctl.scala 693:97] + node _T_6623 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6624 = and(_T_6622, _T_6623) @[ifu_mem_ctl.scala 693:122] + node _T_6625 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[ifu_mem_ctl.scala 694:37] + node _T_6626 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6627 = and(_T_6625, _T_6626) @[ifu_mem_ctl.scala 694:59] + node _T_6628 = eq(perr_ic_index_ff, UInt<6>("h022")) @[ifu_mem_ctl.scala 694:102] + node _T_6629 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6630 = and(_T_6628, _T_6629) @[ifu_mem_ctl.scala 694:124] + node _T_6631 = or(_T_6627, _T_6630) @[ifu_mem_ctl.scala 694:81] + node _T_6632 = or(_T_6631, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6633 = bits(_T_6632, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6634 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6633 : @[Reg.scala 28:19] _T_6634 <= _T_6624 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][34] <= _T_6634 @[ifu_mem_ctl.scala 685:41] - node _T_6635 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6636 = eq(_T_6635, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6637 = and(ic_valid_ff, _T_6636) @[ifu_mem_ctl.scala 685:97] - node _T_6638 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6639 = and(_T_6637, _T_6638) @[ifu_mem_ctl.scala 685:122] - node _T_6640 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[ifu_mem_ctl.scala 686:37] - node _T_6641 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6642 = and(_T_6640, _T_6641) @[ifu_mem_ctl.scala 686:59] - node _T_6643 = eq(perr_ic_index_ff, UInt<6>("h023")) @[ifu_mem_ctl.scala 686:102] - node _T_6644 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6645 = and(_T_6643, _T_6644) @[ifu_mem_ctl.scala 686:124] - node _T_6646 = or(_T_6642, _T_6645) @[ifu_mem_ctl.scala 686:81] - node _T_6647 = or(_T_6646, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6648 = bits(_T_6647, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][34] <= _T_6634 @[ifu_mem_ctl.scala 693:41] + node _T_6635 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6636 = eq(_T_6635, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6637 = and(ic_valid_ff, _T_6636) @[ifu_mem_ctl.scala 693:97] + node _T_6638 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6639 = and(_T_6637, _T_6638) @[ifu_mem_ctl.scala 693:122] + node _T_6640 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[ifu_mem_ctl.scala 694:37] + node _T_6641 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6642 = and(_T_6640, _T_6641) @[ifu_mem_ctl.scala 694:59] + node _T_6643 = eq(perr_ic_index_ff, UInt<6>("h023")) @[ifu_mem_ctl.scala 694:102] + node _T_6644 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6645 = and(_T_6643, _T_6644) @[ifu_mem_ctl.scala 694:124] + node _T_6646 = or(_T_6642, _T_6645) @[ifu_mem_ctl.scala 694:81] + node _T_6647 = or(_T_6646, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6648 = bits(_T_6647, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6649 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6648 : @[Reg.scala 28:19] _T_6649 <= _T_6639 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][35] <= _T_6649 @[ifu_mem_ctl.scala 685:41] - node _T_6650 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6651 = eq(_T_6650, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6652 = and(ic_valid_ff, _T_6651) @[ifu_mem_ctl.scala 685:97] - node _T_6653 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6654 = and(_T_6652, _T_6653) @[ifu_mem_ctl.scala 685:122] - node _T_6655 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[ifu_mem_ctl.scala 686:37] - node _T_6656 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6657 = and(_T_6655, _T_6656) @[ifu_mem_ctl.scala 686:59] - node _T_6658 = eq(perr_ic_index_ff, UInt<6>("h024")) @[ifu_mem_ctl.scala 686:102] - node _T_6659 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6660 = and(_T_6658, _T_6659) @[ifu_mem_ctl.scala 686:124] - node _T_6661 = or(_T_6657, _T_6660) @[ifu_mem_ctl.scala 686:81] - node _T_6662 = or(_T_6661, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6663 = bits(_T_6662, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][35] <= _T_6649 @[ifu_mem_ctl.scala 693:41] + node _T_6650 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6651 = eq(_T_6650, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6652 = and(ic_valid_ff, _T_6651) @[ifu_mem_ctl.scala 693:97] + node _T_6653 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6654 = and(_T_6652, _T_6653) @[ifu_mem_ctl.scala 693:122] + node _T_6655 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[ifu_mem_ctl.scala 694:37] + node _T_6656 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6657 = and(_T_6655, _T_6656) @[ifu_mem_ctl.scala 694:59] + node _T_6658 = eq(perr_ic_index_ff, UInt<6>("h024")) @[ifu_mem_ctl.scala 694:102] + node _T_6659 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6660 = and(_T_6658, _T_6659) @[ifu_mem_ctl.scala 694:124] + node _T_6661 = or(_T_6657, _T_6660) @[ifu_mem_ctl.scala 694:81] + node _T_6662 = or(_T_6661, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6663 = bits(_T_6662, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6664 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6663 : @[Reg.scala 28:19] _T_6664 <= _T_6654 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][36] <= _T_6664 @[ifu_mem_ctl.scala 685:41] - node _T_6665 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6666 = eq(_T_6665, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6667 = and(ic_valid_ff, _T_6666) @[ifu_mem_ctl.scala 685:97] - node _T_6668 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6669 = and(_T_6667, _T_6668) @[ifu_mem_ctl.scala 685:122] - node _T_6670 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[ifu_mem_ctl.scala 686:37] - node _T_6671 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6672 = and(_T_6670, _T_6671) @[ifu_mem_ctl.scala 686:59] - node _T_6673 = eq(perr_ic_index_ff, UInt<6>("h025")) @[ifu_mem_ctl.scala 686:102] - node _T_6674 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6675 = and(_T_6673, _T_6674) @[ifu_mem_ctl.scala 686:124] - node _T_6676 = or(_T_6672, _T_6675) @[ifu_mem_ctl.scala 686:81] - node _T_6677 = or(_T_6676, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6678 = bits(_T_6677, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][36] <= _T_6664 @[ifu_mem_ctl.scala 693:41] + node _T_6665 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6666 = eq(_T_6665, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6667 = and(ic_valid_ff, _T_6666) @[ifu_mem_ctl.scala 693:97] + node _T_6668 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6669 = and(_T_6667, _T_6668) @[ifu_mem_ctl.scala 693:122] + node _T_6670 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[ifu_mem_ctl.scala 694:37] + node _T_6671 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6672 = and(_T_6670, _T_6671) @[ifu_mem_ctl.scala 694:59] + node _T_6673 = eq(perr_ic_index_ff, UInt<6>("h025")) @[ifu_mem_ctl.scala 694:102] + node _T_6674 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6675 = and(_T_6673, _T_6674) @[ifu_mem_ctl.scala 694:124] + node _T_6676 = or(_T_6672, _T_6675) @[ifu_mem_ctl.scala 694:81] + node _T_6677 = or(_T_6676, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6678 = bits(_T_6677, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6679 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6678 : @[Reg.scala 28:19] _T_6679 <= _T_6669 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][37] <= _T_6679 @[ifu_mem_ctl.scala 685:41] - node _T_6680 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6681 = eq(_T_6680, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6682 = and(ic_valid_ff, _T_6681) @[ifu_mem_ctl.scala 685:97] - node _T_6683 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6684 = and(_T_6682, _T_6683) @[ifu_mem_ctl.scala 685:122] - node _T_6685 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[ifu_mem_ctl.scala 686:37] - node _T_6686 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6687 = and(_T_6685, _T_6686) @[ifu_mem_ctl.scala 686:59] - node _T_6688 = eq(perr_ic_index_ff, UInt<6>("h026")) @[ifu_mem_ctl.scala 686:102] - node _T_6689 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6690 = and(_T_6688, _T_6689) @[ifu_mem_ctl.scala 686:124] - node _T_6691 = or(_T_6687, _T_6690) @[ifu_mem_ctl.scala 686:81] - node _T_6692 = or(_T_6691, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6693 = bits(_T_6692, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][37] <= _T_6679 @[ifu_mem_ctl.scala 693:41] + node _T_6680 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6681 = eq(_T_6680, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6682 = and(ic_valid_ff, _T_6681) @[ifu_mem_ctl.scala 693:97] + node _T_6683 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6684 = and(_T_6682, _T_6683) @[ifu_mem_ctl.scala 693:122] + node _T_6685 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[ifu_mem_ctl.scala 694:37] + node _T_6686 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6687 = and(_T_6685, _T_6686) @[ifu_mem_ctl.scala 694:59] + node _T_6688 = eq(perr_ic_index_ff, UInt<6>("h026")) @[ifu_mem_ctl.scala 694:102] + node _T_6689 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6690 = and(_T_6688, _T_6689) @[ifu_mem_ctl.scala 694:124] + node _T_6691 = or(_T_6687, _T_6690) @[ifu_mem_ctl.scala 694:81] + node _T_6692 = or(_T_6691, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6693 = bits(_T_6692, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6694 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6693 : @[Reg.scala 28:19] _T_6694 <= _T_6684 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][38] <= _T_6694 @[ifu_mem_ctl.scala 685:41] - node _T_6695 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6696 = eq(_T_6695, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6697 = and(ic_valid_ff, _T_6696) @[ifu_mem_ctl.scala 685:97] - node _T_6698 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6699 = and(_T_6697, _T_6698) @[ifu_mem_ctl.scala 685:122] - node _T_6700 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[ifu_mem_ctl.scala 686:37] - node _T_6701 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6702 = and(_T_6700, _T_6701) @[ifu_mem_ctl.scala 686:59] - node _T_6703 = eq(perr_ic_index_ff, UInt<6>("h027")) @[ifu_mem_ctl.scala 686:102] - node _T_6704 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6705 = and(_T_6703, _T_6704) @[ifu_mem_ctl.scala 686:124] - node _T_6706 = or(_T_6702, _T_6705) @[ifu_mem_ctl.scala 686:81] - node _T_6707 = or(_T_6706, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6708 = bits(_T_6707, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][38] <= _T_6694 @[ifu_mem_ctl.scala 693:41] + node _T_6695 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6696 = eq(_T_6695, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6697 = and(ic_valid_ff, _T_6696) @[ifu_mem_ctl.scala 693:97] + node _T_6698 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6699 = and(_T_6697, _T_6698) @[ifu_mem_ctl.scala 693:122] + node _T_6700 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[ifu_mem_ctl.scala 694:37] + node _T_6701 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6702 = and(_T_6700, _T_6701) @[ifu_mem_ctl.scala 694:59] + node _T_6703 = eq(perr_ic_index_ff, UInt<6>("h027")) @[ifu_mem_ctl.scala 694:102] + node _T_6704 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6705 = and(_T_6703, _T_6704) @[ifu_mem_ctl.scala 694:124] + node _T_6706 = or(_T_6702, _T_6705) @[ifu_mem_ctl.scala 694:81] + node _T_6707 = or(_T_6706, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6708 = bits(_T_6707, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6709 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6708 : @[Reg.scala 28:19] _T_6709 <= _T_6699 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][39] <= _T_6709 @[ifu_mem_ctl.scala 685:41] - node _T_6710 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6711 = eq(_T_6710, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6712 = and(ic_valid_ff, _T_6711) @[ifu_mem_ctl.scala 685:97] - node _T_6713 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6714 = and(_T_6712, _T_6713) @[ifu_mem_ctl.scala 685:122] - node _T_6715 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[ifu_mem_ctl.scala 686:37] - node _T_6716 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6717 = and(_T_6715, _T_6716) @[ifu_mem_ctl.scala 686:59] - node _T_6718 = eq(perr_ic_index_ff, UInt<6>("h028")) @[ifu_mem_ctl.scala 686:102] - node _T_6719 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6720 = and(_T_6718, _T_6719) @[ifu_mem_ctl.scala 686:124] - node _T_6721 = or(_T_6717, _T_6720) @[ifu_mem_ctl.scala 686:81] - node _T_6722 = or(_T_6721, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6723 = bits(_T_6722, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][39] <= _T_6709 @[ifu_mem_ctl.scala 693:41] + node _T_6710 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6711 = eq(_T_6710, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6712 = and(ic_valid_ff, _T_6711) @[ifu_mem_ctl.scala 693:97] + node _T_6713 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6714 = and(_T_6712, _T_6713) @[ifu_mem_ctl.scala 693:122] + node _T_6715 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[ifu_mem_ctl.scala 694:37] + node _T_6716 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6717 = and(_T_6715, _T_6716) @[ifu_mem_ctl.scala 694:59] + node _T_6718 = eq(perr_ic_index_ff, UInt<6>("h028")) @[ifu_mem_ctl.scala 694:102] + node _T_6719 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6720 = and(_T_6718, _T_6719) @[ifu_mem_ctl.scala 694:124] + node _T_6721 = or(_T_6717, _T_6720) @[ifu_mem_ctl.scala 694:81] + node _T_6722 = or(_T_6721, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6723 = bits(_T_6722, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6724 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6723 : @[Reg.scala 28:19] _T_6724 <= _T_6714 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][40] <= _T_6724 @[ifu_mem_ctl.scala 685:41] - node _T_6725 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6726 = eq(_T_6725, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6727 = and(ic_valid_ff, _T_6726) @[ifu_mem_ctl.scala 685:97] - node _T_6728 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6729 = and(_T_6727, _T_6728) @[ifu_mem_ctl.scala 685:122] - node _T_6730 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[ifu_mem_ctl.scala 686:37] - node _T_6731 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6732 = and(_T_6730, _T_6731) @[ifu_mem_ctl.scala 686:59] - node _T_6733 = eq(perr_ic_index_ff, UInt<6>("h029")) @[ifu_mem_ctl.scala 686:102] - node _T_6734 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6735 = and(_T_6733, _T_6734) @[ifu_mem_ctl.scala 686:124] - node _T_6736 = or(_T_6732, _T_6735) @[ifu_mem_ctl.scala 686:81] - node _T_6737 = or(_T_6736, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6738 = bits(_T_6737, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][40] <= _T_6724 @[ifu_mem_ctl.scala 693:41] + node _T_6725 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6726 = eq(_T_6725, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6727 = and(ic_valid_ff, _T_6726) @[ifu_mem_ctl.scala 693:97] + node _T_6728 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6729 = and(_T_6727, _T_6728) @[ifu_mem_ctl.scala 693:122] + node _T_6730 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[ifu_mem_ctl.scala 694:37] + node _T_6731 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6732 = and(_T_6730, _T_6731) @[ifu_mem_ctl.scala 694:59] + node _T_6733 = eq(perr_ic_index_ff, UInt<6>("h029")) @[ifu_mem_ctl.scala 694:102] + node _T_6734 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6735 = and(_T_6733, _T_6734) @[ifu_mem_ctl.scala 694:124] + node _T_6736 = or(_T_6732, _T_6735) @[ifu_mem_ctl.scala 694:81] + node _T_6737 = or(_T_6736, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6738 = bits(_T_6737, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6739 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6738 : @[Reg.scala 28:19] _T_6739 <= _T_6729 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][41] <= _T_6739 @[ifu_mem_ctl.scala 685:41] - node _T_6740 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6741 = eq(_T_6740, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6742 = and(ic_valid_ff, _T_6741) @[ifu_mem_ctl.scala 685:97] - node _T_6743 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6744 = and(_T_6742, _T_6743) @[ifu_mem_ctl.scala 685:122] - node _T_6745 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[ifu_mem_ctl.scala 686:37] - node _T_6746 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6747 = and(_T_6745, _T_6746) @[ifu_mem_ctl.scala 686:59] - node _T_6748 = eq(perr_ic_index_ff, UInt<6>("h02a")) @[ifu_mem_ctl.scala 686:102] - node _T_6749 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6750 = and(_T_6748, _T_6749) @[ifu_mem_ctl.scala 686:124] - node _T_6751 = or(_T_6747, _T_6750) @[ifu_mem_ctl.scala 686:81] - node _T_6752 = or(_T_6751, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6753 = bits(_T_6752, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][41] <= _T_6739 @[ifu_mem_ctl.scala 693:41] + node _T_6740 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6741 = eq(_T_6740, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6742 = and(ic_valid_ff, _T_6741) @[ifu_mem_ctl.scala 693:97] + node _T_6743 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6744 = and(_T_6742, _T_6743) @[ifu_mem_ctl.scala 693:122] + node _T_6745 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[ifu_mem_ctl.scala 694:37] + node _T_6746 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6747 = and(_T_6745, _T_6746) @[ifu_mem_ctl.scala 694:59] + node _T_6748 = eq(perr_ic_index_ff, UInt<6>("h02a")) @[ifu_mem_ctl.scala 694:102] + node _T_6749 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6750 = and(_T_6748, _T_6749) @[ifu_mem_ctl.scala 694:124] + node _T_6751 = or(_T_6747, _T_6750) @[ifu_mem_ctl.scala 694:81] + node _T_6752 = or(_T_6751, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6753 = bits(_T_6752, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6754 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6753 : @[Reg.scala 28:19] _T_6754 <= _T_6744 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][42] <= _T_6754 @[ifu_mem_ctl.scala 685:41] - node _T_6755 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6756 = eq(_T_6755, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6757 = and(ic_valid_ff, _T_6756) @[ifu_mem_ctl.scala 685:97] - node _T_6758 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6759 = and(_T_6757, _T_6758) @[ifu_mem_ctl.scala 685:122] - node _T_6760 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[ifu_mem_ctl.scala 686:37] - node _T_6761 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6762 = and(_T_6760, _T_6761) @[ifu_mem_ctl.scala 686:59] - node _T_6763 = eq(perr_ic_index_ff, UInt<6>("h02b")) @[ifu_mem_ctl.scala 686:102] - node _T_6764 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6765 = and(_T_6763, _T_6764) @[ifu_mem_ctl.scala 686:124] - node _T_6766 = or(_T_6762, _T_6765) @[ifu_mem_ctl.scala 686:81] - node _T_6767 = or(_T_6766, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6768 = bits(_T_6767, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][42] <= _T_6754 @[ifu_mem_ctl.scala 693:41] + node _T_6755 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6756 = eq(_T_6755, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6757 = and(ic_valid_ff, _T_6756) @[ifu_mem_ctl.scala 693:97] + node _T_6758 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6759 = and(_T_6757, _T_6758) @[ifu_mem_ctl.scala 693:122] + node _T_6760 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[ifu_mem_ctl.scala 694:37] + node _T_6761 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6762 = and(_T_6760, _T_6761) @[ifu_mem_ctl.scala 694:59] + node _T_6763 = eq(perr_ic_index_ff, UInt<6>("h02b")) @[ifu_mem_ctl.scala 694:102] + node _T_6764 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6765 = and(_T_6763, _T_6764) @[ifu_mem_ctl.scala 694:124] + node _T_6766 = or(_T_6762, _T_6765) @[ifu_mem_ctl.scala 694:81] + node _T_6767 = or(_T_6766, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6768 = bits(_T_6767, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6769 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6768 : @[Reg.scala 28:19] _T_6769 <= _T_6759 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][43] <= _T_6769 @[ifu_mem_ctl.scala 685:41] - node _T_6770 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6771 = eq(_T_6770, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6772 = and(ic_valid_ff, _T_6771) @[ifu_mem_ctl.scala 685:97] - node _T_6773 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6774 = and(_T_6772, _T_6773) @[ifu_mem_ctl.scala 685:122] - node _T_6775 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[ifu_mem_ctl.scala 686:37] - node _T_6776 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6777 = and(_T_6775, _T_6776) @[ifu_mem_ctl.scala 686:59] - node _T_6778 = eq(perr_ic_index_ff, UInt<6>("h02c")) @[ifu_mem_ctl.scala 686:102] - node _T_6779 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6780 = and(_T_6778, _T_6779) @[ifu_mem_ctl.scala 686:124] - node _T_6781 = or(_T_6777, _T_6780) @[ifu_mem_ctl.scala 686:81] - node _T_6782 = or(_T_6781, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6783 = bits(_T_6782, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][43] <= _T_6769 @[ifu_mem_ctl.scala 693:41] + node _T_6770 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6771 = eq(_T_6770, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6772 = and(ic_valid_ff, _T_6771) @[ifu_mem_ctl.scala 693:97] + node _T_6773 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6774 = and(_T_6772, _T_6773) @[ifu_mem_ctl.scala 693:122] + node _T_6775 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[ifu_mem_ctl.scala 694:37] + node _T_6776 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6777 = and(_T_6775, _T_6776) @[ifu_mem_ctl.scala 694:59] + node _T_6778 = eq(perr_ic_index_ff, UInt<6>("h02c")) @[ifu_mem_ctl.scala 694:102] + node _T_6779 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6780 = and(_T_6778, _T_6779) @[ifu_mem_ctl.scala 694:124] + node _T_6781 = or(_T_6777, _T_6780) @[ifu_mem_ctl.scala 694:81] + node _T_6782 = or(_T_6781, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6783 = bits(_T_6782, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6784 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6783 : @[Reg.scala 28:19] _T_6784 <= _T_6774 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][44] <= _T_6784 @[ifu_mem_ctl.scala 685:41] - node _T_6785 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6786 = eq(_T_6785, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6787 = and(ic_valid_ff, _T_6786) @[ifu_mem_ctl.scala 685:97] - node _T_6788 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6789 = and(_T_6787, _T_6788) @[ifu_mem_ctl.scala 685:122] - node _T_6790 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[ifu_mem_ctl.scala 686:37] - node _T_6791 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6792 = and(_T_6790, _T_6791) @[ifu_mem_ctl.scala 686:59] - node _T_6793 = eq(perr_ic_index_ff, UInt<6>("h02d")) @[ifu_mem_ctl.scala 686:102] - node _T_6794 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6795 = and(_T_6793, _T_6794) @[ifu_mem_ctl.scala 686:124] - node _T_6796 = or(_T_6792, _T_6795) @[ifu_mem_ctl.scala 686:81] - node _T_6797 = or(_T_6796, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6798 = bits(_T_6797, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][44] <= _T_6784 @[ifu_mem_ctl.scala 693:41] + node _T_6785 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6786 = eq(_T_6785, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6787 = and(ic_valid_ff, _T_6786) @[ifu_mem_ctl.scala 693:97] + node _T_6788 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6789 = and(_T_6787, _T_6788) @[ifu_mem_ctl.scala 693:122] + node _T_6790 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[ifu_mem_ctl.scala 694:37] + node _T_6791 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6792 = and(_T_6790, _T_6791) @[ifu_mem_ctl.scala 694:59] + node _T_6793 = eq(perr_ic_index_ff, UInt<6>("h02d")) @[ifu_mem_ctl.scala 694:102] + node _T_6794 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6795 = and(_T_6793, _T_6794) @[ifu_mem_ctl.scala 694:124] + node _T_6796 = or(_T_6792, _T_6795) @[ifu_mem_ctl.scala 694:81] + node _T_6797 = or(_T_6796, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6798 = bits(_T_6797, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6799 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6798 : @[Reg.scala 28:19] _T_6799 <= _T_6789 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][45] <= _T_6799 @[ifu_mem_ctl.scala 685:41] - node _T_6800 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6801 = eq(_T_6800, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6802 = and(ic_valid_ff, _T_6801) @[ifu_mem_ctl.scala 685:97] - node _T_6803 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6804 = and(_T_6802, _T_6803) @[ifu_mem_ctl.scala 685:122] - node _T_6805 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[ifu_mem_ctl.scala 686:37] - node _T_6806 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6807 = and(_T_6805, _T_6806) @[ifu_mem_ctl.scala 686:59] - node _T_6808 = eq(perr_ic_index_ff, UInt<6>("h02e")) @[ifu_mem_ctl.scala 686:102] - node _T_6809 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6810 = and(_T_6808, _T_6809) @[ifu_mem_ctl.scala 686:124] - node _T_6811 = or(_T_6807, _T_6810) @[ifu_mem_ctl.scala 686:81] - node _T_6812 = or(_T_6811, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6813 = bits(_T_6812, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][45] <= _T_6799 @[ifu_mem_ctl.scala 693:41] + node _T_6800 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6801 = eq(_T_6800, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6802 = and(ic_valid_ff, _T_6801) @[ifu_mem_ctl.scala 693:97] + node _T_6803 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6804 = and(_T_6802, _T_6803) @[ifu_mem_ctl.scala 693:122] + node _T_6805 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[ifu_mem_ctl.scala 694:37] + node _T_6806 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6807 = and(_T_6805, _T_6806) @[ifu_mem_ctl.scala 694:59] + node _T_6808 = eq(perr_ic_index_ff, UInt<6>("h02e")) @[ifu_mem_ctl.scala 694:102] + node _T_6809 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6810 = and(_T_6808, _T_6809) @[ifu_mem_ctl.scala 694:124] + node _T_6811 = or(_T_6807, _T_6810) @[ifu_mem_ctl.scala 694:81] + node _T_6812 = or(_T_6811, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6813 = bits(_T_6812, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6814 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6813 : @[Reg.scala 28:19] _T_6814 <= _T_6804 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][46] <= _T_6814 @[ifu_mem_ctl.scala 685:41] - node _T_6815 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6816 = eq(_T_6815, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6817 = and(ic_valid_ff, _T_6816) @[ifu_mem_ctl.scala 685:97] - node _T_6818 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6819 = and(_T_6817, _T_6818) @[ifu_mem_ctl.scala 685:122] - node _T_6820 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[ifu_mem_ctl.scala 686:37] - node _T_6821 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6822 = and(_T_6820, _T_6821) @[ifu_mem_ctl.scala 686:59] - node _T_6823 = eq(perr_ic_index_ff, UInt<6>("h02f")) @[ifu_mem_ctl.scala 686:102] - node _T_6824 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6825 = and(_T_6823, _T_6824) @[ifu_mem_ctl.scala 686:124] - node _T_6826 = or(_T_6822, _T_6825) @[ifu_mem_ctl.scala 686:81] - node _T_6827 = or(_T_6826, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6828 = bits(_T_6827, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][46] <= _T_6814 @[ifu_mem_ctl.scala 693:41] + node _T_6815 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6816 = eq(_T_6815, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6817 = and(ic_valid_ff, _T_6816) @[ifu_mem_ctl.scala 693:97] + node _T_6818 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6819 = and(_T_6817, _T_6818) @[ifu_mem_ctl.scala 693:122] + node _T_6820 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[ifu_mem_ctl.scala 694:37] + node _T_6821 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6822 = and(_T_6820, _T_6821) @[ifu_mem_ctl.scala 694:59] + node _T_6823 = eq(perr_ic_index_ff, UInt<6>("h02f")) @[ifu_mem_ctl.scala 694:102] + node _T_6824 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6825 = and(_T_6823, _T_6824) @[ifu_mem_ctl.scala 694:124] + node _T_6826 = or(_T_6822, _T_6825) @[ifu_mem_ctl.scala 694:81] + node _T_6827 = or(_T_6826, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6828 = bits(_T_6827, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6829 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6828 : @[Reg.scala 28:19] _T_6829 <= _T_6819 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][47] <= _T_6829 @[ifu_mem_ctl.scala 685:41] - node _T_6830 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6831 = eq(_T_6830, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6832 = and(ic_valid_ff, _T_6831) @[ifu_mem_ctl.scala 685:97] - node _T_6833 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6834 = and(_T_6832, _T_6833) @[ifu_mem_ctl.scala 685:122] - node _T_6835 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[ifu_mem_ctl.scala 686:37] - node _T_6836 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6837 = and(_T_6835, _T_6836) @[ifu_mem_ctl.scala 686:59] - node _T_6838 = eq(perr_ic_index_ff, UInt<6>("h030")) @[ifu_mem_ctl.scala 686:102] - node _T_6839 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6840 = and(_T_6838, _T_6839) @[ifu_mem_ctl.scala 686:124] - node _T_6841 = or(_T_6837, _T_6840) @[ifu_mem_ctl.scala 686:81] - node _T_6842 = or(_T_6841, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6843 = bits(_T_6842, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][47] <= _T_6829 @[ifu_mem_ctl.scala 693:41] + node _T_6830 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6831 = eq(_T_6830, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6832 = and(ic_valid_ff, _T_6831) @[ifu_mem_ctl.scala 693:97] + node _T_6833 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6834 = and(_T_6832, _T_6833) @[ifu_mem_ctl.scala 693:122] + node _T_6835 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[ifu_mem_ctl.scala 694:37] + node _T_6836 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6837 = and(_T_6835, _T_6836) @[ifu_mem_ctl.scala 694:59] + node _T_6838 = eq(perr_ic_index_ff, UInt<6>("h030")) @[ifu_mem_ctl.scala 694:102] + node _T_6839 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6840 = and(_T_6838, _T_6839) @[ifu_mem_ctl.scala 694:124] + node _T_6841 = or(_T_6837, _T_6840) @[ifu_mem_ctl.scala 694:81] + node _T_6842 = or(_T_6841, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6843 = bits(_T_6842, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6844 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6843 : @[Reg.scala 28:19] _T_6844 <= _T_6834 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][48] <= _T_6844 @[ifu_mem_ctl.scala 685:41] - node _T_6845 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6846 = eq(_T_6845, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6847 = and(ic_valid_ff, _T_6846) @[ifu_mem_ctl.scala 685:97] - node _T_6848 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6849 = and(_T_6847, _T_6848) @[ifu_mem_ctl.scala 685:122] - node _T_6850 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[ifu_mem_ctl.scala 686:37] - node _T_6851 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6852 = and(_T_6850, _T_6851) @[ifu_mem_ctl.scala 686:59] - node _T_6853 = eq(perr_ic_index_ff, UInt<6>("h031")) @[ifu_mem_ctl.scala 686:102] - node _T_6854 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6855 = and(_T_6853, _T_6854) @[ifu_mem_ctl.scala 686:124] - node _T_6856 = or(_T_6852, _T_6855) @[ifu_mem_ctl.scala 686:81] - node _T_6857 = or(_T_6856, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6858 = bits(_T_6857, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][48] <= _T_6844 @[ifu_mem_ctl.scala 693:41] + node _T_6845 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6846 = eq(_T_6845, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6847 = and(ic_valid_ff, _T_6846) @[ifu_mem_ctl.scala 693:97] + node _T_6848 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6849 = and(_T_6847, _T_6848) @[ifu_mem_ctl.scala 693:122] + node _T_6850 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[ifu_mem_ctl.scala 694:37] + node _T_6851 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6852 = and(_T_6850, _T_6851) @[ifu_mem_ctl.scala 694:59] + node _T_6853 = eq(perr_ic_index_ff, UInt<6>("h031")) @[ifu_mem_ctl.scala 694:102] + node _T_6854 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6855 = and(_T_6853, _T_6854) @[ifu_mem_ctl.scala 694:124] + node _T_6856 = or(_T_6852, _T_6855) @[ifu_mem_ctl.scala 694:81] + node _T_6857 = or(_T_6856, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6858 = bits(_T_6857, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6859 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6858 : @[Reg.scala 28:19] _T_6859 <= _T_6849 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][49] <= _T_6859 @[ifu_mem_ctl.scala 685:41] - node _T_6860 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6861 = eq(_T_6860, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6862 = and(ic_valid_ff, _T_6861) @[ifu_mem_ctl.scala 685:97] - node _T_6863 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6864 = and(_T_6862, _T_6863) @[ifu_mem_ctl.scala 685:122] - node _T_6865 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[ifu_mem_ctl.scala 686:37] - node _T_6866 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6867 = and(_T_6865, _T_6866) @[ifu_mem_ctl.scala 686:59] - node _T_6868 = eq(perr_ic_index_ff, UInt<6>("h032")) @[ifu_mem_ctl.scala 686:102] - node _T_6869 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6870 = and(_T_6868, _T_6869) @[ifu_mem_ctl.scala 686:124] - node _T_6871 = or(_T_6867, _T_6870) @[ifu_mem_ctl.scala 686:81] - node _T_6872 = or(_T_6871, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6873 = bits(_T_6872, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][49] <= _T_6859 @[ifu_mem_ctl.scala 693:41] + node _T_6860 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6861 = eq(_T_6860, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6862 = and(ic_valid_ff, _T_6861) @[ifu_mem_ctl.scala 693:97] + node _T_6863 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6864 = and(_T_6862, _T_6863) @[ifu_mem_ctl.scala 693:122] + node _T_6865 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[ifu_mem_ctl.scala 694:37] + node _T_6866 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6867 = and(_T_6865, _T_6866) @[ifu_mem_ctl.scala 694:59] + node _T_6868 = eq(perr_ic_index_ff, UInt<6>("h032")) @[ifu_mem_ctl.scala 694:102] + node _T_6869 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6870 = and(_T_6868, _T_6869) @[ifu_mem_ctl.scala 694:124] + node _T_6871 = or(_T_6867, _T_6870) @[ifu_mem_ctl.scala 694:81] + node _T_6872 = or(_T_6871, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6873 = bits(_T_6872, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6874 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6873 : @[Reg.scala 28:19] _T_6874 <= _T_6864 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][50] <= _T_6874 @[ifu_mem_ctl.scala 685:41] - node _T_6875 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6876 = eq(_T_6875, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6877 = and(ic_valid_ff, _T_6876) @[ifu_mem_ctl.scala 685:97] - node _T_6878 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6879 = and(_T_6877, _T_6878) @[ifu_mem_ctl.scala 685:122] - node _T_6880 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[ifu_mem_ctl.scala 686:37] - node _T_6881 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6882 = and(_T_6880, _T_6881) @[ifu_mem_ctl.scala 686:59] - node _T_6883 = eq(perr_ic_index_ff, UInt<6>("h033")) @[ifu_mem_ctl.scala 686:102] - node _T_6884 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6885 = and(_T_6883, _T_6884) @[ifu_mem_ctl.scala 686:124] - node _T_6886 = or(_T_6882, _T_6885) @[ifu_mem_ctl.scala 686:81] - node _T_6887 = or(_T_6886, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6888 = bits(_T_6887, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][50] <= _T_6874 @[ifu_mem_ctl.scala 693:41] + node _T_6875 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6876 = eq(_T_6875, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6877 = and(ic_valid_ff, _T_6876) @[ifu_mem_ctl.scala 693:97] + node _T_6878 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6879 = and(_T_6877, _T_6878) @[ifu_mem_ctl.scala 693:122] + node _T_6880 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[ifu_mem_ctl.scala 694:37] + node _T_6881 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6882 = and(_T_6880, _T_6881) @[ifu_mem_ctl.scala 694:59] + node _T_6883 = eq(perr_ic_index_ff, UInt<6>("h033")) @[ifu_mem_ctl.scala 694:102] + node _T_6884 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6885 = and(_T_6883, _T_6884) @[ifu_mem_ctl.scala 694:124] + node _T_6886 = or(_T_6882, _T_6885) @[ifu_mem_ctl.scala 694:81] + node _T_6887 = or(_T_6886, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6888 = bits(_T_6887, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6889 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6888 : @[Reg.scala 28:19] _T_6889 <= _T_6879 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][51] <= _T_6889 @[ifu_mem_ctl.scala 685:41] - node _T_6890 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6891 = eq(_T_6890, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6892 = and(ic_valid_ff, _T_6891) @[ifu_mem_ctl.scala 685:97] - node _T_6893 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6894 = and(_T_6892, _T_6893) @[ifu_mem_ctl.scala 685:122] - node _T_6895 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[ifu_mem_ctl.scala 686:37] - node _T_6896 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6897 = and(_T_6895, _T_6896) @[ifu_mem_ctl.scala 686:59] - node _T_6898 = eq(perr_ic_index_ff, UInt<6>("h034")) @[ifu_mem_ctl.scala 686:102] - node _T_6899 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6900 = and(_T_6898, _T_6899) @[ifu_mem_ctl.scala 686:124] - node _T_6901 = or(_T_6897, _T_6900) @[ifu_mem_ctl.scala 686:81] - node _T_6902 = or(_T_6901, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6903 = bits(_T_6902, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][51] <= _T_6889 @[ifu_mem_ctl.scala 693:41] + node _T_6890 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6891 = eq(_T_6890, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6892 = and(ic_valid_ff, _T_6891) @[ifu_mem_ctl.scala 693:97] + node _T_6893 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6894 = and(_T_6892, _T_6893) @[ifu_mem_ctl.scala 693:122] + node _T_6895 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[ifu_mem_ctl.scala 694:37] + node _T_6896 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6897 = and(_T_6895, _T_6896) @[ifu_mem_ctl.scala 694:59] + node _T_6898 = eq(perr_ic_index_ff, UInt<6>("h034")) @[ifu_mem_ctl.scala 694:102] + node _T_6899 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6900 = and(_T_6898, _T_6899) @[ifu_mem_ctl.scala 694:124] + node _T_6901 = or(_T_6897, _T_6900) @[ifu_mem_ctl.scala 694:81] + node _T_6902 = or(_T_6901, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6903 = bits(_T_6902, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6904 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6903 : @[Reg.scala 28:19] _T_6904 <= _T_6894 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][52] <= _T_6904 @[ifu_mem_ctl.scala 685:41] - node _T_6905 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6906 = eq(_T_6905, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6907 = and(ic_valid_ff, _T_6906) @[ifu_mem_ctl.scala 685:97] - node _T_6908 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6909 = and(_T_6907, _T_6908) @[ifu_mem_ctl.scala 685:122] - node _T_6910 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[ifu_mem_ctl.scala 686:37] - node _T_6911 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6912 = and(_T_6910, _T_6911) @[ifu_mem_ctl.scala 686:59] - node _T_6913 = eq(perr_ic_index_ff, UInt<6>("h035")) @[ifu_mem_ctl.scala 686:102] - node _T_6914 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6915 = and(_T_6913, _T_6914) @[ifu_mem_ctl.scala 686:124] - node _T_6916 = or(_T_6912, _T_6915) @[ifu_mem_ctl.scala 686:81] - node _T_6917 = or(_T_6916, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6918 = bits(_T_6917, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][52] <= _T_6904 @[ifu_mem_ctl.scala 693:41] + node _T_6905 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6906 = eq(_T_6905, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6907 = and(ic_valid_ff, _T_6906) @[ifu_mem_ctl.scala 693:97] + node _T_6908 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6909 = and(_T_6907, _T_6908) @[ifu_mem_ctl.scala 693:122] + node _T_6910 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[ifu_mem_ctl.scala 694:37] + node _T_6911 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6912 = and(_T_6910, _T_6911) @[ifu_mem_ctl.scala 694:59] + node _T_6913 = eq(perr_ic_index_ff, UInt<6>("h035")) @[ifu_mem_ctl.scala 694:102] + node _T_6914 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6915 = and(_T_6913, _T_6914) @[ifu_mem_ctl.scala 694:124] + node _T_6916 = or(_T_6912, _T_6915) @[ifu_mem_ctl.scala 694:81] + node _T_6917 = or(_T_6916, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6918 = bits(_T_6917, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6919 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6918 : @[Reg.scala 28:19] _T_6919 <= _T_6909 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][53] <= _T_6919 @[ifu_mem_ctl.scala 685:41] - node _T_6920 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6921 = eq(_T_6920, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6922 = and(ic_valid_ff, _T_6921) @[ifu_mem_ctl.scala 685:97] - node _T_6923 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6924 = and(_T_6922, _T_6923) @[ifu_mem_ctl.scala 685:122] - node _T_6925 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[ifu_mem_ctl.scala 686:37] - node _T_6926 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6927 = and(_T_6925, _T_6926) @[ifu_mem_ctl.scala 686:59] - node _T_6928 = eq(perr_ic_index_ff, UInt<6>("h036")) @[ifu_mem_ctl.scala 686:102] - node _T_6929 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6930 = and(_T_6928, _T_6929) @[ifu_mem_ctl.scala 686:124] - node _T_6931 = or(_T_6927, _T_6930) @[ifu_mem_ctl.scala 686:81] - node _T_6932 = or(_T_6931, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6933 = bits(_T_6932, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][53] <= _T_6919 @[ifu_mem_ctl.scala 693:41] + node _T_6920 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6921 = eq(_T_6920, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6922 = and(ic_valid_ff, _T_6921) @[ifu_mem_ctl.scala 693:97] + node _T_6923 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6924 = and(_T_6922, _T_6923) @[ifu_mem_ctl.scala 693:122] + node _T_6925 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[ifu_mem_ctl.scala 694:37] + node _T_6926 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6927 = and(_T_6925, _T_6926) @[ifu_mem_ctl.scala 694:59] + node _T_6928 = eq(perr_ic_index_ff, UInt<6>("h036")) @[ifu_mem_ctl.scala 694:102] + node _T_6929 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6930 = and(_T_6928, _T_6929) @[ifu_mem_ctl.scala 694:124] + node _T_6931 = or(_T_6927, _T_6930) @[ifu_mem_ctl.scala 694:81] + node _T_6932 = or(_T_6931, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6933 = bits(_T_6932, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6934 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6933 : @[Reg.scala 28:19] _T_6934 <= _T_6924 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][54] <= _T_6934 @[ifu_mem_ctl.scala 685:41] - node _T_6935 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6936 = eq(_T_6935, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6937 = and(ic_valid_ff, _T_6936) @[ifu_mem_ctl.scala 685:97] - node _T_6938 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6939 = and(_T_6937, _T_6938) @[ifu_mem_ctl.scala 685:122] - node _T_6940 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[ifu_mem_ctl.scala 686:37] - node _T_6941 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6942 = and(_T_6940, _T_6941) @[ifu_mem_ctl.scala 686:59] - node _T_6943 = eq(perr_ic_index_ff, UInt<6>("h037")) @[ifu_mem_ctl.scala 686:102] - node _T_6944 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6945 = and(_T_6943, _T_6944) @[ifu_mem_ctl.scala 686:124] - node _T_6946 = or(_T_6942, _T_6945) @[ifu_mem_ctl.scala 686:81] - node _T_6947 = or(_T_6946, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6948 = bits(_T_6947, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][54] <= _T_6934 @[ifu_mem_ctl.scala 693:41] + node _T_6935 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6936 = eq(_T_6935, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6937 = and(ic_valid_ff, _T_6936) @[ifu_mem_ctl.scala 693:97] + node _T_6938 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6939 = and(_T_6937, _T_6938) @[ifu_mem_ctl.scala 693:122] + node _T_6940 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[ifu_mem_ctl.scala 694:37] + node _T_6941 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6942 = and(_T_6940, _T_6941) @[ifu_mem_ctl.scala 694:59] + node _T_6943 = eq(perr_ic_index_ff, UInt<6>("h037")) @[ifu_mem_ctl.scala 694:102] + node _T_6944 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6945 = and(_T_6943, _T_6944) @[ifu_mem_ctl.scala 694:124] + node _T_6946 = or(_T_6942, _T_6945) @[ifu_mem_ctl.scala 694:81] + node _T_6947 = or(_T_6946, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6948 = bits(_T_6947, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6949 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6948 : @[Reg.scala 28:19] _T_6949 <= _T_6939 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][55] <= _T_6949 @[ifu_mem_ctl.scala 685:41] - node _T_6950 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6951 = eq(_T_6950, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6952 = and(ic_valid_ff, _T_6951) @[ifu_mem_ctl.scala 685:97] - node _T_6953 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6954 = and(_T_6952, _T_6953) @[ifu_mem_ctl.scala 685:122] - node _T_6955 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[ifu_mem_ctl.scala 686:37] - node _T_6956 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6957 = and(_T_6955, _T_6956) @[ifu_mem_ctl.scala 686:59] - node _T_6958 = eq(perr_ic_index_ff, UInt<6>("h038")) @[ifu_mem_ctl.scala 686:102] - node _T_6959 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6960 = and(_T_6958, _T_6959) @[ifu_mem_ctl.scala 686:124] - node _T_6961 = or(_T_6957, _T_6960) @[ifu_mem_ctl.scala 686:81] - node _T_6962 = or(_T_6961, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6963 = bits(_T_6962, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][55] <= _T_6949 @[ifu_mem_ctl.scala 693:41] + node _T_6950 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6951 = eq(_T_6950, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6952 = and(ic_valid_ff, _T_6951) @[ifu_mem_ctl.scala 693:97] + node _T_6953 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6954 = and(_T_6952, _T_6953) @[ifu_mem_ctl.scala 693:122] + node _T_6955 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[ifu_mem_ctl.scala 694:37] + node _T_6956 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6957 = and(_T_6955, _T_6956) @[ifu_mem_ctl.scala 694:59] + node _T_6958 = eq(perr_ic_index_ff, UInt<6>("h038")) @[ifu_mem_ctl.scala 694:102] + node _T_6959 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6960 = and(_T_6958, _T_6959) @[ifu_mem_ctl.scala 694:124] + node _T_6961 = or(_T_6957, _T_6960) @[ifu_mem_ctl.scala 694:81] + node _T_6962 = or(_T_6961, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6963 = bits(_T_6962, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6964 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6963 : @[Reg.scala 28:19] _T_6964 <= _T_6954 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][56] <= _T_6964 @[ifu_mem_ctl.scala 685:41] - node _T_6965 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6966 = eq(_T_6965, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6967 = and(ic_valid_ff, _T_6966) @[ifu_mem_ctl.scala 685:97] - node _T_6968 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6969 = and(_T_6967, _T_6968) @[ifu_mem_ctl.scala 685:122] - node _T_6970 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[ifu_mem_ctl.scala 686:37] - node _T_6971 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6972 = and(_T_6970, _T_6971) @[ifu_mem_ctl.scala 686:59] - node _T_6973 = eq(perr_ic_index_ff, UInt<6>("h039")) @[ifu_mem_ctl.scala 686:102] - node _T_6974 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6975 = and(_T_6973, _T_6974) @[ifu_mem_ctl.scala 686:124] - node _T_6976 = or(_T_6972, _T_6975) @[ifu_mem_ctl.scala 686:81] - node _T_6977 = or(_T_6976, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6978 = bits(_T_6977, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][56] <= _T_6964 @[ifu_mem_ctl.scala 693:41] + node _T_6965 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6966 = eq(_T_6965, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6967 = and(ic_valid_ff, _T_6966) @[ifu_mem_ctl.scala 693:97] + node _T_6968 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6969 = and(_T_6967, _T_6968) @[ifu_mem_ctl.scala 693:122] + node _T_6970 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[ifu_mem_ctl.scala 694:37] + node _T_6971 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6972 = and(_T_6970, _T_6971) @[ifu_mem_ctl.scala 694:59] + node _T_6973 = eq(perr_ic_index_ff, UInt<6>("h039")) @[ifu_mem_ctl.scala 694:102] + node _T_6974 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6975 = and(_T_6973, _T_6974) @[ifu_mem_ctl.scala 694:124] + node _T_6976 = or(_T_6972, _T_6975) @[ifu_mem_ctl.scala 694:81] + node _T_6977 = or(_T_6976, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6978 = bits(_T_6977, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6979 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6978 : @[Reg.scala 28:19] _T_6979 <= _T_6969 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][57] <= _T_6979 @[ifu_mem_ctl.scala 685:41] - node _T_6980 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6981 = eq(_T_6980, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6982 = and(ic_valid_ff, _T_6981) @[ifu_mem_ctl.scala 685:97] - node _T_6983 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6984 = and(_T_6982, _T_6983) @[ifu_mem_ctl.scala 685:122] - node _T_6985 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[ifu_mem_ctl.scala 686:37] - node _T_6986 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_6987 = and(_T_6985, _T_6986) @[ifu_mem_ctl.scala 686:59] - node _T_6988 = eq(perr_ic_index_ff, UInt<6>("h03a")) @[ifu_mem_ctl.scala 686:102] - node _T_6989 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_6990 = and(_T_6988, _T_6989) @[ifu_mem_ctl.scala 686:124] - node _T_6991 = or(_T_6987, _T_6990) @[ifu_mem_ctl.scala 686:81] - node _T_6992 = or(_T_6991, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_6993 = bits(_T_6992, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][57] <= _T_6979 @[ifu_mem_ctl.scala 693:41] + node _T_6980 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6981 = eq(_T_6980, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6982 = and(ic_valid_ff, _T_6981) @[ifu_mem_ctl.scala 693:97] + node _T_6983 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6984 = and(_T_6982, _T_6983) @[ifu_mem_ctl.scala 693:122] + node _T_6985 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[ifu_mem_ctl.scala 694:37] + node _T_6986 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_6987 = and(_T_6985, _T_6986) @[ifu_mem_ctl.scala 694:59] + node _T_6988 = eq(perr_ic_index_ff, UInt<6>("h03a")) @[ifu_mem_ctl.scala 694:102] + node _T_6989 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_6990 = and(_T_6988, _T_6989) @[ifu_mem_ctl.scala 694:124] + node _T_6991 = or(_T_6987, _T_6990) @[ifu_mem_ctl.scala 694:81] + node _T_6992 = or(_T_6991, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_6993 = bits(_T_6992, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_6994 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_6993 : @[Reg.scala 28:19] _T_6994 <= _T_6984 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][58] <= _T_6994 @[ifu_mem_ctl.scala 685:41] - node _T_6995 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_6996 = eq(_T_6995, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_6997 = and(ic_valid_ff, _T_6996) @[ifu_mem_ctl.scala 685:97] - node _T_6998 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_6999 = and(_T_6997, _T_6998) @[ifu_mem_ctl.scala 685:122] - node _T_7000 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[ifu_mem_ctl.scala 686:37] - node _T_7001 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7002 = and(_T_7000, _T_7001) @[ifu_mem_ctl.scala 686:59] - node _T_7003 = eq(perr_ic_index_ff, UInt<6>("h03b")) @[ifu_mem_ctl.scala 686:102] - node _T_7004 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7005 = and(_T_7003, _T_7004) @[ifu_mem_ctl.scala 686:124] - node _T_7006 = or(_T_7002, _T_7005) @[ifu_mem_ctl.scala 686:81] - node _T_7007 = or(_T_7006, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7008 = bits(_T_7007, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][58] <= _T_6994 @[ifu_mem_ctl.scala 693:41] + node _T_6995 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_6996 = eq(_T_6995, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_6997 = and(ic_valid_ff, _T_6996) @[ifu_mem_ctl.scala 693:97] + node _T_6998 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_6999 = and(_T_6997, _T_6998) @[ifu_mem_ctl.scala 693:122] + node _T_7000 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[ifu_mem_ctl.scala 694:37] + node _T_7001 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7002 = and(_T_7000, _T_7001) @[ifu_mem_ctl.scala 694:59] + node _T_7003 = eq(perr_ic_index_ff, UInt<6>("h03b")) @[ifu_mem_ctl.scala 694:102] + node _T_7004 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7005 = and(_T_7003, _T_7004) @[ifu_mem_ctl.scala 694:124] + node _T_7006 = or(_T_7002, _T_7005) @[ifu_mem_ctl.scala 694:81] + node _T_7007 = or(_T_7006, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7008 = bits(_T_7007, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7009 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7008 : @[Reg.scala 28:19] _T_7009 <= _T_6999 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][59] <= _T_7009 @[ifu_mem_ctl.scala 685:41] - node _T_7010 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7011 = eq(_T_7010, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7012 = and(ic_valid_ff, _T_7011) @[ifu_mem_ctl.scala 685:97] - node _T_7013 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7014 = and(_T_7012, _T_7013) @[ifu_mem_ctl.scala 685:122] - node _T_7015 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[ifu_mem_ctl.scala 686:37] - node _T_7016 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7017 = and(_T_7015, _T_7016) @[ifu_mem_ctl.scala 686:59] - node _T_7018 = eq(perr_ic_index_ff, UInt<6>("h03c")) @[ifu_mem_ctl.scala 686:102] - node _T_7019 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7020 = and(_T_7018, _T_7019) @[ifu_mem_ctl.scala 686:124] - node _T_7021 = or(_T_7017, _T_7020) @[ifu_mem_ctl.scala 686:81] - node _T_7022 = or(_T_7021, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7023 = bits(_T_7022, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][59] <= _T_7009 @[ifu_mem_ctl.scala 693:41] + node _T_7010 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7011 = eq(_T_7010, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7012 = and(ic_valid_ff, _T_7011) @[ifu_mem_ctl.scala 693:97] + node _T_7013 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7014 = and(_T_7012, _T_7013) @[ifu_mem_ctl.scala 693:122] + node _T_7015 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[ifu_mem_ctl.scala 694:37] + node _T_7016 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7017 = and(_T_7015, _T_7016) @[ifu_mem_ctl.scala 694:59] + node _T_7018 = eq(perr_ic_index_ff, UInt<6>("h03c")) @[ifu_mem_ctl.scala 694:102] + node _T_7019 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7020 = and(_T_7018, _T_7019) @[ifu_mem_ctl.scala 694:124] + node _T_7021 = or(_T_7017, _T_7020) @[ifu_mem_ctl.scala 694:81] + node _T_7022 = or(_T_7021, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7023 = bits(_T_7022, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7024 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7023 : @[Reg.scala 28:19] _T_7024 <= _T_7014 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][60] <= _T_7024 @[ifu_mem_ctl.scala 685:41] - node _T_7025 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7026 = eq(_T_7025, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7027 = and(ic_valid_ff, _T_7026) @[ifu_mem_ctl.scala 685:97] - node _T_7028 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7029 = and(_T_7027, _T_7028) @[ifu_mem_ctl.scala 685:122] - node _T_7030 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[ifu_mem_ctl.scala 686:37] - node _T_7031 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7032 = and(_T_7030, _T_7031) @[ifu_mem_ctl.scala 686:59] - node _T_7033 = eq(perr_ic_index_ff, UInt<6>("h03d")) @[ifu_mem_ctl.scala 686:102] - node _T_7034 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7035 = and(_T_7033, _T_7034) @[ifu_mem_ctl.scala 686:124] - node _T_7036 = or(_T_7032, _T_7035) @[ifu_mem_ctl.scala 686:81] - node _T_7037 = or(_T_7036, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7038 = bits(_T_7037, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][60] <= _T_7024 @[ifu_mem_ctl.scala 693:41] + node _T_7025 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7026 = eq(_T_7025, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7027 = and(ic_valid_ff, _T_7026) @[ifu_mem_ctl.scala 693:97] + node _T_7028 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7029 = and(_T_7027, _T_7028) @[ifu_mem_ctl.scala 693:122] + node _T_7030 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[ifu_mem_ctl.scala 694:37] + node _T_7031 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7032 = and(_T_7030, _T_7031) @[ifu_mem_ctl.scala 694:59] + node _T_7033 = eq(perr_ic_index_ff, UInt<6>("h03d")) @[ifu_mem_ctl.scala 694:102] + node _T_7034 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7035 = and(_T_7033, _T_7034) @[ifu_mem_ctl.scala 694:124] + node _T_7036 = or(_T_7032, _T_7035) @[ifu_mem_ctl.scala 694:81] + node _T_7037 = or(_T_7036, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7038 = bits(_T_7037, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7039 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7038 : @[Reg.scala 28:19] _T_7039 <= _T_7029 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][61] <= _T_7039 @[ifu_mem_ctl.scala 685:41] - node _T_7040 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7041 = eq(_T_7040, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7042 = and(ic_valid_ff, _T_7041) @[ifu_mem_ctl.scala 685:97] - node _T_7043 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7044 = and(_T_7042, _T_7043) @[ifu_mem_ctl.scala 685:122] - node _T_7045 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[ifu_mem_ctl.scala 686:37] - node _T_7046 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7047 = and(_T_7045, _T_7046) @[ifu_mem_ctl.scala 686:59] - node _T_7048 = eq(perr_ic_index_ff, UInt<6>("h03e")) @[ifu_mem_ctl.scala 686:102] - node _T_7049 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7050 = and(_T_7048, _T_7049) @[ifu_mem_ctl.scala 686:124] - node _T_7051 = or(_T_7047, _T_7050) @[ifu_mem_ctl.scala 686:81] - node _T_7052 = or(_T_7051, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7053 = bits(_T_7052, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][61] <= _T_7039 @[ifu_mem_ctl.scala 693:41] + node _T_7040 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7041 = eq(_T_7040, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7042 = and(ic_valid_ff, _T_7041) @[ifu_mem_ctl.scala 693:97] + node _T_7043 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7044 = and(_T_7042, _T_7043) @[ifu_mem_ctl.scala 693:122] + node _T_7045 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[ifu_mem_ctl.scala 694:37] + node _T_7046 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7047 = and(_T_7045, _T_7046) @[ifu_mem_ctl.scala 694:59] + node _T_7048 = eq(perr_ic_index_ff, UInt<6>("h03e")) @[ifu_mem_ctl.scala 694:102] + node _T_7049 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7050 = and(_T_7048, _T_7049) @[ifu_mem_ctl.scala 694:124] + node _T_7051 = or(_T_7047, _T_7050) @[ifu_mem_ctl.scala 694:81] + node _T_7052 = or(_T_7051, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7053 = bits(_T_7052, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7054 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7053 : @[Reg.scala 28:19] _T_7054 <= _T_7044 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][62] <= _T_7054 @[ifu_mem_ctl.scala 685:41] - node _T_7055 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7056 = eq(_T_7055, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7057 = and(ic_valid_ff, _T_7056) @[ifu_mem_ctl.scala 685:97] - node _T_7058 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7059 = and(_T_7057, _T_7058) @[ifu_mem_ctl.scala 685:122] - node _T_7060 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[ifu_mem_ctl.scala 686:37] - node _T_7061 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7062 = and(_T_7060, _T_7061) @[ifu_mem_ctl.scala 686:59] - node _T_7063 = eq(perr_ic_index_ff, UInt<6>("h03f")) @[ifu_mem_ctl.scala 686:102] - node _T_7064 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7065 = and(_T_7063, _T_7064) @[ifu_mem_ctl.scala 686:124] - node _T_7066 = or(_T_7062, _T_7065) @[ifu_mem_ctl.scala 686:81] - node _T_7067 = or(_T_7066, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7068 = bits(_T_7067, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][62] <= _T_7054 @[ifu_mem_ctl.scala 693:41] + node _T_7055 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7056 = eq(_T_7055, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7057 = and(ic_valid_ff, _T_7056) @[ifu_mem_ctl.scala 693:97] + node _T_7058 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7059 = and(_T_7057, _T_7058) @[ifu_mem_ctl.scala 693:122] + node _T_7060 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[ifu_mem_ctl.scala 694:37] + node _T_7061 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7062 = and(_T_7060, _T_7061) @[ifu_mem_ctl.scala 694:59] + node _T_7063 = eq(perr_ic_index_ff, UInt<6>("h03f")) @[ifu_mem_ctl.scala 694:102] + node _T_7064 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7065 = and(_T_7063, _T_7064) @[ifu_mem_ctl.scala 694:124] + node _T_7066 = or(_T_7062, _T_7065) @[ifu_mem_ctl.scala 694:81] + node _T_7067 = or(_T_7066, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7068 = bits(_T_7067, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7069 : UInt<1>, rvclkhdr_89.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7068 : @[Reg.scala 28:19] _T_7069 <= _T_7059 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][63] <= _T_7069 @[ifu_mem_ctl.scala 685:41] - node _T_7070 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7071 = eq(_T_7070, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7072 = and(ic_valid_ff, _T_7071) @[ifu_mem_ctl.scala 685:97] - node _T_7073 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7074 = and(_T_7072, _T_7073) @[ifu_mem_ctl.scala 685:122] - node _T_7075 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[ifu_mem_ctl.scala 686:37] - node _T_7076 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7077 = and(_T_7075, _T_7076) @[ifu_mem_ctl.scala 686:59] - node _T_7078 = eq(perr_ic_index_ff, UInt<7>("h040")) @[ifu_mem_ctl.scala 686:102] - node _T_7079 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7080 = and(_T_7078, _T_7079) @[ifu_mem_ctl.scala 686:124] - node _T_7081 = or(_T_7077, _T_7080) @[ifu_mem_ctl.scala 686:81] - node _T_7082 = or(_T_7081, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7083 = bits(_T_7082, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][63] <= _T_7069 @[ifu_mem_ctl.scala 693:41] + node _T_7070 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7071 = eq(_T_7070, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7072 = and(ic_valid_ff, _T_7071) @[ifu_mem_ctl.scala 693:97] + node _T_7073 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7074 = and(_T_7072, _T_7073) @[ifu_mem_ctl.scala 693:122] + node _T_7075 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[ifu_mem_ctl.scala 694:37] + node _T_7076 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7077 = and(_T_7075, _T_7076) @[ifu_mem_ctl.scala 694:59] + node _T_7078 = eq(perr_ic_index_ff, UInt<7>("h040")) @[ifu_mem_ctl.scala 694:102] + node _T_7079 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7080 = and(_T_7078, _T_7079) @[ifu_mem_ctl.scala 694:124] + node _T_7081 = or(_T_7077, _T_7080) @[ifu_mem_ctl.scala 694:81] + node _T_7082 = or(_T_7081, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7083 = bits(_T_7082, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7084 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7083 : @[Reg.scala 28:19] _T_7084 <= _T_7074 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][64] <= _T_7084 @[ifu_mem_ctl.scala 685:41] - node _T_7085 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7086 = eq(_T_7085, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7087 = and(ic_valid_ff, _T_7086) @[ifu_mem_ctl.scala 685:97] - node _T_7088 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7089 = and(_T_7087, _T_7088) @[ifu_mem_ctl.scala 685:122] - node _T_7090 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[ifu_mem_ctl.scala 686:37] - node _T_7091 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7092 = and(_T_7090, _T_7091) @[ifu_mem_ctl.scala 686:59] - node _T_7093 = eq(perr_ic_index_ff, UInt<7>("h041")) @[ifu_mem_ctl.scala 686:102] - node _T_7094 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7095 = and(_T_7093, _T_7094) @[ifu_mem_ctl.scala 686:124] - node _T_7096 = or(_T_7092, _T_7095) @[ifu_mem_ctl.scala 686:81] - node _T_7097 = or(_T_7096, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7098 = bits(_T_7097, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][64] <= _T_7084 @[ifu_mem_ctl.scala 693:41] + node _T_7085 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7086 = eq(_T_7085, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7087 = and(ic_valid_ff, _T_7086) @[ifu_mem_ctl.scala 693:97] + node _T_7088 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7089 = and(_T_7087, _T_7088) @[ifu_mem_ctl.scala 693:122] + node _T_7090 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[ifu_mem_ctl.scala 694:37] + node _T_7091 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7092 = and(_T_7090, _T_7091) @[ifu_mem_ctl.scala 694:59] + node _T_7093 = eq(perr_ic_index_ff, UInt<7>("h041")) @[ifu_mem_ctl.scala 694:102] + node _T_7094 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7095 = and(_T_7093, _T_7094) @[ifu_mem_ctl.scala 694:124] + node _T_7096 = or(_T_7092, _T_7095) @[ifu_mem_ctl.scala 694:81] + node _T_7097 = or(_T_7096, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7098 = bits(_T_7097, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7099 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7098 : @[Reg.scala 28:19] _T_7099 <= _T_7089 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][65] <= _T_7099 @[ifu_mem_ctl.scala 685:41] - node _T_7100 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7101 = eq(_T_7100, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7102 = and(ic_valid_ff, _T_7101) @[ifu_mem_ctl.scala 685:97] - node _T_7103 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7104 = and(_T_7102, _T_7103) @[ifu_mem_ctl.scala 685:122] - node _T_7105 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[ifu_mem_ctl.scala 686:37] - node _T_7106 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7107 = and(_T_7105, _T_7106) @[ifu_mem_ctl.scala 686:59] - node _T_7108 = eq(perr_ic_index_ff, UInt<7>("h042")) @[ifu_mem_ctl.scala 686:102] - node _T_7109 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7110 = and(_T_7108, _T_7109) @[ifu_mem_ctl.scala 686:124] - node _T_7111 = or(_T_7107, _T_7110) @[ifu_mem_ctl.scala 686:81] - node _T_7112 = or(_T_7111, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7113 = bits(_T_7112, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][65] <= _T_7099 @[ifu_mem_ctl.scala 693:41] + node _T_7100 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7101 = eq(_T_7100, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7102 = and(ic_valid_ff, _T_7101) @[ifu_mem_ctl.scala 693:97] + node _T_7103 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7104 = and(_T_7102, _T_7103) @[ifu_mem_ctl.scala 693:122] + node _T_7105 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[ifu_mem_ctl.scala 694:37] + node _T_7106 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7107 = and(_T_7105, _T_7106) @[ifu_mem_ctl.scala 694:59] + node _T_7108 = eq(perr_ic_index_ff, UInt<7>("h042")) @[ifu_mem_ctl.scala 694:102] + node _T_7109 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7110 = and(_T_7108, _T_7109) @[ifu_mem_ctl.scala 694:124] + node _T_7111 = or(_T_7107, _T_7110) @[ifu_mem_ctl.scala 694:81] + node _T_7112 = or(_T_7111, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7113 = bits(_T_7112, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7114 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7113 : @[Reg.scala 28:19] _T_7114 <= _T_7104 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][66] <= _T_7114 @[ifu_mem_ctl.scala 685:41] - node _T_7115 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7116 = eq(_T_7115, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7117 = and(ic_valid_ff, _T_7116) @[ifu_mem_ctl.scala 685:97] - node _T_7118 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7119 = and(_T_7117, _T_7118) @[ifu_mem_ctl.scala 685:122] - node _T_7120 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[ifu_mem_ctl.scala 686:37] - node _T_7121 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7122 = and(_T_7120, _T_7121) @[ifu_mem_ctl.scala 686:59] - node _T_7123 = eq(perr_ic_index_ff, UInt<7>("h043")) @[ifu_mem_ctl.scala 686:102] - node _T_7124 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7125 = and(_T_7123, _T_7124) @[ifu_mem_ctl.scala 686:124] - node _T_7126 = or(_T_7122, _T_7125) @[ifu_mem_ctl.scala 686:81] - node _T_7127 = or(_T_7126, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7128 = bits(_T_7127, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][66] <= _T_7114 @[ifu_mem_ctl.scala 693:41] + node _T_7115 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7116 = eq(_T_7115, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7117 = and(ic_valid_ff, _T_7116) @[ifu_mem_ctl.scala 693:97] + node _T_7118 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7119 = and(_T_7117, _T_7118) @[ifu_mem_ctl.scala 693:122] + node _T_7120 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[ifu_mem_ctl.scala 694:37] + node _T_7121 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7122 = and(_T_7120, _T_7121) @[ifu_mem_ctl.scala 694:59] + node _T_7123 = eq(perr_ic_index_ff, UInt<7>("h043")) @[ifu_mem_ctl.scala 694:102] + node _T_7124 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7125 = and(_T_7123, _T_7124) @[ifu_mem_ctl.scala 694:124] + node _T_7126 = or(_T_7122, _T_7125) @[ifu_mem_ctl.scala 694:81] + node _T_7127 = or(_T_7126, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7128 = bits(_T_7127, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7129 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7128 : @[Reg.scala 28:19] _T_7129 <= _T_7119 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][67] <= _T_7129 @[ifu_mem_ctl.scala 685:41] - node _T_7130 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7131 = eq(_T_7130, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7132 = and(ic_valid_ff, _T_7131) @[ifu_mem_ctl.scala 685:97] - node _T_7133 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7134 = and(_T_7132, _T_7133) @[ifu_mem_ctl.scala 685:122] - node _T_7135 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[ifu_mem_ctl.scala 686:37] - node _T_7136 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7137 = and(_T_7135, _T_7136) @[ifu_mem_ctl.scala 686:59] - node _T_7138 = eq(perr_ic_index_ff, UInt<7>("h044")) @[ifu_mem_ctl.scala 686:102] - node _T_7139 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7140 = and(_T_7138, _T_7139) @[ifu_mem_ctl.scala 686:124] - node _T_7141 = or(_T_7137, _T_7140) @[ifu_mem_ctl.scala 686:81] - node _T_7142 = or(_T_7141, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7143 = bits(_T_7142, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][67] <= _T_7129 @[ifu_mem_ctl.scala 693:41] + node _T_7130 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7131 = eq(_T_7130, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7132 = and(ic_valid_ff, _T_7131) @[ifu_mem_ctl.scala 693:97] + node _T_7133 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7134 = and(_T_7132, _T_7133) @[ifu_mem_ctl.scala 693:122] + node _T_7135 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[ifu_mem_ctl.scala 694:37] + node _T_7136 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7137 = and(_T_7135, _T_7136) @[ifu_mem_ctl.scala 694:59] + node _T_7138 = eq(perr_ic_index_ff, UInt<7>("h044")) @[ifu_mem_ctl.scala 694:102] + node _T_7139 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7140 = and(_T_7138, _T_7139) @[ifu_mem_ctl.scala 694:124] + node _T_7141 = or(_T_7137, _T_7140) @[ifu_mem_ctl.scala 694:81] + node _T_7142 = or(_T_7141, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7143 = bits(_T_7142, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7144 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7143 : @[Reg.scala 28:19] _T_7144 <= _T_7134 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][68] <= _T_7144 @[ifu_mem_ctl.scala 685:41] - node _T_7145 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7146 = eq(_T_7145, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7147 = and(ic_valid_ff, _T_7146) @[ifu_mem_ctl.scala 685:97] - node _T_7148 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7149 = and(_T_7147, _T_7148) @[ifu_mem_ctl.scala 685:122] - node _T_7150 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[ifu_mem_ctl.scala 686:37] - node _T_7151 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7152 = and(_T_7150, _T_7151) @[ifu_mem_ctl.scala 686:59] - node _T_7153 = eq(perr_ic_index_ff, UInt<7>("h045")) @[ifu_mem_ctl.scala 686:102] - node _T_7154 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7155 = and(_T_7153, _T_7154) @[ifu_mem_ctl.scala 686:124] - node _T_7156 = or(_T_7152, _T_7155) @[ifu_mem_ctl.scala 686:81] - node _T_7157 = or(_T_7156, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7158 = bits(_T_7157, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][68] <= _T_7144 @[ifu_mem_ctl.scala 693:41] + node _T_7145 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7146 = eq(_T_7145, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7147 = and(ic_valid_ff, _T_7146) @[ifu_mem_ctl.scala 693:97] + node _T_7148 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7149 = and(_T_7147, _T_7148) @[ifu_mem_ctl.scala 693:122] + node _T_7150 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[ifu_mem_ctl.scala 694:37] + node _T_7151 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7152 = and(_T_7150, _T_7151) @[ifu_mem_ctl.scala 694:59] + node _T_7153 = eq(perr_ic_index_ff, UInt<7>("h045")) @[ifu_mem_ctl.scala 694:102] + node _T_7154 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7155 = and(_T_7153, _T_7154) @[ifu_mem_ctl.scala 694:124] + node _T_7156 = or(_T_7152, _T_7155) @[ifu_mem_ctl.scala 694:81] + node _T_7157 = or(_T_7156, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7158 = bits(_T_7157, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7159 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7158 : @[Reg.scala 28:19] _T_7159 <= _T_7149 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][69] <= _T_7159 @[ifu_mem_ctl.scala 685:41] - node _T_7160 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7161 = eq(_T_7160, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7162 = and(ic_valid_ff, _T_7161) @[ifu_mem_ctl.scala 685:97] - node _T_7163 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7164 = and(_T_7162, _T_7163) @[ifu_mem_ctl.scala 685:122] - node _T_7165 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[ifu_mem_ctl.scala 686:37] - node _T_7166 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7167 = and(_T_7165, _T_7166) @[ifu_mem_ctl.scala 686:59] - node _T_7168 = eq(perr_ic_index_ff, UInt<7>("h046")) @[ifu_mem_ctl.scala 686:102] - node _T_7169 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7170 = and(_T_7168, _T_7169) @[ifu_mem_ctl.scala 686:124] - node _T_7171 = or(_T_7167, _T_7170) @[ifu_mem_ctl.scala 686:81] - node _T_7172 = or(_T_7171, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7173 = bits(_T_7172, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][69] <= _T_7159 @[ifu_mem_ctl.scala 693:41] + node _T_7160 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7161 = eq(_T_7160, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7162 = and(ic_valid_ff, _T_7161) @[ifu_mem_ctl.scala 693:97] + node _T_7163 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7164 = and(_T_7162, _T_7163) @[ifu_mem_ctl.scala 693:122] + node _T_7165 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[ifu_mem_ctl.scala 694:37] + node _T_7166 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7167 = and(_T_7165, _T_7166) @[ifu_mem_ctl.scala 694:59] + node _T_7168 = eq(perr_ic_index_ff, UInt<7>("h046")) @[ifu_mem_ctl.scala 694:102] + node _T_7169 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7170 = and(_T_7168, _T_7169) @[ifu_mem_ctl.scala 694:124] + node _T_7171 = or(_T_7167, _T_7170) @[ifu_mem_ctl.scala 694:81] + node _T_7172 = or(_T_7171, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7173 = bits(_T_7172, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7174 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7173 : @[Reg.scala 28:19] _T_7174 <= _T_7164 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][70] <= _T_7174 @[ifu_mem_ctl.scala 685:41] - node _T_7175 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7176 = eq(_T_7175, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7177 = and(ic_valid_ff, _T_7176) @[ifu_mem_ctl.scala 685:97] - node _T_7178 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7179 = and(_T_7177, _T_7178) @[ifu_mem_ctl.scala 685:122] - node _T_7180 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[ifu_mem_ctl.scala 686:37] - node _T_7181 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7182 = and(_T_7180, _T_7181) @[ifu_mem_ctl.scala 686:59] - node _T_7183 = eq(perr_ic_index_ff, UInt<7>("h047")) @[ifu_mem_ctl.scala 686:102] - node _T_7184 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7185 = and(_T_7183, _T_7184) @[ifu_mem_ctl.scala 686:124] - node _T_7186 = or(_T_7182, _T_7185) @[ifu_mem_ctl.scala 686:81] - node _T_7187 = or(_T_7186, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7188 = bits(_T_7187, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][70] <= _T_7174 @[ifu_mem_ctl.scala 693:41] + node _T_7175 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7176 = eq(_T_7175, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7177 = and(ic_valid_ff, _T_7176) @[ifu_mem_ctl.scala 693:97] + node _T_7178 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7179 = and(_T_7177, _T_7178) @[ifu_mem_ctl.scala 693:122] + node _T_7180 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[ifu_mem_ctl.scala 694:37] + node _T_7181 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7182 = and(_T_7180, _T_7181) @[ifu_mem_ctl.scala 694:59] + node _T_7183 = eq(perr_ic_index_ff, UInt<7>("h047")) @[ifu_mem_ctl.scala 694:102] + node _T_7184 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7185 = and(_T_7183, _T_7184) @[ifu_mem_ctl.scala 694:124] + node _T_7186 = or(_T_7182, _T_7185) @[ifu_mem_ctl.scala 694:81] + node _T_7187 = or(_T_7186, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7188 = bits(_T_7187, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7189 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7188 : @[Reg.scala 28:19] _T_7189 <= _T_7179 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][71] <= _T_7189 @[ifu_mem_ctl.scala 685:41] - node _T_7190 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7191 = eq(_T_7190, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7192 = and(ic_valid_ff, _T_7191) @[ifu_mem_ctl.scala 685:97] - node _T_7193 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7194 = and(_T_7192, _T_7193) @[ifu_mem_ctl.scala 685:122] - node _T_7195 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[ifu_mem_ctl.scala 686:37] - node _T_7196 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7197 = and(_T_7195, _T_7196) @[ifu_mem_ctl.scala 686:59] - node _T_7198 = eq(perr_ic_index_ff, UInt<7>("h048")) @[ifu_mem_ctl.scala 686:102] - node _T_7199 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7200 = and(_T_7198, _T_7199) @[ifu_mem_ctl.scala 686:124] - node _T_7201 = or(_T_7197, _T_7200) @[ifu_mem_ctl.scala 686:81] - node _T_7202 = or(_T_7201, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7203 = bits(_T_7202, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][71] <= _T_7189 @[ifu_mem_ctl.scala 693:41] + node _T_7190 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7191 = eq(_T_7190, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7192 = and(ic_valid_ff, _T_7191) @[ifu_mem_ctl.scala 693:97] + node _T_7193 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7194 = and(_T_7192, _T_7193) @[ifu_mem_ctl.scala 693:122] + node _T_7195 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[ifu_mem_ctl.scala 694:37] + node _T_7196 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7197 = and(_T_7195, _T_7196) @[ifu_mem_ctl.scala 694:59] + node _T_7198 = eq(perr_ic_index_ff, UInt<7>("h048")) @[ifu_mem_ctl.scala 694:102] + node _T_7199 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7200 = and(_T_7198, _T_7199) @[ifu_mem_ctl.scala 694:124] + node _T_7201 = or(_T_7197, _T_7200) @[ifu_mem_ctl.scala 694:81] + node _T_7202 = or(_T_7201, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7203 = bits(_T_7202, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7204 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7203 : @[Reg.scala 28:19] _T_7204 <= _T_7194 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][72] <= _T_7204 @[ifu_mem_ctl.scala 685:41] - node _T_7205 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7206 = eq(_T_7205, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7207 = and(ic_valid_ff, _T_7206) @[ifu_mem_ctl.scala 685:97] - node _T_7208 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7209 = and(_T_7207, _T_7208) @[ifu_mem_ctl.scala 685:122] - node _T_7210 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[ifu_mem_ctl.scala 686:37] - node _T_7211 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7212 = and(_T_7210, _T_7211) @[ifu_mem_ctl.scala 686:59] - node _T_7213 = eq(perr_ic_index_ff, UInt<7>("h049")) @[ifu_mem_ctl.scala 686:102] - node _T_7214 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7215 = and(_T_7213, _T_7214) @[ifu_mem_ctl.scala 686:124] - node _T_7216 = or(_T_7212, _T_7215) @[ifu_mem_ctl.scala 686:81] - node _T_7217 = or(_T_7216, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7218 = bits(_T_7217, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][72] <= _T_7204 @[ifu_mem_ctl.scala 693:41] + node _T_7205 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7206 = eq(_T_7205, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7207 = and(ic_valid_ff, _T_7206) @[ifu_mem_ctl.scala 693:97] + node _T_7208 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7209 = and(_T_7207, _T_7208) @[ifu_mem_ctl.scala 693:122] + node _T_7210 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[ifu_mem_ctl.scala 694:37] + node _T_7211 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7212 = and(_T_7210, _T_7211) @[ifu_mem_ctl.scala 694:59] + node _T_7213 = eq(perr_ic_index_ff, UInt<7>("h049")) @[ifu_mem_ctl.scala 694:102] + node _T_7214 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7215 = and(_T_7213, _T_7214) @[ifu_mem_ctl.scala 694:124] + node _T_7216 = or(_T_7212, _T_7215) @[ifu_mem_ctl.scala 694:81] + node _T_7217 = or(_T_7216, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7218 = bits(_T_7217, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7219 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7218 : @[Reg.scala 28:19] _T_7219 <= _T_7209 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][73] <= _T_7219 @[ifu_mem_ctl.scala 685:41] - node _T_7220 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7221 = eq(_T_7220, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7222 = and(ic_valid_ff, _T_7221) @[ifu_mem_ctl.scala 685:97] - node _T_7223 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7224 = and(_T_7222, _T_7223) @[ifu_mem_ctl.scala 685:122] - node _T_7225 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[ifu_mem_ctl.scala 686:37] - node _T_7226 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7227 = and(_T_7225, _T_7226) @[ifu_mem_ctl.scala 686:59] - node _T_7228 = eq(perr_ic_index_ff, UInt<7>("h04a")) @[ifu_mem_ctl.scala 686:102] - node _T_7229 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7230 = and(_T_7228, _T_7229) @[ifu_mem_ctl.scala 686:124] - node _T_7231 = or(_T_7227, _T_7230) @[ifu_mem_ctl.scala 686:81] - node _T_7232 = or(_T_7231, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7233 = bits(_T_7232, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][73] <= _T_7219 @[ifu_mem_ctl.scala 693:41] + node _T_7220 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7221 = eq(_T_7220, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7222 = and(ic_valid_ff, _T_7221) @[ifu_mem_ctl.scala 693:97] + node _T_7223 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7224 = and(_T_7222, _T_7223) @[ifu_mem_ctl.scala 693:122] + node _T_7225 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[ifu_mem_ctl.scala 694:37] + node _T_7226 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7227 = and(_T_7225, _T_7226) @[ifu_mem_ctl.scala 694:59] + node _T_7228 = eq(perr_ic_index_ff, UInt<7>("h04a")) @[ifu_mem_ctl.scala 694:102] + node _T_7229 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7230 = and(_T_7228, _T_7229) @[ifu_mem_ctl.scala 694:124] + node _T_7231 = or(_T_7227, _T_7230) @[ifu_mem_ctl.scala 694:81] + node _T_7232 = or(_T_7231, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7233 = bits(_T_7232, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7234 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7233 : @[Reg.scala 28:19] _T_7234 <= _T_7224 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][74] <= _T_7234 @[ifu_mem_ctl.scala 685:41] - node _T_7235 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7236 = eq(_T_7235, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7237 = and(ic_valid_ff, _T_7236) @[ifu_mem_ctl.scala 685:97] - node _T_7238 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7239 = and(_T_7237, _T_7238) @[ifu_mem_ctl.scala 685:122] - node _T_7240 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[ifu_mem_ctl.scala 686:37] - node _T_7241 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7242 = and(_T_7240, _T_7241) @[ifu_mem_ctl.scala 686:59] - node _T_7243 = eq(perr_ic_index_ff, UInt<7>("h04b")) @[ifu_mem_ctl.scala 686:102] - node _T_7244 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7245 = and(_T_7243, _T_7244) @[ifu_mem_ctl.scala 686:124] - node _T_7246 = or(_T_7242, _T_7245) @[ifu_mem_ctl.scala 686:81] - node _T_7247 = or(_T_7246, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7248 = bits(_T_7247, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][74] <= _T_7234 @[ifu_mem_ctl.scala 693:41] + node _T_7235 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7236 = eq(_T_7235, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7237 = and(ic_valid_ff, _T_7236) @[ifu_mem_ctl.scala 693:97] + node _T_7238 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7239 = and(_T_7237, _T_7238) @[ifu_mem_ctl.scala 693:122] + node _T_7240 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[ifu_mem_ctl.scala 694:37] + node _T_7241 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7242 = and(_T_7240, _T_7241) @[ifu_mem_ctl.scala 694:59] + node _T_7243 = eq(perr_ic_index_ff, UInt<7>("h04b")) @[ifu_mem_ctl.scala 694:102] + node _T_7244 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7245 = and(_T_7243, _T_7244) @[ifu_mem_ctl.scala 694:124] + node _T_7246 = or(_T_7242, _T_7245) @[ifu_mem_ctl.scala 694:81] + node _T_7247 = or(_T_7246, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7248 = bits(_T_7247, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7249 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7248 : @[Reg.scala 28:19] _T_7249 <= _T_7239 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][75] <= _T_7249 @[ifu_mem_ctl.scala 685:41] - node _T_7250 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7251 = eq(_T_7250, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7252 = and(ic_valid_ff, _T_7251) @[ifu_mem_ctl.scala 685:97] - node _T_7253 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7254 = and(_T_7252, _T_7253) @[ifu_mem_ctl.scala 685:122] - node _T_7255 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[ifu_mem_ctl.scala 686:37] - node _T_7256 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7257 = and(_T_7255, _T_7256) @[ifu_mem_ctl.scala 686:59] - node _T_7258 = eq(perr_ic_index_ff, UInt<7>("h04c")) @[ifu_mem_ctl.scala 686:102] - node _T_7259 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7260 = and(_T_7258, _T_7259) @[ifu_mem_ctl.scala 686:124] - node _T_7261 = or(_T_7257, _T_7260) @[ifu_mem_ctl.scala 686:81] - node _T_7262 = or(_T_7261, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7263 = bits(_T_7262, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][75] <= _T_7249 @[ifu_mem_ctl.scala 693:41] + node _T_7250 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7251 = eq(_T_7250, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7252 = and(ic_valid_ff, _T_7251) @[ifu_mem_ctl.scala 693:97] + node _T_7253 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7254 = and(_T_7252, _T_7253) @[ifu_mem_ctl.scala 693:122] + node _T_7255 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[ifu_mem_ctl.scala 694:37] + node _T_7256 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7257 = and(_T_7255, _T_7256) @[ifu_mem_ctl.scala 694:59] + node _T_7258 = eq(perr_ic_index_ff, UInt<7>("h04c")) @[ifu_mem_ctl.scala 694:102] + node _T_7259 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7260 = and(_T_7258, _T_7259) @[ifu_mem_ctl.scala 694:124] + node _T_7261 = or(_T_7257, _T_7260) @[ifu_mem_ctl.scala 694:81] + node _T_7262 = or(_T_7261, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7263 = bits(_T_7262, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7264 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7263 : @[Reg.scala 28:19] _T_7264 <= _T_7254 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][76] <= _T_7264 @[ifu_mem_ctl.scala 685:41] - node _T_7265 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7266 = eq(_T_7265, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7267 = and(ic_valid_ff, _T_7266) @[ifu_mem_ctl.scala 685:97] - node _T_7268 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7269 = and(_T_7267, _T_7268) @[ifu_mem_ctl.scala 685:122] - node _T_7270 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[ifu_mem_ctl.scala 686:37] - node _T_7271 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7272 = and(_T_7270, _T_7271) @[ifu_mem_ctl.scala 686:59] - node _T_7273 = eq(perr_ic_index_ff, UInt<7>("h04d")) @[ifu_mem_ctl.scala 686:102] - node _T_7274 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7275 = and(_T_7273, _T_7274) @[ifu_mem_ctl.scala 686:124] - node _T_7276 = or(_T_7272, _T_7275) @[ifu_mem_ctl.scala 686:81] - node _T_7277 = or(_T_7276, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7278 = bits(_T_7277, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][76] <= _T_7264 @[ifu_mem_ctl.scala 693:41] + node _T_7265 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7266 = eq(_T_7265, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7267 = and(ic_valid_ff, _T_7266) @[ifu_mem_ctl.scala 693:97] + node _T_7268 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7269 = and(_T_7267, _T_7268) @[ifu_mem_ctl.scala 693:122] + node _T_7270 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[ifu_mem_ctl.scala 694:37] + node _T_7271 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7272 = and(_T_7270, _T_7271) @[ifu_mem_ctl.scala 694:59] + node _T_7273 = eq(perr_ic_index_ff, UInt<7>("h04d")) @[ifu_mem_ctl.scala 694:102] + node _T_7274 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7275 = and(_T_7273, _T_7274) @[ifu_mem_ctl.scala 694:124] + node _T_7276 = or(_T_7272, _T_7275) @[ifu_mem_ctl.scala 694:81] + node _T_7277 = or(_T_7276, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7278 = bits(_T_7277, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7279 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7278 : @[Reg.scala 28:19] _T_7279 <= _T_7269 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][77] <= _T_7279 @[ifu_mem_ctl.scala 685:41] - node _T_7280 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7281 = eq(_T_7280, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7282 = and(ic_valid_ff, _T_7281) @[ifu_mem_ctl.scala 685:97] - node _T_7283 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7284 = and(_T_7282, _T_7283) @[ifu_mem_ctl.scala 685:122] - node _T_7285 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[ifu_mem_ctl.scala 686:37] - node _T_7286 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7287 = and(_T_7285, _T_7286) @[ifu_mem_ctl.scala 686:59] - node _T_7288 = eq(perr_ic_index_ff, UInt<7>("h04e")) @[ifu_mem_ctl.scala 686:102] - node _T_7289 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7290 = and(_T_7288, _T_7289) @[ifu_mem_ctl.scala 686:124] - node _T_7291 = or(_T_7287, _T_7290) @[ifu_mem_ctl.scala 686:81] - node _T_7292 = or(_T_7291, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7293 = bits(_T_7292, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][77] <= _T_7279 @[ifu_mem_ctl.scala 693:41] + node _T_7280 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7281 = eq(_T_7280, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7282 = and(ic_valid_ff, _T_7281) @[ifu_mem_ctl.scala 693:97] + node _T_7283 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7284 = and(_T_7282, _T_7283) @[ifu_mem_ctl.scala 693:122] + node _T_7285 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[ifu_mem_ctl.scala 694:37] + node _T_7286 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7287 = and(_T_7285, _T_7286) @[ifu_mem_ctl.scala 694:59] + node _T_7288 = eq(perr_ic_index_ff, UInt<7>("h04e")) @[ifu_mem_ctl.scala 694:102] + node _T_7289 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7290 = and(_T_7288, _T_7289) @[ifu_mem_ctl.scala 694:124] + node _T_7291 = or(_T_7287, _T_7290) @[ifu_mem_ctl.scala 694:81] + node _T_7292 = or(_T_7291, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7293 = bits(_T_7292, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7294 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7293 : @[Reg.scala 28:19] _T_7294 <= _T_7284 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][78] <= _T_7294 @[ifu_mem_ctl.scala 685:41] - node _T_7295 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7296 = eq(_T_7295, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7297 = and(ic_valid_ff, _T_7296) @[ifu_mem_ctl.scala 685:97] - node _T_7298 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7299 = and(_T_7297, _T_7298) @[ifu_mem_ctl.scala 685:122] - node _T_7300 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[ifu_mem_ctl.scala 686:37] - node _T_7301 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7302 = and(_T_7300, _T_7301) @[ifu_mem_ctl.scala 686:59] - node _T_7303 = eq(perr_ic_index_ff, UInt<7>("h04f")) @[ifu_mem_ctl.scala 686:102] - node _T_7304 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7305 = and(_T_7303, _T_7304) @[ifu_mem_ctl.scala 686:124] - node _T_7306 = or(_T_7302, _T_7305) @[ifu_mem_ctl.scala 686:81] - node _T_7307 = or(_T_7306, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7308 = bits(_T_7307, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][78] <= _T_7294 @[ifu_mem_ctl.scala 693:41] + node _T_7295 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7296 = eq(_T_7295, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7297 = and(ic_valid_ff, _T_7296) @[ifu_mem_ctl.scala 693:97] + node _T_7298 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7299 = and(_T_7297, _T_7298) @[ifu_mem_ctl.scala 693:122] + node _T_7300 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[ifu_mem_ctl.scala 694:37] + node _T_7301 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7302 = and(_T_7300, _T_7301) @[ifu_mem_ctl.scala 694:59] + node _T_7303 = eq(perr_ic_index_ff, UInt<7>("h04f")) @[ifu_mem_ctl.scala 694:102] + node _T_7304 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7305 = and(_T_7303, _T_7304) @[ifu_mem_ctl.scala 694:124] + node _T_7306 = or(_T_7302, _T_7305) @[ifu_mem_ctl.scala 694:81] + node _T_7307 = or(_T_7306, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7308 = bits(_T_7307, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7309 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7308 : @[Reg.scala 28:19] _T_7309 <= _T_7299 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][79] <= _T_7309 @[ifu_mem_ctl.scala 685:41] - node _T_7310 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7311 = eq(_T_7310, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7312 = and(ic_valid_ff, _T_7311) @[ifu_mem_ctl.scala 685:97] - node _T_7313 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7314 = and(_T_7312, _T_7313) @[ifu_mem_ctl.scala 685:122] - node _T_7315 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[ifu_mem_ctl.scala 686:37] - node _T_7316 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7317 = and(_T_7315, _T_7316) @[ifu_mem_ctl.scala 686:59] - node _T_7318 = eq(perr_ic_index_ff, UInt<7>("h050")) @[ifu_mem_ctl.scala 686:102] - node _T_7319 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7320 = and(_T_7318, _T_7319) @[ifu_mem_ctl.scala 686:124] - node _T_7321 = or(_T_7317, _T_7320) @[ifu_mem_ctl.scala 686:81] - node _T_7322 = or(_T_7321, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7323 = bits(_T_7322, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][79] <= _T_7309 @[ifu_mem_ctl.scala 693:41] + node _T_7310 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7311 = eq(_T_7310, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7312 = and(ic_valid_ff, _T_7311) @[ifu_mem_ctl.scala 693:97] + node _T_7313 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7314 = and(_T_7312, _T_7313) @[ifu_mem_ctl.scala 693:122] + node _T_7315 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[ifu_mem_ctl.scala 694:37] + node _T_7316 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7317 = and(_T_7315, _T_7316) @[ifu_mem_ctl.scala 694:59] + node _T_7318 = eq(perr_ic_index_ff, UInt<7>("h050")) @[ifu_mem_ctl.scala 694:102] + node _T_7319 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7320 = and(_T_7318, _T_7319) @[ifu_mem_ctl.scala 694:124] + node _T_7321 = or(_T_7317, _T_7320) @[ifu_mem_ctl.scala 694:81] + node _T_7322 = or(_T_7321, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7323 = bits(_T_7322, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7324 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7323 : @[Reg.scala 28:19] _T_7324 <= _T_7314 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][80] <= _T_7324 @[ifu_mem_ctl.scala 685:41] - node _T_7325 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7326 = eq(_T_7325, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7327 = and(ic_valid_ff, _T_7326) @[ifu_mem_ctl.scala 685:97] - node _T_7328 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7329 = and(_T_7327, _T_7328) @[ifu_mem_ctl.scala 685:122] - node _T_7330 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[ifu_mem_ctl.scala 686:37] - node _T_7331 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7332 = and(_T_7330, _T_7331) @[ifu_mem_ctl.scala 686:59] - node _T_7333 = eq(perr_ic_index_ff, UInt<7>("h051")) @[ifu_mem_ctl.scala 686:102] - node _T_7334 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7335 = and(_T_7333, _T_7334) @[ifu_mem_ctl.scala 686:124] - node _T_7336 = or(_T_7332, _T_7335) @[ifu_mem_ctl.scala 686:81] - node _T_7337 = or(_T_7336, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7338 = bits(_T_7337, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][80] <= _T_7324 @[ifu_mem_ctl.scala 693:41] + node _T_7325 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7326 = eq(_T_7325, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7327 = and(ic_valid_ff, _T_7326) @[ifu_mem_ctl.scala 693:97] + node _T_7328 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7329 = and(_T_7327, _T_7328) @[ifu_mem_ctl.scala 693:122] + node _T_7330 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[ifu_mem_ctl.scala 694:37] + node _T_7331 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7332 = and(_T_7330, _T_7331) @[ifu_mem_ctl.scala 694:59] + node _T_7333 = eq(perr_ic_index_ff, UInt<7>("h051")) @[ifu_mem_ctl.scala 694:102] + node _T_7334 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7335 = and(_T_7333, _T_7334) @[ifu_mem_ctl.scala 694:124] + node _T_7336 = or(_T_7332, _T_7335) @[ifu_mem_ctl.scala 694:81] + node _T_7337 = or(_T_7336, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7338 = bits(_T_7337, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7339 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7338 : @[Reg.scala 28:19] _T_7339 <= _T_7329 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][81] <= _T_7339 @[ifu_mem_ctl.scala 685:41] - node _T_7340 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7341 = eq(_T_7340, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7342 = and(ic_valid_ff, _T_7341) @[ifu_mem_ctl.scala 685:97] - node _T_7343 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7344 = and(_T_7342, _T_7343) @[ifu_mem_ctl.scala 685:122] - node _T_7345 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[ifu_mem_ctl.scala 686:37] - node _T_7346 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7347 = and(_T_7345, _T_7346) @[ifu_mem_ctl.scala 686:59] - node _T_7348 = eq(perr_ic_index_ff, UInt<7>("h052")) @[ifu_mem_ctl.scala 686:102] - node _T_7349 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7350 = and(_T_7348, _T_7349) @[ifu_mem_ctl.scala 686:124] - node _T_7351 = or(_T_7347, _T_7350) @[ifu_mem_ctl.scala 686:81] - node _T_7352 = or(_T_7351, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7353 = bits(_T_7352, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][81] <= _T_7339 @[ifu_mem_ctl.scala 693:41] + node _T_7340 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7341 = eq(_T_7340, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7342 = and(ic_valid_ff, _T_7341) @[ifu_mem_ctl.scala 693:97] + node _T_7343 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7344 = and(_T_7342, _T_7343) @[ifu_mem_ctl.scala 693:122] + node _T_7345 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[ifu_mem_ctl.scala 694:37] + node _T_7346 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7347 = and(_T_7345, _T_7346) @[ifu_mem_ctl.scala 694:59] + node _T_7348 = eq(perr_ic_index_ff, UInt<7>("h052")) @[ifu_mem_ctl.scala 694:102] + node _T_7349 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7350 = and(_T_7348, _T_7349) @[ifu_mem_ctl.scala 694:124] + node _T_7351 = or(_T_7347, _T_7350) @[ifu_mem_ctl.scala 694:81] + node _T_7352 = or(_T_7351, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7353 = bits(_T_7352, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7354 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7353 : @[Reg.scala 28:19] _T_7354 <= _T_7344 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][82] <= _T_7354 @[ifu_mem_ctl.scala 685:41] - node _T_7355 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7356 = eq(_T_7355, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7357 = and(ic_valid_ff, _T_7356) @[ifu_mem_ctl.scala 685:97] - node _T_7358 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7359 = and(_T_7357, _T_7358) @[ifu_mem_ctl.scala 685:122] - node _T_7360 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[ifu_mem_ctl.scala 686:37] - node _T_7361 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7362 = and(_T_7360, _T_7361) @[ifu_mem_ctl.scala 686:59] - node _T_7363 = eq(perr_ic_index_ff, UInt<7>("h053")) @[ifu_mem_ctl.scala 686:102] - node _T_7364 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7365 = and(_T_7363, _T_7364) @[ifu_mem_ctl.scala 686:124] - node _T_7366 = or(_T_7362, _T_7365) @[ifu_mem_ctl.scala 686:81] - node _T_7367 = or(_T_7366, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7368 = bits(_T_7367, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][82] <= _T_7354 @[ifu_mem_ctl.scala 693:41] + node _T_7355 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7356 = eq(_T_7355, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7357 = and(ic_valid_ff, _T_7356) @[ifu_mem_ctl.scala 693:97] + node _T_7358 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7359 = and(_T_7357, _T_7358) @[ifu_mem_ctl.scala 693:122] + node _T_7360 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[ifu_mem_ctl.scala 694:37] + node _T_7361 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7362 = and(_T_7360, _T_7361) @[ifu_mem_ctl.scala 694:59] + node _T_7363 = eq(perr_ic_index_ff, UInt<7>("h053")) @[ifu_mem_ctl.scala 694:102] + node _T_7364 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7365 = and(_T_7363, _T_7364) @[ifu_mem_ctl.scala 694:124] + node _T_7366 = or(_T_7362, _T_7365) @[ifu_mem_ctl.scala 694:81] + node _T_7367 = or(_T_7366, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7368 = bits(_T_7367, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7369 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7368 : @[Reg.scala 28:19] _T_7369 <= _T_7359 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][83] <= _T_7369 @[ifu_mem_ctl.scala 685:41] - node _T_7370 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7371 = eq(_T_7370, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7372 = and(ic_valid_ff, _T_7371) @[ifu_mem_ctl.scala 685:97] - node _T_7373 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7374 = and(_T_7372, _T_7373) @[ifu_mem_ctl.scala 685:122] - node _T_7375 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[ifu_mem_ctl.scala 686:37] - node _T_7376 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7377 = and(_T_7375, _T_7376) @[ifu_mem_ctl.scala 686:59] - node _T_7378 = eq(perr_ic_index_ff, UInt<7>("h054")) @[ifu_mem_ctl.scala 686:102] - node _T_7379 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7380 = and(_T_7378, _T_7379) @[ifu_mem_ctl.scala 686:124] - node _T_7381 = or(_T_7377, _T_7380) @[ifu_mem_ctl.scala 686:81] - node _T_7382 = or(_T_7381, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7383 = bits(_T_7382, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][83] <= _T_7369 @[ifu_mem_ctl.scala 693:41] + node _T_7370 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7371 = eq(_T_7370, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7372 = and(ic_valid_ff, _T_7371) @[ifu_mem_ctl.scala 693:97] + node _T_7373 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7374 = and(_T_7372, _T_7373) @[ifu_mem_ctl.scala 693:122] + node _T_7375 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[ifu_mem_ctl.scala 694:37] + node _T_7376 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7377 = and(_T_7375, _T_7376) @[ifu_mem_ctl.scala 694:59] + node _T_7378 = eq(perr_ic_index_ff, UInt<7>("h054")) @[ifu_mem_ctl.scala 694:102] + node _T_7379 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7380 = and(_T_7378, _T_7379) @[ifu_mem_ctl.scala 694:124] + node _T_7381 = or(_T_7377, _T_7380) @[ifu_mem_ctl.scala 694:81] + node _T_7382 = or(_T_7381, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7383 = bits(_T_7382, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7384 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7383 : @[Reg.scala 28:19] _T_7384 <= _T_7374 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][84] <= _T_7384 @[ifu_mem_ctl.scala 685:41] - node _T_7385 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7386 = eq(_T_7385, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7387 = and(ic_valid_ff, _T_7386) @[ifu_mem_ctl.scala 685:97] - node _T_7388 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7389 = and(_T_7387, _T_7388) @[ifu_mem_ctl.scala 685:122] - node _T_7390 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[ifu_mem_ctl.scala 686:37] - node _T_7391 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7392 = and(_T_7390, _T_7391) @[ifu_mem_ctl.scala 686:59] - node _T_7393 = eq(perr_ic_index_ff, UInt<7>("h055")) @[ifu_mem_ctl.scala 686:102] - node _T_7394 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7395 = and(_T_7393, _T_7394) @[ifu_mem_ctl.scala 686:124] - node _T_7396 = or(_T_7392, _T_7395) @[ifu_mem_ctl.scala 686:81] - node _T_7397 = or(_T_7396, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7398 = bits(_T_7397, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][84] <= _T_7384 @[ifu_mem_ctl.scala 693:41] + node _T_7385 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7386 = eq(_T_7385, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7387 = and(ic_valid_ff, _T_7386) @[ifu_mem_ctl.scala 693:97] + node _T_7388 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7389 = and(_T_7387, _T_7388) @[ifu_mem_ctl.scala 693:122] + node _T_7390 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[ifu_mem_ctl.scala 694:37] + node _T_7391 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7392 = and(_T_7390, _T_7391) @[ifu_mem_ctl.scala 694:59] + node _T_7393 = eq(perr_ic_index_ff, UInt<7>("h055")) @[ifu_mem_ctl.scala 694:102] + node _T_7394 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7395 = and(_T_7393, _T_7394) @[ifu_mem_ctl.scala 694:124] + node _T_7396 = or(_T_7392, _T_7395) @[ifu_mem_ctl.scala 694:81] + node _T_7397 = or(_T_7396, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7398 = bits(_T_7397, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7399 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7398 : @[Reg.scala 28:19] _T_7399 <= _T_7389 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][85] <= _T_7399 @[ifu_mem_ctl.scala 685:41] - node _T_7400 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7401 = eq(_T_7400, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7402 = and(ic_valid_ff, _T_7401) @[ifu_mem_ctl.scala 685:97] - node _T_7403 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7404 = and(_T_7402, _T_7403) @[ifu_mem_ctl.scala 685:122] - node _T_7405 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[ifu_mem_ctl.scala 686:37] - node _T_7406 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7407 = and(_T_7405, _T_7406) @[ifu_mem_ctl.scala 686:59] - node _T_7408 = eq(perr_ic_index_ff, UInt<7>("h056")) @[ifu_mem_ctl.scala 686:102] - node _T_7409 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7410 = and(_T_7408, _T_7409) @[ifu_mem_ctl.scala 686:124] - node _T_7411 = or(_T_7407, _T_7410) @[ifu_mem_ctl.scala 686:81] - node _T_7412 = or(_T_7411, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7413 = bits(_T_7412, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][85] <= _T_7399 @[ifu_mem_ctl.scala 693:41] + node _T_7400 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7401 = eq(_T_7400, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7402 = and(ic_valid_ff, _T_7401) @[ifu_mem_ctl.scala 693:97] + node _T_7403 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7404 = and(_T_7402, _T_7403) @[ifu_mem_ctl.scala 693:122] + node _T_7405 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[ifu_mem_ctl.scala 694:37] + node _T_7406 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7407 = and(_T_7405, _T_7406) @[ifu_mem_ctl.scala 694:59] + node _T_7408 = eq(perr_ic_index_ff, UInt<7>("h056")) @[ifu_mem_ctl.scala 694:102] + node _T_7409 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7410 = and(_T_7408, _T_7409) @[ifu_mem_ctl.scala 694:124] + node _T_7411 = or(_T_7407, _T_7410) @[ifu_mem_ctl.scala 694:81] + node _T_7412 = or(_T_7411, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7413 = bits(_T_7412, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7414 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7413 : @[Reg.scala 28:19] _T_7414 <= _T_7404 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][86] <= _T_7414 @[ifu_mem_ctl.scala 685:41] - node _T_7415 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7416 = eq(_T_7415, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7417 = and(ic_valid_ff, _T_7416) @[ifu_mem_ctl.scala 685:97] - node _T_7418 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7419 = and(_T_7417, _T_7418) @[ifu_mem_ctl.scala 685:122] - node _T_7420 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[ifu_mem_ctl.scala 686:37] - node _T_7421 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7422 = and(_T_7420, _T_7421) @[ifu_mem_ctl.scala 686:59] - node _T_7423 = eq(perr_ic_index_ff, UInt<7>("h057")) @[ifu_mem_ctl.scala 686:102] - node _T_7424 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7425 = and(_T_7423, _T_7424) @[ifu_mem_ctl.scala 686:124] - node _T_7426 = or(_T_7422, _T_7425) @[ifu_mem_ctl.scala 686:81] - node _T_7427 = or(_T_7426, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7428 = bits(_T_7427, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][86] <= _T_7414 @[ifu_mem_ctl.scala 693:41] + node _T_7415 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7416 = eq(_T_7415, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7417 = and(ic_valid_ff, _T_7416) @[ifu_mem_ctl.scala 693:97] + node _T_7418 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7419 = and(_T_7417, _T_7418) @[ifu_mem_ctl.scala 693:122] + node _T_7420 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[ifu_mem_ctl.scala 694:37] + node _T_7421 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7422 = and(_T_7420, _T_7421) @[ifu_mem_ctl.scala 694:59] + node _T_7423 = eq(perr_ic_index_ff, UInt<7>("h057")) @[ifu_mem_ctl.scala 694:102] + node _T_7424 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7425 = and(_T_7423, _T_7424) @[ifu_mem_ctl.scala 694:124] + node _T_7426 = or(_T_7422, _T_7425) @[ifu_mem_ctl.scala 694:81] + node _T_7427 = or(_T_7426, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7428 = bits(_T_7427, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7429 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7428 : @[Reg.scala 28:19] _T_7429 <= _T_7419 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][87] <= _T_7429 @[ifu_mem_ctl.scala 685:41] - node _T_7430 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7431 = eq(_T_7430, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7432 = and(ic_valid_ff, _T_7431) @[ifu_mem_ctl.scala 685:97] - node _T_7433 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7434 = and(_T_7432, _T_7433) @[ifu_mem_ctl.scala 685:122] - node _T_7435 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[ifu_mem_ctl.scala 686:37] - node _T_7436 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7437 = and(_T_7435, _T_7436) @[ifu_mem_ctl.scala 686:59] - node _T_7438 = eq(perr_ic_index_ff, UInt<7>("h058")) @[ifu_mem_ctl.scala 686:102] - node _T_7439 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7440 = and(_T_7438, _T_7439) @[ifu_mem_ctl.scala 686:124] - node _T_7441 = or(_T_7437, _T_7440) @[ifu_mem_ctl.scala 686:81] - node _T_7442 = or(_T_7441, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7443 = bits(_T_7442, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][87] <= _T_7429 @[ifu_mem_ctl.scala 693:41] + node _T_7430 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7431 = eq(_T_7430, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7432 = and(ic_valid_ff, _T_7431) @[ifu_mem_ctl.scala 693:97] + node _T_7433 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7434 = and(_T_7432, _T_7433) @[ifu_mem_ctl.scala 693:122] + node _T_7435 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[ifu_mem_ctl.scala 694:37] + node _T_7436 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7437 = and(_T_7435, _T_7436) @[ifu_mem_ctl.scala 694:59] + node _T_7438 = eq(perr_ic_index_ff, UInt<7>("h058")) @[ifu_mem_ctl.scala 694:102] + node _T_7439 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7440 = and(_T_7438, _T_7439) @[ifu_mem_ctl.scala 694:124] + node _T_7441 = or(_T_7437, _T_7440) @[ifu_mem_ctl.scala 694:81] + node _T_7442 = or(_T_7441, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7443 = bits(_T_7442, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7444 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7443 : @[Reg.scala 28:19] _T_7444 <= _T_7434 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][88] <= _T_7444 @[ifu_mem_ctl.scala 685:41] - node _T_7445 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7446 = eq(_T_7445, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7447 = and(ic_valid_ff, _T_7446) @[ifu_mem_ctl.scala 685:97] - node _T_7448 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7449 = and(_T_7447, _T_7448) @[ifu_mem_ctl.scala 685:122] - node _T_7450 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[ifu_mem_ctl.scala 686:37] - node _T_7451 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7452 = and(_T_7450, _T_7451) @[ifu_mem_ctl.scala 686:59] - node _T_7453 = eq(perr_ic_index_ff, UInt<7>("h059")) @[ifu_mem_ctl.scala 686:102] - node _T_7454 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7455 = and(_T_7453, _T_7454) @[ifu_mem_ctl.scala 686:124] - node _T_7456 = or(_T_7452, _T_7455) @[ifu_mem_ctl.scala 686:81] - node _T_7457 = or(_T_7456, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7458 = bits(_T_7457, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][88] <= _T_7444 @[ifu_mem_ctl.scala 693:41] + node _T_7445 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7446 = eq(_T_7445, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7447 = and(ic_valid_ff, _T_7446) @[ifu_mem_ctl.scala 693:97] + node _T_7448 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7449 = and(_T_7447, _T_7448) @[ifu_mem_ctl.scala 693:122] + node _T_7450 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[ifu_mem_ctl.scala 694:37] + node _T_7451 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7452 = and(_T_7450, _T_7451) @[ifu_mem_ctl.scala 694:59] + node _T_7453 = eq(perr_ic_index_ff, UInt<7>("h059")) @[ifu_mem_ctl.scala 694:102] + node _T_7454 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7455 = and(_T_7453, _T_7454) @[ifu_mem_ctl.scala 694:124] + node _T_7456 = or(_T_7452, _T_7455) @[ifu_mem_ctl.scala 694:81] + node _T_7457 = or(_T_7456, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7458 = bits(_T_7457, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7459 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7458 : @[Reg.scala 28:19] _T_7459 <= _T_7449 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][89] <= _T_7459 @[ifu_mem_ctl.scala 685:41] - node _T_7460 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7461 = eq(_T_7460, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7462 = and(ic_valid_ff, _T_7461) @[ifu_mem_ctl.scala 685:97] - node _T_7463 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7464 = and(_T_7462, _T_7463) @[ifu_mem_ctl.scala 685:122] - node _T_7465 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[ifu_mem_ctl.scala 686:37] - node _T_7466 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7467 = and(_T_7465, _T_7466) @[ifu_mem_ctl.scala 686:59] - node _T_7468 = eq(perr_ic_index_ff, UInt<7>("h05a")) @[ifu_mem_ctl.scala 686:102] - node _T_7469 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7470 = and(_T_7468, _T_7469) @[ifu_mem_ctl.scala 686:124] - node _T_7471 = or(_T_7467, _T_7470) @[ifu_mem_ctl.scala 686:81] - node _T_7472 = or(_T_7471, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7473 = bits(_T_7472, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][89] <= _T_7459 @[ifu_mem_ctl.scala 693:41] + node _T_7460 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7461 = eq(_T_7460, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7462 = and(ic_valid_ff, _T_7461) @[ifu_mem_ctl.scala 693:97] + node _T_7463 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7464 = and(_T_7462, _T_7463) @[ifu_mem_ctl.scala 693:122] + node _T_7465 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[ifu_mem_ctl.scala 694:37] + node _T_7466 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7467 = and(_T_7465, _T_7466) @[ifu_mem_ctl.scala 694:59] + node _T_7468 = eq(perr_ic_index_ff, UInt<7>("h05a")) @[ifu_mem_ctl.scala 694:102] + node _T_7469 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7470 = and(_T_7468, _T_7469) @[ifu_mem_ctl.scala 694:124] + node _T_7471 = or(_T_7467, _T_7470) @[ifu_mem_ctl.scala 694:81] + node _T_7472 = or(_T_7471, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7473 = bits(_T_7472, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7474 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7473 : @[Reg.scala 28:19] _T_7474 <= _T_7464 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][90] <= _T_7474 @[ifu_mem_ctl.scala 685:41] - node _T_7475 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7476 = eq(_T_7475, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7477 = and(ic_valid_ff, _T_7476) @[ifu_mem_ctl.scala 685:97] - node _T_7478 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7479 = and(_T_7477, _T_7478) @[ifu_mem_ctl.scala 685:122] - node _T_7480 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[ifu_mem_ctl.scala 686:37] - node _T_7481 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7482 = and(_T_7480, _T_7481) @[ifu_mem_ctl.scala 686:59] - node _T_7483 = eq(perr_ic_index_ff, UInt<7>("h05b")) @[ifu_mem_ctl.scala 686:102] - node _T_7484 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7485 = and(_T_7483, _T_7484) @[ifu_mem_ctl.scala 686:124] - node _T_7486 = or(_T_7482, _T_7485) @[ifu_mem_ctl.scala 686:81] - node _T_7487 = or(_T_7486, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7488 = bits(_T_7487, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][90] <= _T_7474 @[ifu_mem_ctl.scala 693:41] + node _T_7475 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7476 = eq(_T_7475, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7477 = and(ic_valid_ff, _T_7476) @[ifu_mem_ctl.scala 693:97] + node _T_7478 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7479 = and(_T_7477, _T_7478) @[ifu_mem_ctl.scala 693:122] + node _T_7480 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[ifu_mem_ctl.scala 694:37] + node _T_7481 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7482 = and(_T_7480, _T_7481) @[ifu_mem_ctl.scala 694:59] + node _T_7483 = eq(perr_ic_index_ff, UInt<7>("h05b")) @[ifu_mem_ctl.scala 694:102] + node _T_7484 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7485 = and(_T_7483, _T_7484) @[ifu_mem_ctl.scala 694:124] + node _T_7486 = or(_T_7482, _T_7485) @[ifu_mem_ctl.scala 694:81] + node _T_7487 = or(_T_7486, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7488 = bits(_T_7487, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7489 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7488 : @[Reg.scala 28:19] _T_7489 <= _T_7479 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][91] <= _T_7489 @[ifu_mem_ctl.scala 685:41] - node _T_7490 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7491 = eq(_T_7490, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7492 = and(ic_valid_ff, _T_7491) @[ifu_mem_ctl.scala 685:97] - node _T_7493 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7494 = and(_T_7492, _T_7493) @[ifu_mem_ctl.scala 685:122] - node _T_7495 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[ifu_mem_ctl.scala 686:37] - node _T_7496 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7497 = and(_T_7495, _T_7496) @[ifu_mem_ctl.scala 686:59] - node _T_7498 = eq(perr_ic_index_ff, UInt<7>("h05c")) @[ifu_mem_ctl.scala 686:102] - node _T_7499 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7500 = and(_T_7498, _T_7499) @[ifu_mem_ctl.scala 686:124] - node _T_7501 = or(_T_7497, _T_7500) @[ifu_mem_ctl.scala 686:81] - node _T_7502 = or(_T_7501, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7503 = bits(_T_7502, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][91] <= _T_7489 @[ifu_mem_ctl.scala 693:41] + node _T_7490 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7491 = eq(_T_7490, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7492 = and(ic_valid_ff, _T_7491) @[ifu_mem_ctl.scala 693:97] + node _T_7493 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7494 = and(_T_7492, _T_7493) @[ifu_mem_ctl.scala 693:122] + node _T_7495 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[ifu_mem_ctl.scala 694:37] + node _T_7496 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7497 = and(_T_7495, _T_7496) @[ifu_mem_ctl.scala 694:59] + node _T_7498 = eq(perr_ic_index_ff, UInt<7>("h05c")) @[ifu_mem_ctl.scala 694:102] + node _T_7499 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7500 = and(_T_7498, _T_7499) @[ifu_mem_ctl.scala 694:124] + node _T_7501 = or(_T_7497, _T_7500) @[ifu_mem_ctl.scala 694:81] + node _T_7502 = or(_T_7501, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7503 = bits(_T_7502, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7504 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7503 : @[Reg.scala 28:19] _T_7504 <= _T_7494 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][92] <= _T_7504 @[ifu_mem_ctl.scala 685:41] - node _T_7505 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7506 = eq(_T_7505, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7507 = and(ic_valid_ff, _T_7506) @[ifu_mem_ctl.scala 685:97] - node _T_7508 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7509 = and(_T_7507, _T_7508) @[ifu_mem_ctl.scala 685:122] - node _T_7510 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[ifu_mem_ctl.scala 686:37] - node _T_7511 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7512 = and(_T_7510, _T_7511) @[ifu_mem_ctl.scala 686:59] - node _T_7513 = eq(perr_ic_index_ff, UInt<7>("h05d")) @[ifu_mem_ctl.scala 686:102] - node _T_7514 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7515 = and(_T_7513, _T_7514) @[ifu_mem_ctl.scala 686:124] - node _T_7516 = or(_T_7512, _T_7515) @[ifu_mem_ctl.scala 686:81] - node _T_7517 = or(_T_7516, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7518 = bits(_T_7517, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][92] <= _T_7504 @[ifu_mem_ctl.scala 693:41] + node _T_7505 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7506 = eq(_T_7505, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7507 = and(ic_valid_ff, _T_7506) @[ifu_mem_ctl.scala 693:97] + node _T_7508 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7509 = and(_T_7507, _T_7508) @[ifu_mem_ctl.scala 693:122] + node _T_7510 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[ifu_mem_ctl.scala 694:37] + node _T_7511 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7512 = and(_T_7510, _T_7511) @[ifu_mem_ctl.scala 694:59] + node _T_7513 = eq(perr_ic_index_ff, UInt<7>("h05d")) @[ifu_mem_ctl.scala 694:102] + node _T_7514 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7515 = and(_T_7513, _T_7514) @[ifu_mem_ctl.scala 694:124] + node _T_7516 = or(_T_7512, _T_7515) @[ifu_mem_ctl.scala 694:81] + node _T_7517 = or(_T_7516, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7518 = bits(_T_7517, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7519 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7518 : @[Reg.scala 28:19] _T_7519 <= _T_7509 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][93] <= _T_7519 @[ifu_mem_ctl.scala 685:41] - node _T_7520 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7521 = eq(_T_7520, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7522 = and(ic_valid_ff, _T_7521) @[ifu_mem_ctl.scala 685:97] - node _T_7523 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7524 = and(_T_7522, _T_7523) @[ifu_mem_ctl.scala 685:122] - node _T_7525 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[ifu_mem_ctl.scala 686:37] - node _T_7526 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7527 = and(_T_7525, _T_7526) @[ifu_mem_ctl.scala 686:59] - node _T_7528 = eq(perr_ic_index_ff, UInt<7>("h05e")) @[ifu_mem_ctl.scala 686:102] - node _T_7529 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7530 = and(_T_7528, _T_7529) @[ifu_mem_ctl.scala 686:124] - node _T_7531 = or(_T_7527, _T_7530) @[ifu_mem_ctl.scala 686:81] - node _T_7532 = or(_T_7531, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7533 = bits(_T_7532, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][93] <= _T_7519 @[ifu_mem_ctl.scala 693:41] + node _T_7520 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7521 = eq(_T_7520, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7522 = and(ic_valid_ff, _T_7521) @[ifu_mem_ctl.scala 693:97] + node _T_7523 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7524 = and(_T_7522, _T_7523) @[ifu_mem_ctl.scala 693:122] + node _T_7525 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[ifu_mem_ctl.scala 694:37] + node _T_7526 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7527 = and(_T_7525, _T_7526) @[ifu_mem_ctl.scala 694:59] + node _T_7528 = eq(perr_ic_index_ff, UInt<7>("h05e")) @[ifu_mem_ctl.scala 694:102] + node _T_7529 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7530 = and(_T_7528, _T_7529) @[ifu_mem_ctl.scala 694:124] + node _T_7531 = or(_T_7527, _T_7530) @[ifu_mem_ctl.scala 694:81] + node _T_7532 = or(_T_7531, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7533 = bits(_T_7532, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7534 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7533 : @[Reg.scala 28:19] _T_7534 <= _T_7524 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][94] <= _T_7534 @[ifu_mem_ctl.scala 685:41] - node _T_7535 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7536 = eq(_T_7535, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7537 = and(ic_valid_ff, _T_7536) @[ifu_mem_ctl.scala 685:97] - node _T_7538 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7539 = and(_T_7537, _T_7538) @[ifu_mem_ctl.scala 685:122] - node _T_7540 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[ifu_mem_ctl.scala 686:37] - node _T_7541 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_7542 = and(_T_7540, _T_7541) @[ifu_mem_ctl.scala 686:59] - node _T_7543 = eq(perr_ic_index_ff, UInt<7>("h05f")) @[ifu_mem_ctl.scala 686:102] - node _T_7544 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_7545 = and(_T_7543, _T_7544) @[ifu_mem_ctl.scala 686:124] - node _T_7546 = or(_T_7542, _T_7545) @[ifu_mem_ctl.scala 686:81] - node _T_7547 = or(_T_7546, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7548 = bits(_T_7547, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][94] <= _T_7534 @[ifu_mem_ctl.scala 693:41] + node _T_7535 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7536 = eq(_T_7535, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7537 = and(ic_valid_ff, _T_7536) @[ifu_mem_ctl.scala 693:97] + node _T_7538 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7539 = and(_T_7537, _T_7538) @[ifu_mem_ctl.scala 693:122] + node _T_7540 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[ifu_mem_ctl.scala 694:37] + node _T_7541 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_7542 = and(_T_7540, _T_7541) @[ifu_mem_ctl.scala 694:59] + node _T_7543 = eq(perr_ic_index_ff, UInt<7>("h05f")) @[ifu_mem_ctl.scala 694:102] + node _T_7544 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_7545 = and(_T_7543, _T_7544) @[ifu_mem_ctl.scala 694:124] + node _T_7546 = or(_T_7542, _T_7545) @[ifu_mem_ctl.scala 694:81] + node _T_7547 = or(_T_7546, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7548 = bits(_T_7547, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7549 : UInt<1>, rvclkhdr_90.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7548 : @[Reg.scala 28:19] _T_7549 <= _T_7539 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][95] <= _T_7549 @[ifu_mem_ctl.scala 685:41] - node _T_7550 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7551 = eq(_T_7550, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7552 = and(ic_valid_ff, _T_7551) @[ifu_mem_ctl.scala 685:97] - node _T_7553 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7554 = and(_T_7552, _T_7553) @[ifu_mem_ctl.scala 685:122] - node _T_7555 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[ifu_mem_ctl.scala 686:37] - node _T_7556 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7557 = and(_T_7555, _T_7556) @[ifu_mem_ctl.scala 686:59] - node _T_7558 = eq(perr_ic_index_ff, UInt<7>("h040")) @[ifu_mem_ctl.scala 686:102] - node _T_7559 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7560 = and(_T_7558, _T_7559) @[ifu_mem_ctl.scala 686:124] - node _T_7561 = or(_T_7557, _T_7560) @[ifu_mem_ctl.scala 686:81] - node _T_7562 = or(_T_7561, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7563 = bits(_T_7562, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][95] <= _T_7549 @[ifu_mem_ctl.scala 693:41] + node _T_7550 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7551 = eq(_T_7550, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7552 = and(ic_valid_ff, _T_7551) @[ifu_mem_ctl.scala 693:97] + node _T_7553 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7554 = and(_T_7552, _T_7553) @[ifu_mem_ctl.scala 693:122] + node _T_7555 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[ifu_mem_ctl.scala 694:37] + node _T_7556 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7557 = and(_T_7555, _T_7556) @[ifu_mem_ctl.scala 694:59] + node _T_7558 = eq(perr_ic_index_ff, UInt<7>("h040")) @[ifu_mem_ctl.scala 694:102] + node _T_7559 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7560 = and(_T_7558, _T_7559) @[ifu_mem_ctl.scala 694:124] + node _T_7561 = or(_T_7557, _T_7560) @[ifu_mem_ctl.scala 694:81] + node _T_7562 = or(_T_7561, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7563 = bits(_T_7562, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7564 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7563 : @[Reg.scala 28:19] _T_7564 <= _T_7554 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][64] <= _T_7564 @[ifu_mem_ctl.scala 685:41] - node _T_7565 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7566 = eq(_T_7565, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7567 = and(ic_valid_ff, _T_7566) @[ifu_mem_ctl.scala 685:97] - node _T_7568 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7569 = and(_T_7567, _T_7568) @[ifu_mem_ctl.scala 685:122] - node _T_7570 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[ifu_mem_ctl.scala 686:37] - node _T_7571 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7572 = and(_T_7570, _T_7571) @[ifu_mem_ctl.scala 686:59] - node _T_7573 = eq(perr_ic_index_ff, UInt<7>("h041")) @[ifu_mem_ctl.scala 686:102] - node _T_7574 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7575 = and(_T_7573, _T_7574) @[ifu_mem_ctl.scala 686:124] - node _T_7576 = or(_T_7572, _T_7575) @[ifu_mem_ctl.scala 686:81] - node _T_7577 = or(_T_7576, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7578 = bits(_T_7577, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][64] <= _T_7564 @[ifu_mem_ctl.scala 693:41] + node _T_7565 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7566 = eq(_T_7565, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7567 = and(ic_valid_ff, _T_7566) @[ifu_mem_ctl.scala 693:97] + node _T_7568 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7569 = and(_T_7567, _T_7568) @[ifu_mem_ctl.scala 693:122] + node _T_7570 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[ifu_mem_ctl.scala 694:37] + node _T_7571 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7572 = and(_T_7570, _T_7571) @[ifu_mem_ctl.scala 694:59] + node _T_7573 = eq(perr_ic_index_ff, UInt<7>("h041")) @[ifu_mem_ctl.scala 694:102] + node _T_7574 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7575 = and(_T_7573, _T_7574) @[ifu_mem_ctl.scala 694:124] + node _T_7576 = or(_T_7572, _T_7575) @[ifu_mem_ctl.scala 694:81] + node _T_7577 = or(_T_7576, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7578 = bits(_T_7577, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7579 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7578 : @[Reg.scala 28:19] _T_7579 <= _T_7569 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][65] <= _T_7579 @[ifu_mem_ctl.scala 685:41] - node _T_7580 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7581 = eq(_T_7580, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7582 = and(ic_valid_ff, _T_7581) @[ifu_mem_ctl.scala 685:97] - node _T_7583 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7584 = and(_T_7582, _T_7583) @[ifu_mem_ctl.scala 685:122] - node _T_7585 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[ifu_mem_ctl.scala 686:37] - node _T_7586 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7587 = and(_T_7585, _T_7586) @[ifu_mem_ctl.scala 686:59] - node _T_7588 = eq(perr_ic_index_ff, UInt<7>("h042")) @[ifu_mem_ctl.scala 686:102] - node _T_7589 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7590 = and(_T_7588, _T_7589) @[ifu_mem_ctl.scala 686:124] - node _T_7591 = or(_T_7587, _T_7590) @[ifu_mem_ctl.scala 686:81] - node _T_7592 = or(_T_7591, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7593 = bits(_T_7592, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][65] <= _T_7579 @[ifu_mem_ctl.scala 693:41] + node _T_7580 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7581 = eq(_T_7580, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7582 = and(ic_valid_ff, _T_7581) @[ifu_mem_ctl.scala 693:97] + node _T_7583 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7584 = and(_T_7582, _T_7583) @[ifu_mem_ctl.scala 693:122] + node _T_7585 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[ifu_mem_ctl.scala 694:37] + node _T_7586 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7587 = and(_T_7585, _T_7586) @[ifu_mem_ctl.scala 694:59] + node _T_7588 = eq(perr_ic_index_ff, UInt<7>("h042")) @[ifu_mem_ctl.scala 694:102] + node _T_7589 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7590 = and(_T_7588, _T_7589) @[ifu_mem_ctl.scala 694:124] + node _T_7591 = or(_T_7587, _T_7590) @[ifu_mem_ctl.scala 694:81] + node _T_7592 = or(_T_7591, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7593 = bits(_T_7592, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7594 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7593 : @[Reg.scala 28:19] _T_7594 <= _T_7584 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][66] <= _T_7594 @[ifu_mem_ctl.scala 685:41] - node _T_7595 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7596 = eq(_T_7595, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7597 = and(ic_valid_ff, _T_7596) @[ifu_mem_ctl.scala 685:97] - node _T_7598 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7599 = and(_T_7597, _T_7598) @[ifu_mem_ctl.scala 685:122] - node _T_7600 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[ifu_mem_ctl.scala 686:37] - node _T_7601 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7602 = and(_T_7600, _T_7601) @[ifu_mem_ctl.scala 686:59] - node _T_7603 = eq(perr_ic_index_ff, UInt<7>("h043")) @[ifu_mem_ctl.scala 686:102] - node _T_7604 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7605 = and(_T_7603, _T_7604) @[ifu_mem_ctl.scala 686:124] - node _T_7606 = or(_T_7602, _T_7605) @[ifu_mem_ctl.scala 686:81] - node _T_7607 = or(_T_7606, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7608 = bits(_T_7607, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][66] <= _T_7594 @[ifu_mem_ctl.scala 693:41] + node _T_7595 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7596 = eq(_T_7595, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7597 = and(ic_valid_ff, _T_7596) @[ifu_mem_ctl.scala 693:97] + node _T_7598 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7599 = and(_T_7597, _T_7598) @[ifu_mem_ctl.scala 693:122] + node _T_7600 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[ifu_mem_ctl.scala 694:37] + node _T_7601 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7602 = and(_T_7600, _T_7601) @[ifu_mem_ctl.scala 694:59] + node _T_7603 = eq(perr_ic_index_ff, UInt<7>("h043")) @[ifu_mem_ctl.scala 694:102] + node _T_7604 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7605 = and(_T_7603, _T_7604) @[ifu_mem_ctl.scala 694:124] + node _T_7606 = or(_T_7602, _T_7605) @[ifu_mem_ctl.scala 694:81] + node _T_7607 = or(_T_7606, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7608 = bits(_T_7607, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7609 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7608 : @[Reg.scala 28:19] _T_7609 <= _T_7599 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][67] <= _T_7609 @[ifu_mem_ctl.scala 685:41] - node _T_7610 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7611 = eq(_T_7610, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7612 = and(ic_valid_ff, _T_7611) @[ifu_mem_ctl.scala 685:97] - node _T_7613 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7614 = and(_T_7612, _T_7613) @[ifu_mem_ctl.scala 685:122] - node _T_7615 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[ifu_mem_ctl.scala 686:37] - node _T_7616 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7617 = and(_T_7615, _T_7616) @[ifu_mem_ctl.scala 686:59] - node _T_7618 = eq(perr_ic_index_ff, UInt<7>("h044")) @[ifu_mem_ctl.scala 686:102] - node _T_7619 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7620 = and(_T_7618, _T_7619) @[ifu_mem_ctl.scala 686:124] - node _T_7621 = or(_T_7617, _T_7620) @[ifu_mem_ctl.scala 686:81] - node _T_7622 = or(_T_7621, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7623 = bits(_T_7622, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][67] <= _T_7609 @[ifu_mem_ctl.scala 693:41] + node _T_7610 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7611 = eq(_T_7610, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7612 = and(ic_valid_ff, _T_7611) @[ifu_mem_ctl.scala 693:97] + node _T_7613 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7614 = and(_T_7612, _T_7613) @[ifu_mem_ctl.scala 693:122] + node _T_7615 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[ifu_mem_ctl.scala 694:37] + node _T_7616 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7617 = and(_T_7615, _T_7616) @[ifu_mem_ctl.scala 694:59] + node _T_7618 = eq(perr_ic_index_ff, UInt<7>("h044")) @[ifu_mem_ctl.scala 694:102] + node _T_7619 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7620 = and(_T_7618, _T_7619) @[ifu_mem_ctl.scala 694:124] + node _T_7621 = or(_T_7617, _T_7620) @[ifu_mem_ctl.scala 694:81] + node _T_7622 = or(_T_7621, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7623 = bits(_T_7622, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7624 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7623 : @[Reg.scala 28:19] _T_7624 <= _T_7614 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][68] <= _T_7624 @[ifu_mem_ctl.scala 685:41] - node _T_7625 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7626 = eq(_T_7625, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7627 = and(ic_valid_ff, _T_7626) @[ifu_mem_ctl.scala 685:97] - node _T_7628 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7629 = and(_T_7627, _T_7628) @[ifu_mem_ctl.scala 685:122] - node _T_7630 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[ifu_mem_ctl.scala 686:37] - node _T_7631 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7632 = and(_T_7630, _T_7631) @[ifu_mem_ctl.scala 686:59] - node _T_7633 = eq(perr_ic_index_ff, UInt<7>("h045")) @[ifu_mem_ctl.scala 686:102] - node _T_7634 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7635 = and(_T_7633, _T_7634) @[ifu_mem_ctl.scala 686:124] - node _T_7636 = or(_T_7632, _T_7635) @[ifu_mem_ctl.scala 686:81] - node _T_7637 = or(_T_7636, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7638 = bits(_T_7637, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][68] <= _T_7624 @[ifu_mem_ctl.scala 693:41] + node _T_7625 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7626 = eq(_T_7625, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7627 = and(ic_valid_ff, _T_7626) @[ifu_mem_ctl.scala 693:97] + node _T_7628 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7629 = and(_T_7627, _T_7628) @[ifu_mem_ctl.scala 693:122] + node _T_7630 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[ifu_mem_ctl.scala 694:37] + node _T_7631 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7632 = and(_T_7630, _T_7631) @[ifu_mem_ctl.scala 694:59] + node _T_7633 = eq(perr_ic_index_ff, UInt<7>("h045")) @[ifu_mem_ctl.scala 694:102] + node _T_7634 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7635 = and(_T_7633, _T_7634) @[ifu_mem_ctl.scala 694:124] + node _T_7636 = or(_T_7632, _T_7635) @[ifu_mem_ctl.scala 694:81] + node _T_7637 = or(_T_7636, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7638 = bits(_T_7637, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7639 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7638 : @[Reg.scala 28:19] _T_7639 <= _T_7629 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][69] <= _T_7639 @[ifu_mem_ctl.scala 685:41] - node _T_7640 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7641 = eq(_T_7640, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7642 = and(ic_valid_ff, _T_7641) @[ifu_mem_ctl.scala 685:97] - node _T_7643 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7644 = and(_T_7642, _T_7643) @[ifu_mem_ctl.scala 685:122] - node _T_7645 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[ifu_mem_ctl.scala 686:37] - node _T_7646 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7647 = and(_T_7645, _T_7646) @[ifu_mem_ctl.scala 686:59] - node _T_7648 = eq(perr_ic_index_ff, UInt<7>("h046")) @[ifu_mem_ctl.scala 686:102] - node _T_7649 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7650 = and(_T_7648, _T_7649) @[ifu_mem_ctl.scala 686:124] - node _T_7651 = or(_T_7647, _T_7650) @[ifu_mem_ctl.scala 686:81] - node _T_7652 = or(_T_7651, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7653 = bits(_T_7652, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][69] <= _T_7639 @[ifu_mem_ctl.scala 693:41] + node _T_7640 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7641 = eq(_T_7640, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7642 = and(ic_valid_ff, _T_7641) @[ifu_mem_ctl.scala 693:97] + node _T_7643 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7644 = and(_T_7642, _T_7643) @[ifu_mem_ctl.scala 693:122] + node _T_7645 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[ifu_mem_ctl.scala 694:37] + node _T_7646 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7647 = and(_T_7645, _T_7646) @[ifu_mem_ctl.scala 694:59] + node _T_7648 = eq(perr_ic_index_ff, UInt<7>("h046")) @[ifu_mem_ctl.scala 694:102] + node _T_7649 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7650 = and(_T_7648, _T_7649) @[ifu_mem_ctl.scala 694:124] + node _T_7651 = or(_T_7647, _T_7650) @[ifu_mem_ctl.scala 694:81] + node _T_7652 = or(_T_7651, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7653 = bits(_T_7652, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7654 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7653 : @[Reg.scala 28:19] _T_7654 <= _T_7644 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][70] <= _T_7654 @[ifu_mem_ctl.scala 685:41] - node _T_7655 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7656 = eq(_T_7655, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7657 = and(ic_valid_ff, _T_7656) @[ifu_mem_ctl.scala 685:97] - node _T_7658 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7659 = and(_T_7657, _T_7658) @[ifu_mem_ctl.scala 685:122] - node _T_7660 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[ifu_mem_ctl.scala 686:37] - node _T_7661 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7662 = and(_T_7660, _T_7661) @[ifu_mem_ctl.scala 686:59] - node _T_7663 = eq(perr_ic_index_ff, UInt<7>("h047")) @[ifu_mem_ctl.scala 686:102] - node _T_7664 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7665 = and(_T_7663, _T_7664) @[ifu_mem_ctl.scala 686:124] - node _T_7666 = or(_T_7662, _T_7665) @[ifu_mem_ctl.scala 686:81] - node _T_7667 = or(_T_7666, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7668 = bits(_T_7667, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][70] <= _T_7654 @[ifu_mem_ctl.scala 693:41] + node _T_7655 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7656 = eq(_T_7655, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7657 = and(ic_valid_ff, _T_7656) @[ifu_mem_ctl.scala 693:97] + node _T_7658 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7659 = and(_T_7657, _T_7658) @[ifu_mem_ctl.scala 693:122] + node _T_7660 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[ifu_mem_ctl.scala 694:37] + node _T_7661 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7662 = and(_T_7660, _T_7661) @[ifu_mem_ctl.scala 694:59] + node _T_7663 = eq(perr_ic_index_ff, UInt<7>("h047")) @[ifu_mem_ctl.scala 694:102] + node _T_7664 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7665 = and(_T_7663, _T_7664) @[ifu_mem_ctl.scala 694:124] + node _T_7666 = or(_T_7662, _T_7665) @[ifu_mem_ctl.scala 694:81] + node _T_7667 = or(_T_7666, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7668 = bits(_T_7667, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7669 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7668 : @[Reg.scala 28:19] _T_7669 <= _T_7659 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][71] <= _T_7669 @[ifu_mem_ctl.scala 685:41] - node _T_7670 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7671 = eq(_T_7670, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7672 = and(ic_valid_ff, _T_7671) @[ifu_mem_ctl.scala 685:97] - node _T_7673 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7674 = and(_T_7672, _T_7673) @[ifu_mem_ctl.scala 685:122] - node _T_7675 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[ifu_mem_ctl.scala 686:37] - node _T_7676 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7677 = and(_T_7675, _T_7676) @[ifu_mem_ctl.scala 686:59] - node _T_7678 = eq(perr_ic_index_ff, UInt<7>("h048")) @[ifu_mem_ctl.scala 686:102] - node _T_7679 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7680 = and(_T_7678, _T_7679) @[ifu_mem_ctl.scala 686:124] - node _T_7681 = or(_T_7677, _T_7680) @[ifu_mem_ctl.scala 686:81] - node _T_7682 = or(_T_7681, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7683 = bits(_T_7682, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][71] <= _T_7669 @[ifu_mem_ctl.scala 693:41] + node _T_7670 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7671 = eq(_T_7670, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7672 = and(ic_valid_ff, _T_7671) @[ifu_mem_ctl.scala 693:97] + node _T_7673 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7674 = and(_T_7672, _T_7673) @[ifu_mem_ctl.scala 693:122] + node _T_7675 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[ifu_mem_ctl.scala 694:37] + node _T_7676 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7677 = and(_T_7675, _T_7676) @[ifu_mem_ctl.scala 694:59] + node _T_7678 = eq(perr_ic_index_ff, UInt<7>("h048")) @[ifu_mem_ctl.scala 694:102] + node _T_7679 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7680 = and(_T_7678, _T_7679) @[ifu_mem_ctl.scala 694:124] + node _T_7681 = or(_T_7677, _T_7680) @[ifu_mem_ctl.scala 694:81] + node _T_7682 = or(_T_7681, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7683 = bits(_T_7682, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7684 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7683 : @[Reg.scala 28:19] _T_7684 <= _T_7674 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][72] <= _T_7684 @[ifu_mem_ctl.scala 685:41] - node _T_7685 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7686 = eq(_T_7685, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7687 = and(ic_valid_ff, _T_7686) @[ifu_mem_ctl.scala 685:97] - node _T_7688 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7689 = and(_T_7687, _T_7688) @[ifu_mem_ctl.scala 685:122] - node _T_7690 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[ifu_mem_ctl.scala 686:37] - node _T_7691 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7692 = and(_T_7690, _T_7691) @[ifu_mem_ctl.scala 686:59] - node _T_7693 = eq(perr_ic_index_ff, UInt<7>("h049")) @[ifu_mem_ctl.scala 686:102] - node _T_7694 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7695 = and(_T_7693, _T_7694) @[ifu_mem_ctl.scala 686:124] - node _T_7696 = or(_T_7692, _T_7695) @[ifu_mem_ctl.scala 686:81] - node _T_7697 = or(_T_7696, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7698 = bits(_T_7697, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][72] <= _T_7684 @[ifu_mem_ctl.scala 693:41] + node _T_7685 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7686 = eq(_T_7685, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7687 = and(ic_valid_ff, _T_7686) @[ifu_mem_ctl.scala 693:97] + node _T_7688 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7689 = and(_T_7687, _T_7688) @[ifu_mem_ctl.scala 693:122] + node _T_7690 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[ifu_mem_ctl.scala 694:37] + node _T_7691 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7692 = and(_T_7690, _T_7691) @[ifu_mem_ctl.scala 694:59] + node _T_7693 = eq(perr_ic_index_ff, UInt<7>("h049")) @[ifu_mem_ctl.scala 694:102] + node _T_7694 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7695 = and(_T_7693, _T_7694) @[ifu_mem_ctl.scala 694:124] + node _T_7696 = or(_T_7692, _T_7695) @[ifu_mem_ctl.scala 694:81] + node _T_7697 = or(_T_7696, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7698 = bits(_T_7697, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7699 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7698 : @[Reg.scala 28:19] _T_7699 <= _T_7689 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][73] <= _T_7699 @[ifu_mem_ctl.scala 685:41] - node _T_7700 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7701 = eq(_T_7700, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7702 = and(ic_valid_ff, _T_7701) @[ifu_mem_ctl.scala 685:97] - node _T_7703 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7704 = and(_T_7702, _T_7703) @[ifu_mem_ctl.scala 685:122] - node _T_7705 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[ifu_mem_ctl.scala 686:37] - node _T_7706 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7707 = and(_T_7705, _T_7706) @[ifu_mem_ctl.scala 686:59] - node _T_7708 = eq(perr_ic_index_ff, UInt<7>("h04a")) @[ifu_mem_ctl.scala 686:102] - node _T_7709 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7710 = and(_T_7708, _T_7709) @[ifu_mem_ctl.scala 686:124] - node _T_7711 = or(_T_7707, _T_7710) @[ifu_mem_ctl.scala 686:81] - node _T_7712 = or(_T_7711, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7713 = bits(_T_7712, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][73] <= _T_7699 @[ifu_mem_ctl.scala 693:41] + node _T_7700 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7701 = eq(_T_7700, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7702 = and(ic_valid_ff, _T_7701) @[ifu_mem_ctl.scala 693:97] + node _T_7703 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7704 = and(_T_7702, _T_7703) @[ifu_mem_ctl.scala 693:122] + node _T_7705 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[ifu_mem_ctl.scala 694:37] + node _T_7706 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7707 = and(_T_7705, _T_7706) @[ifu_mem_ctl.scala 694:59] + node _T_7708 = eq(perr_ic_index_ff, UInt<7>("h04a")) @[ifu_mem_ctl.scala 694:102] + node _T_7709 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7710 = and(_T_7708, _T_7709) @[ifu_mem_ctl.scala 694:124] + node _T_7711 = or(_T_7707, _T_7710) @[ifu_mem_ctl.scala 694:81] + node _T_7712 = or(_T_7711, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7713 = bits(_T_7712, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7714 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7713 : @[Reg.scala 28:19] _T_7714 <= _T_7704 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][74] <= _T_7714 @[ifu_mem_ctl.scala 685:41] - node _T_7715 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7716 = eq(_T_7715, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7717 = and(ic_valid_ff, _T_7716) @[ifu_mem_ctl.scala 685:97] - node _T_7718 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7719 = and(_T_7717, _T_7718) @[ifu_mem_ctl.scala 685:122] - node _T_7720 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[ifu_mem_ctl.scala 686:37] - node _T_7721 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7722 = and(_T_7720, _T_7721) @[ifu_mem_ctl.scala 686:59] - node _T_7723 = eq(perr_ic_index_ff, UInt<7>("h04b")) @[ifu_mem_ctl.scala 686:102] - node _T_7724 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7725 = and(_T_7723, _T_7724) @[ifu_mem_ctl.scala 686:124] - node _T_7726 = or(_T_7722, _T_7725) @[ifu_mem_ctl.scala 686:81] - node _T_7727 = or(_T_7726, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7728 = bits(_T_7727, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][74] <= _T_7714 @[ifu_mem_ctl.scala 693:41] + node _T_7715 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7716 = eq(_T_7715, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7717 = and(ic_valid_ff, _T_7716) @[ifu_mem_ctl.scala 693:97] + node _T_7718 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7719 = and(_T_7717, _T_7718) @[ifu_mem_ctl.scala 693:122] + node _T_7720 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[ifu_mem_ctl.scala 694:37] + node _T_7721 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7722 = and(_T_7720, _T_7721) @[ifu_mem_ctl.scala 694:59] + node _T_7723 = eq(perr_ic_index_ff, UInt<7>("h04b")) @[ifu_mem_ctl.scala 694:102] + node _T_7724 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7725 = and(_T_7723, _T_7724) @[ifu_mem_ctl.scala 694:124] + node _T_7726 = or(_T_7722, _T_7725) @[ifu_mem_ctl.scala 694:81] + node _T_7727 = or(_T_7726, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7728 = bits(_T_7727, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7729 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7728 : @[Reg.scala 28:19] _T_7729 <= _T_7719 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][75] <= _T_7729 @[ifu_mem_ctl.scala 685:41] - node _T_7730 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7731 = eq(_T_7730, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7732 = and(ic_valid_ff, _T_7731) @[ifu_mem_ctl.scala 685:97] - node _T_7733 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7734 = and(_T_7732, _T_7733) @[ifu_mem_ctl.scala 685:122] - node _T_7735 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[ifu_mem_ctl.scala 686:37] - node _T_7736 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7737 = and(_T_7735, _T_7736) @[ifu_mem_ctl.scala 686:59] - node _T_7738 = eq(perr_ic_index_ff, UInt<7>("h04c")) @[ifu_mem_ctl.scala 686:102] - node _T_7739 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7740 = and(_T_7738, _T_7739) @[ifu_mem_ctl.scala 686:124] - node _T_7741 = or(_T_7737, _T_7740) @[ifu_mem_ctl.scala 686:81] - node _T_7742 = or(_T_7741, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7743 = bits(_T_7742, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][75] <= _T_7729 @[ifu_mem_ctl.scala 693:41] + node _T_7730 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7731 = eq(_T_7730, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7732 = and(ic_valid_ff, _T_7731) @[ifu_mem_ctl.scala 693:97] + node _T_7733 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7734 = and(_T_7732, _T_7733) @[ifu_mem_ctl.scala 693:122] + node _T_7735 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[ifu_mem_ctl.scala 694:37] + node _T_7736 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7737 = and(_T_7735, _T_7736) @[ifu_mem_ctl.scala 694:59] + node _T_7738 = eq(perr_ic_index_ff, UInt<7>("h04c")) @[ifu_mem_ctl.scala 694:102] + node _T_7739 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7740 = and(_T_7738, _T_7739) @[ifu_mem_ctl.scala 694:124] + node _T_7741 = or(_T_7737, _T_7740) @[ifu_mem_ctl.scala 694:81] + node _T_7742 = or(_T_7741, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7743 = bits(_T_7742, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7744 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7743 : @[Reg.scala 28:19] _T_7744 <= _T_7734 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][76] <= _T_7744 @[ifu_mem_ctl.scala 685:41] - node _T_7745 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7746 = eq(_T_7745, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7747 = and(ic_valid_ff, _T_7746) @[ifu_mem_ctl.scala 685:97] - node _T_7748 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7749 = and(_T_7747, _T_7748) @[ifu_mem_ctl.scala 685:122] - node _T_7750 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[ifu_mem_ctl.scala 686:37] - node _T_7751 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7752 = and(_T_7750, _T_7751) @[ifu_mem_ctl.scala 686:59] - node _T_7753 = eq(perr_ic_index_ff, UInt<7>("h04d")) @[ifu_mem_ctl.scala 686:102] - node _T_7754 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7755 = and(_T_7753, _T_7754) @[ifu_mem_ctl.scala 686:124] - node _T_7756 = or(_T_7752, _T_7755) @[ifu_mem_ctl.scala 686:81] - node _T_7757 = or(_T_7756, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7758 = bits(_T_7757, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][76] <= _T_7744 @[ifu_mem_ctl.scala 693:41] + node _T_7745 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7746 = eq(_T_7745, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7747 = and(ic_valid_ff, _T_7746) @[ifu_mem_ctl.scala 693:97] + node _T_7748 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7749 = and(_T_7747, _T_7748) @[ifu_mem_ctl.scala 693:122] + node _T_7750 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[ifu_mem_ctl.scala 694:37] + node _T_7751 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7752 = and(_T_7750, _T_7751) @[ifu_mem_ctl.scala 694:59] + node _T_7753 = eq(perr_ic_index_ff, UInt<7>("h04d")) @[ifu_mem_ctl.scala 694:102] + node _T_7754 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7755 = and(_T_7753, _T_7754) @[ifu_mem_ctl.scala 694:124] + node _T_7756 = or(_T_7752, _T_7755) @[ifu_mem_ctl.scala 694:81] + node _T_7757 = or(_T_7756, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7758 = bits(_T_7757, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7759 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7758 : @[Reg.scala 28:19] _T_7759 <= _T_7749 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][77] <= _T_7759 @[ifu_mem_ctl.scala 685:41] - node _T_7760 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7761 = eq(_T_7760, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7762 = and(ic_valid_ff, _T_7761) @[ifu_mem_ctl.scala 685:97] - node _T_7763 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7764 = and(_T_7762, _T_7763) @[ifu_mem_ctl.scala 685:122] - node _T_7765 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[ifu_mem_ctl.scala 686:37] - node _T_7766 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7767 = and(_T_7765, _T_7766) @[ifu_mem_ctl.scala 686:59] - node _T_7768 = eq(perr_ic_index_ff, UInt<7>("h04e")) @[ifu_mem_ctl.scala 686:102] - node _T_7769 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7770 = and(_T_7768, _T_7769) @[ifu_mem_ctl.scala 686:124] - node _T_7771 = or(_T_7767, _T_7770) @[ifu_mem_ctl.scala 686:81] - node _T_7772 = or(_T_7771, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7773 = bits(_T_7772, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][77] <= _T_7759 @[ifu_mem_ctl.scala 693:41] + node _T_7760 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7761 = eq(_T_7760, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7762 = and(ic_valid_ff, _T_7761) @[ifu_mem_ctl.scala 693:97] + node _T_7763 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7764 = and(_T_7762, _T_7763) @[ifu_mem_ctl.scala 693:122] + node _T_7765 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[ifu_mem_ctl.scala 694:37] + node _T_7766 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7767 = and(_T_7765, _T_7766) @[ifu_mem_ctl.scala 694:59] + node _T_7768 = eq(perr_ic_index_ff, UInt<7>("h04e")) @[ifu_mem_ctl.scala 694:102] + node _T_7769 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7770 = and(_T_7768, _T_7769) @[ifu_mem_ctl.scala 694:124] + node _T_7771 = or(_T_7767, _T_7770) @[ifu_mem_ctl.scala 694:81] + node _T_7772 = or(_T_7771, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7773 = bits(_T_7772, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7774 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7773 : @[Reg.scala 28:19] _T_7774 <= _T_7764 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][78] <= _T_7774 @[ifu_mem_ctl.scala 685:41] - node _T_7775 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7776 = eq(_T_7775, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7777 = and(ic_valid_ff, _T_7776) @[ifu_mem_ctl.scala 685:97] - node _T_7778 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7779 = and(_T_7777, _T_7778) @[ifu_mem_ctl.scala 685:122] - node _T_7780 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[ifu_mem_ctl.scala 686:37] - node _T_7781 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7782 = and(_T_7780, _T_7781) @[ifu_mem_ctl.scala 686:59] - node _T_7783 = eq(perr_ic_index_ff, UInt<7>("h04f")) @[ifu_mem_ctl.scala 686:102] - node _T_7784 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7785 = and(_T_7783, _T_7784) @[ifu_mem_ctl.scala 686:124] - node _T_7786 = or(_T_7782, _T_7785) @[ifu_mem_ctl.scala 686:81] - node _T_7787 = or(_T_7786, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7788 = bits(_T_7787, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][78] <= _T_7774 @[ifu_mem_ctl.scala 693:41] + node _T_7775 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7776 = eq(_T_7775, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7777 = and(ic_valid_ff, _T_7776) @[ifu_mem_ctl.scala 693:97] + node _T_7778 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7779 = and(_T_7777, _T_7778) @[ifu_mem_ctl.scala 693:122] + node _T_7780 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[ifu_mem_ctl.scala 694:37] + node _T_7781 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7782 = and(_T_7780, _T_7781) @[ifu_mem_ctl.scala 694:59] + node _T_7783 = eq(perr_ic_index_ff, UInt<7>("h04f")) @[ifu_mem_ctl.scala 694:102] + node _T_7784 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7785 = and(_T_7783, _T_7784) @[ifu_mem_ctl.scala 694:124] + node _T_7786 = or(_T_7782, _T_7785) @[ifu_mem_ctl.scala 694:81] + node _T_7787 = or(_T_7786, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7788 = bits(_T_7787, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7789 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7788 : @[Reg.scala 28:19] _T_7789 <= _T_7779 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][79] <= _T_7789 @[ifu_mem_ctl.scala 685:41] - node _T_7790 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7791 = eq(_T_7790, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7792 = and(ic_valid_ff, _T_7791) @[ifu_mem_ctl.scala 685:97] - node _T_7793 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7794 = and(_T_7792, _T_7793) @[ifu_mem_ctl.scala 685:122] - node _T_7795 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[ifu_mem_ctl.scala 686:37] - node _T_7796 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7797 = and(_T_7795, _T_7796) @[ifu_mem_ctl.scala 686:59] - node _T_7798 = eq(perr_ic_index_ff, UInt<7>("h050")) @[ifu_mem_ctl.scala 686:102] - node _T_7799 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7800 = and(_T_7798, _T_7799) @[ifu_mem_ctl.scala 686:124] - node _T_7801 = or(_T_7797, _T_7800) @[ifu_mem_ctl.scala 686:81] - node _T_7802 = or(_T_7801, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7803 = bits(_T_7802, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][79] <= _T_7789 @[ifu_mem_ctl.scala 693:41] + node _T_7790 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7791 = eq(_T_7790, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7792 = and(ic_valid_ff, _T_7791) @[ifu_mem_ctl.scala 693:97] + node _T_7793 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7794 = and(_T_7792, _T_7793) @[ifu_mem_ctl.scala 693:122] + node _T_7795 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[ifu_mem_ctl.scala 694:37] + node _T_7796 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7797 = and(_T_7795, _T_7796) @[ifu_mem_ctl.scala 694:59] + node _T_7798 = eq(perr_ic_index_ff, UInt<7>("h050")) @[ifu_mem_ctl.scala 694:102] + node _T_7799 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7800 = and(_T_7798, _T_7799) @[ifu_mem_ctl.scala 694:124] + node _T_7801 = or(_T_7797, _T_7800) @[ifu_mem_ctl.scala 694:81] + node _T_7802 = or(_T_7801, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7803 = bits(_T_7802, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7804 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7803 : @[Reg.scala 28:19] _T_7804 <= _T_7794 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][80] <= _T_7804 @[ifu_mem_ctl.scala 685:41] - node _T_7805 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7806 = eq(_T_7805, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7807 = and(ic_valid_ff, _T_7806) @[ifu_mem_ctl.scala 685:97] - node _T_7808 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7809 = and(_T_7807, _T_7808) @[ifu_mem_ctl.scala 685:122] - node _T_7810 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[ifu_mem_ctl.scala 686:37] - node _T_7811 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7812 = and(_T_7810, _T_7811) @[ifu_mem_ctl.scala 686:59] - node _T_7813 = eq(perr_ic_index_ff, UInt<7>("h051")) @[ifu_mem_ctl.scala 686:102] - node _T_7814 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7815 = and(_T_7813, _T_7814) @[ifu_mem_ctl.scala 686:124] - node _T_7816 = or(_T_7812, _T_7815) @[ifu_mem_ctl.scala 686:81] - node _T_7817 = or(_T_7816, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7818 = bits(_T_7817, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][80] <= _T_7804 @[ifu_mem_ctl.scala 693:41] + node _T_7805 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7806 = eq(_T_7805, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7807 = and(ic_valid_ff, _T_7806) @[ifu_mem_ctl.scala 693:97] + node _T_7808 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7809 = and(_T_7807, _T_7808) @[ifu_mem_ctl.scala 693:122] + node _T_7810 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[ifu_mem_ctl.scala 694:37] + node _T_7811 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7812 = and(_T_7810, _T_7811) @[ifu_mem_ctl.scala 694:59] + node _T_7813 = eq(perr_ic_index_ff, UInt<7>("h051")) @[ifu_mem_ctl.scala 694:102] + node _T_7814 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7815 = and(_T_7813, _T_7814) @[ifu_mem_ctl.scala 694:124] + node _T_7816 = or(_T_7812, _T_7815) @[ifu_mem_ctl.scala 694:81] + node _T_7817 = or(_T_7816, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7818 = bits(_T_7817, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7819 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7818 : @[Reg.scala 28:19] _T_7819 <= _T_7809 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][81] <= _T_7819 @[ifu_mem_ctl.scala 685:41] - node _T_7820 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7821 = eq(_T_7820, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7822 = and(ic_valid_ff, _T_7821) @[ifu_mem_ctl.scala 685:97] - node _T_7823 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7824 = and(_T_7822, _T_7823) @[ifu_mem_ctl.scala 685:122] - node _T_7825 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[ifu_mem_ctl.scala 686:37] - node _T_7826 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7827 = and(_T_7825, _T_7826) @[ifu_mem_ctl.scala 686:59] - node _T_7828 = eq(perr_ic_index_ff, UInt<7>("h052")) @[ifu_mem_ctl.scala 686:102] - node _T_7829 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7830 = and(_T_7828, _T_7829) @[ifu_mem_ctl.scala 686:124] - node _T_7831 = or(_T_7827, _T_7830) @[ifu_mem_ctl.scala 686:81] - node _T_7832 = or(_T_7831, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7833 = bits(_T_7832, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][81] <= _T_7819 @[ifu_mem_ctl.scala 693:41] + node _T_7820 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7821 = eq(_T_7820, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7822 = and(ic_valid_ff, _T_7821) @[ifu_mem_ctl.scala 693:97] + node _T_7823 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7824 = and(_T_7822, _T_7823) @[ifu_mem_ctl.scala 693:122] + node _T_7825 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[ifu_mem_ctl.scala 694:37] + node _T_7826 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7827 = and(_T_7825, _T_7826) @[ifu_mem_ctl.scala 694:59] + node _T_7828 = eq(perr_ic_index_ff, UInt<7>("h052")) @[ifu_mem_ctl.scala 694:102] + node _T_7829 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7830 = and(_T_7828, _T_7829) @[ifu_mem_ctl.scala 694:124] + node _T_7831 = or(_T_7827, _T_7830) @[ifu_mem_ctl.scala 694:81] + node _T_7832 = or(_T_7831, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7833 = bits(_T_7832, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7834 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7833 : @[Reg.scala 28:19] _T_7834 <= _T_7824 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][82] <= _T_7834 @[ifu_mem_ctl.scala 685:41] - node _T_7835 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7836 = eq(_T_7835, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7837 = and(ic_valid_ff, _T_7836) @[ifu_mem_ctl.scala 685:97] - node _T_7838 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7839 = and(_T_7837, _T_7838) @[ifu_mem_ctl.scala 685:122] - node _T_7840 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[ifu_mem_ctl.scala 686:37] - node _T_7841 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7842 = and(_T_7840, _T_7841) @[ifu_mem_ctl.scala 686:59] - node _T_7843 = eq(perr_ic_index_ff, UInt<7>("h053")) @[ifu_mem_ctl.scala 686:102] - node _T_7844 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7845 = and(_T_7843, _T_7844) @[ifu_mem_ctl.scala 686:124] - node _T_7846 = or(_T_7842, _T_7845) @[ifu_mem_ctl.scala 686:81] - node _T_7847 = or(_T_7846, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7848 = bits(_T_7847, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][82] <= _T_7834 @[ifu_mem_ctl.scala 693:41] + node _T_7835 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7836 = eq(_T_7835, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7837 = and(ic_valid_ff, _T_7836) @[ifu_mem_ctl.scala 693:97] + node _T_7838 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7839 = and(_T_7837, _T_7838) @[ifu_mem_ctl.scala 693:122] + node _T_7840 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[ifu_mem_ctl.scala 694:37] + node _T_7841 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7842 = and(_T_7840, _T_7841) @[ifu_mem_ctl.scala 694:59] + node _T_7843 = eq(perr_ic_index_ff, UInt<7>("h053")) @[ifu_mem_ctl.scala 694:102] + node _T_7844 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7845 = and(_T_7843, _T_7844) @[ifu_mem_ctl.scala 694:124] + node _T_7846 = or(_T_7842, _T_7845) @[ifu_mem_ctl.scala 694:81] + node _T_7847 = or(_T_7846, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7848 = bits(_T_7847, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7849 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7848 : @[Reg.scala 28:19] _T_7849 <= _T_7839 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][83] <= _T_7849 @[ifu_mem_ctl.scala 685:41] - node _T_7850 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7851 = eq(_T_7850, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7852 = and(ic_valid_ff, _T_7851) @[ifu_mem_ctl.scala 685:97] - node _T_7853 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7854 = and(_T_7852, _T_7853) @[ifu_mem_ctl.scala 685:122] - node _T_7855 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[ifu_mem_ctl.scala 686:37] - node _T_7856 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7857 = and(_T_7855, _T_7856) @[ifu_mem_ctl.scala 686:59] - node _T_7858 = eq(perr_ic_index_ff, UInt<7>("h054")) @[ifu_mem_ctl.scala 686:102] - node _T_7859 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7860 = and(_T_7858, _T_7859) @[ifu_mem_ctl.scala 686:124] - node _T_7861 = or(_T_7857, _T_7860) @[ifu_mem_ctl.scala 686:81] - node _T_7862 = or(_T_7861, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7863 = bits(_T_7862, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][83] <= _T_7849 @[ifu_mem_ctl.scala 693:41] + node _T_7850 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7851 = eq(_T_7850, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7852 = and(ic_valid_ff, _T_7851) @[ifu_mem_ctl.scala 693:97] + node _T_7853 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7854 = and(_T_7852, _T_7853) @[ifu_mem_ctl.scala 693:122] + node _T_7855 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[ifu_mem_ctl.scala 694:37] + node _T_7856 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7857 = and(_T_7855, _T_7856) @[ifu_mem_ctl.scala 694:59] + node _T_7858 = eq(perr_ic_index_ff, UInt<7>("h054")) @[ifu_mem_ctl.scala 694:102] + node _T_7859 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7860 = and(_T_7858, _T_7859) @[ifu_mem_ctl.scala 694:124] + node _T_7861 = or(_T_7857, _T_7860) @[ifu_mem_ctl.scala 694:81] + node _T_7862 = or(_T_7861, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7863 = bits(_T_7862, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7864 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7863 : @[Reg.scala 28:19] _T_7864 <= _T_7854 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][84] <= _T_7864 @[ifu_mem_ctl.scala 685:41] - node _T_7865 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7866 = eq(_T_7865, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7867 = and(ic_valid_ff, _T_7866) @[ifu_mem_ctl.scala 685:97] - node _T_7868 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7869 = and(_T_7867, _T_7868) @[ifu_mem_ctl.scala 685:122] - node _T_7870 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[ifu_mem_ctl.scala 686:37] - node _T_7871 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7872 = and(_T_7870, _T_7871) @[ifu_mem_ctl.scala 686:59] - node _T_7873 = eq(perr_ic_index_ff, UInt<7>("h055")) @[ifu_mem_ctl.scala 686:102] - node _T_7874 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7875 = and(_T_7873, _T_7874) @[ifu_mem_ctl.scala 686:124] - node _T_7876 = or(_T_7872, _T_7875) @[ifu_mem_ctl.scala 686:81] - node _T_7877 = or(_T_7876, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7878 = bits(_T_7877, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][84] <= _T_7864 @[ifu_mem_ctl.scala 693:41] + node _T_7865 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7866 = eq(_T_7865, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7867 = and(ic_valid_ff, _T_7866) @[ifu_mem_ctl.scala 693:97] + node _T_7868 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7869 = and(_T_7867, _T_7868) @[ifu_mem_ctl.scala 693:122] + node _T_7870 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[ifu_mem_ctl.scala 694:37] + node _T_7871 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7872 = and(_T_7870, _T_7871) @[ifu_mem_ctl.scala 694:59] + node _T_7873 = eq(perr_ic_index_ff, UInt<7>("h055")) @[ifu_mem_ctl.scala 694:102] + node _T_7874 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7875 = and(_T_7873, _T_7874) @[ifu_mem_ctl.scala 694:124] + node _T_7876 = or(_T_7872, _T_7875) @[ifu_mem_ctl.scala 694:81] + node _T_7877 = or(_T_7876, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7878 = bits(_T_7877, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7879 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7878 : @[Reg.scala 28:19] _T_7879 <= _T_7869 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][85] <= _T_7879 @[ifu_mem_ctl.scala 685:41] - node _T_7880 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7881 = eq(_T_7880, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7882 = and(ic_valid_ff, _T_7881) @[ifu_mem_ctl.scala 685:97] - node _T_7883 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7884 = and(_T_7882, _T_7883) @[ifu_mem_ctl.scala 685:122] - node _T_7885 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[ifu_mem_ctl.scala 686:37] - node _T_7886 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7887 = and(_T_7885, _T_7886) @[ifu_mem_ctl.scala 686:59] - node _T_7888 = eq(perr_ic_index_ff, UInt<7>("h056")) @[ifu_mem_ctl.scala 686:102] - node _T_7889 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7890 = and(_T_7888, _T_7889) @[ifu_mem_ctl.scala 686:124] - node _T_7891 = or(_T_7887, _T_7890) @[ifu_mem_ctl.scala 686:81] - node _T_7892 = or(_T_7891, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7893 = bits(_T_7892, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][85] <= _T_7879 @[ifu_mem_ctl.scala 693:41] + node _T_7880 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7881 = eq(_T_7880, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7882 = and(ic_valid_ff, _T_7881) @[ifu_mem_ctl.scala 693:97] + node _T_7883 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7884 = and(_T_7882, _T_7883) @[ifu_mem_ctl.scala 693:122] + node _T_7885 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[ifu_mem_ctl.scala 694:37] + node _T_7886 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7887 = and(_T_7885, _T_7886) @[ifu_mem_ctl.scala 694:59] + node _T_7888 = eq(perr_ic_index_ff, UInt<7>("h056")) @[ifu_mem_ctl.scala 694:102] + node _T_7889 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7890 = and(_T_7888, _T_7889) @[ifu_mem_ctl.scala 694:124] + node _T_7891 = or(_T_7887, _T_7890) @[ifu_mem_ctl.scala 694:81] + node _T_7892 = or(_T_7891, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7893 = bits(_T_7892, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7894 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7893 : @[Reg.scala 28:19] _T_7894 <= _T_7884 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][86] <= _T_7894 @[ifu_mem_ctl.scala 685:41] - node _T_7895 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7896 = eq(_T_7895, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7897 = and(ic_valid_ff, _T_7896) @[ifu_mem_ctl.scala 685:97] - node _T_7898 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7899 = and(_T_7897, _T_7898) @[ifu_mem_ctl.scala 685:122] - node _T_7900 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[ifu_mem_ctl.scala 686:37] - node _T_7901 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7902 = and(_T_7900, _T_7901) @[ifu_mem_ctl.scala 686:59] - node _T_7903 = eq(perr_ic_index_ff, UInt<7>("h057")) @[ifu_mem_ctl.scala 686:102] - node _T_7904 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7905 = and(_T_7903, _T_7904) @[ifu_mem_ctl.scala 686:124] - node _T_7906 = or(_T_7902, _T_7905) @[ifu_mem_ctl.scala 686:81] - node _T_7907 = or(_T_7906, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7908 = bits(_T_7907, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][86] <= _T_7894 @[ifu_mem_ctl.scala 693:41] + node _T_7895 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7896 = eq(_T_7895, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7897 = and(ic_valid_ff, _T_7896) @[ifu_mem_ctl.scala 693:97] + node _T_7898 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7899 = and(_T_7897, _T_7898) @[ifu_mem_ctl.scala 693:122] + node _T_7900 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[ifu_mem_ctl.scala 694:37] + node _T_7901 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7902 = and(_T_7900, _T_7901) @[ifu_mem_ctl.scala 694:59] + node _T_7903 = eq(perr_ic_index_ff, UInt<7>("h057")) @[ifu_mem_ctl.scala 694:102] + node _T_7904 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7905 = and(_T_7903, _T_7904) @[ifu_mem_ctl.scala 694:124] + node _T_7906 = or(_T_7902, _T_7905) @[ifu_mem_ctl.scala 694:81] + node _T_7907 = or(_T_7906, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7908 = bits(_T_7907, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7909 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7908 : @[Reg.scala 28:19] _T_7909 <= _T_7899 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][87] <= _T_7909 @[ifu_mem_ctl.scala 685:41] - node _T_7910 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7911 = eq(_T_7910, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7912 = and(ic_valid_ff, _T_7911) @[ifu_mem_ctl.scala 685:97] - node _T_7913 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7914 = and(_T_7912, _T_7913) @[ifu_mem_ctl.scala 685:122] - node _T_7915 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[ifu_mem_ctl.scala 686:37] - node _T_7916 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7917 = and(_T_7915, _T_7916) @[ifu_mem_ctl.scala 686:59] - node _T_7918 = eq(perr_ic_index_ff, UInt<7>("h058")) @[ifu_mem_ctl.scala 686:102] - node _T_7919 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7920 = and(_T_7918, _T_7919) @[ifu_mem_ctl.scala 686:124] - node _T_7921 = or(_T_7917, _T_7920) @[ifu_mem_ctl.scala 686:81] - node _T_7922 = or(_T_7921, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7923 = bits(_T_7922, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][87] <= _T_7909 @[ifu_mem_ctl.scala 693:41] + node _T_7910 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7911 = eq(_T_7910, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7912 = and(ic_valid_ff, _T_7911) @[ifu_mem_ctl.scala 693:97] + node _T_7913 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7914 = and(_T_7912, _T_7913) @[ifu_mem_ctl.scala 693:122] + node _T_7915 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[ifu_mem_ctl.scala 694:37] + node _T_7916 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7917 = and(_T_7915, _T_7916) @[ifu_mem_ctl.scala 694:59] + node _T_7918 = eq(perr_ic_index_ff, UInt<7>("h058")) @[ifu_mem_ctl.scala 694:102] + node _T_7919 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7920 = and(_T_7918, _T_7919) @[ifu_mem_ctl.scala 694:124] + node _T_7921 = or(_T_7917, _T_7920) @[ifu_mem_ctl.scala 694:81] + node _T_7922 = or(_T_7921, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7923 = bits(_T_7922, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7924 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7923 : @[Reg.scala 28:19] _T_7924 <= _T_7914 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][88] <= _T_7924 @[ifu_mem_ctl.scala 685:41] - node _T_7925 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7926 = eq(_T_7925, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7927 = and(ic_valid_ff, _T_7926) @[ifu_mem_ctl.scala 685:97] - node _T_7928 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7929 = and(_T_7927, _T_7928) @[ifu_mem_ctl.scala 685:122] - node _T_7930 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[ifu_mem_ctl.scala 686:37] - node _T_7931 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7932 = and(_T_7930, _T_7931) @[ifu_mem_ctl.scala 686:59] - node _T_7933 = eq(perr_ic_index_ff, UInt<7>("h059")) @[ifu_mem_ctl.scala 686:102] - node _T_7934 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7935 = and(_T_7933, _T_7934) @[ifu_mem_ctl.scala 686:124] - node _T_7936 = or(_T_7932, _T_7935) @[ifu_mem_ctl.scala 686:81] - node _T_7937 = or(_T_7936, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7938 = bits(_T_7937, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][88] <= _T_7924 @[ifu_mem_ctl.scala 693:41] + node _T_7925 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7926 = eq(_T_7925, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7927 = and(ic_valid_ff, _T_7926) @[ifu_mem_ctl.scala 693:97] + node _T_7928 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7929 = and(_T_7927, _T_7928) @[ifu_mem_ctl.scala 693:122] + node _T_7930 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[ifu_mem_ctl.scala 694:37] + node _T_7931 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7932 = and(_T_7930, _T_7931) @[ifu_mem_ctl.scala 694:59] + node _T_7933 = eq(perr_ic_index_ff, UInt<7>("h059")) @[ifu_mem_ctl.scala 694:102] + node _T_7934 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7935 = and(_T_7933, _T_7934) @[ifu_mem_ctl.scala 694:124] + node _T_7936 = or(_T_7932, _T_7935) @[ifu_mem_ctl.scala 694:81] + node _T_7937 = or(_T_7936, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7938 = bits(_T_7937, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7939 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7938 : @[Reg.scala 28:19] _T_7939 <= _T_7929 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][89] <= _T_7939 @[ifu_mem_ctl.scala 685:41] - node _T_7940 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7941 = eq(_T_7940, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7942 = and(ic_valid_ff, _T_7941) @[ifu_mem_ctl.scala 685:97] - node _T_7943 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7944 = and(_T_7942, _T_7943) @[ifu_mem_ctl.scala 685:122] - node _T_7945 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[ifu_mem_ctl.scala 686:37] - node _T_7946 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7947 = and(_T_7945, _T_7946) @[ifu_mem_ctl.scala 686:59] - node _T_7948 = eq(perr_ic_index_ff, UInt<7>("h05a")) @[ifu_mem_ctl.scala 686:102] - node _T_7949 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7950 = and(_T_7948, _T_7949) @[ifu_mem_ctl.scala 686:124] - node _T_7951 = or(_T_7947, _T_7950) @[ifu_mem_ctl.scala 686:81] - node _T_7952 = or(_T_7951, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7953 = bits(_T_7952, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][89] <= _T_7939 @[ifu_mem_ctl.scala 693:41] + node _T_7940 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7941 = eq(_T_7940, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7942 = and(ic_valid_ff, _T_7941) @[ifu_mem_ctl.scala 693:97] + node _T_7943 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7944 = and(_T_7942, _T_7943) @[ifu_mem_ctl.scala 693:122] + node _T_7945 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[ifu_mem_ctl.scala 694:37] + node _T_7946 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7947 = and(_T_7945, _T_7946) @[ifu_mem_ctl.scala 694:59] + node _T_7948 = eq(perr_ic_index_ff, UInt<7>("h05a")) @[ifu_mem_ctl.scala 694:102] + node _T_7949 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7950 = and(_T_7948, _T_7949) @[ifu_mem_ctl.scala 694:124] + node _T_7951 = or(_T_7947, _T_7950) @[ifu_mem_ctl.scala 694:81] + node _T_7952 = or(_T_7951, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7953 = bits(_T_7952, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7954 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7953 : @[Reg.scala 28:19] _T_7954 <= _T_7944 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][90] <= _T_7954 @[ifu_mem_ctl.scala 685:41] - node _T_7955 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7956 = eq(_T_7955, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7957 = and(ic_valid_ff, _T_7956) @[ifu_mem_ctl.scala 685:97] - node _T_7958 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7959 = and(_T_7957, _T_7958) @[ifu_mem_ctl.scala 685:122] - node _T_7960 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[ifu_mem_ctl.scala 686:37] - node _T_7961 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7962 = and(_T_7960, _T_7961) @[ifu_mem_ctl.scala 686:59] - node _T_7963 = eq(perr_ic_index_ff, UInt<7>("h05b")) @[ifu_mem_ctl.scala 686:102] - node _T_7964 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7965 = and(_T_7963, _T_7964) @[ifu_mem_ctl.scala 686:124] - node _T_7966 = or(_T_7962, _T_7965) @[ifu_mem_ctl.scala 686:81] - node _T_7967 = or(_T_7966, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7968 = bits(_T_7967, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][90] <= _T_7954 @[ifu_mem_ctl.scala 693:41] + node _T_7955 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7956 = eq(_T_7955, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7957 = and(ic_valid_ff, _T_7956) @[ifu_mem_ctl.scala 693:97] + node _T_7958 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7959 = and(_T_7957, _T_7958) @[ifu_mem_ctl.scala 693:122] + node _T_7960 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[ifu_mem_ctl.scala 694:37] + node _T_7961 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7962 = and(_T_7960, _T_7961) @[ifu_mem_ctl.scala 694:59] + node _T_7963 = eq(perr_ic_index_ff, UInt<7>("h05b")) @[ifu_mem_ctl.scala 694:102] + node _T_7964 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7965 = and(_T_7963, _T_7964) @[ifu_mem_ctl.scala 694:124] + node _T_7966 = or(_T_7962, _T_7965) @[ifu_mem_ctl.scala 694:81] + node _T_7967 = or(_T_7966, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7968 = bits(_T_7967, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7969 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7968 : @[Reg.scala 28:19] _T_7969 <= _T_7959 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][91] <= _T_7969 @[ifu_mem_ctl.scala 685:41] - node _T_7970 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7971 = eq(_T_7970, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7972 = and(ic_valid_ff, _T_7971) @[ifu_mem_ctl.scala 685:97] - node _T_7973 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7974 = and(_T_7972, _T_7973) @[ifu_mem_ctl.scala 685:122] - node _T_7975 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[ifu_mem_ctl.scala 686:37] - node _T_7976 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7977 = and(_T_7975, _T_7976) @[ifu_mem_ctl.scala 686:59] - node _T_7978 = eq(perr_ic_index_ff, UInt<7>("h05c")) @[ifu_mem_ctl.scala 686:102] - node _T_7979 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7980 = and(_T_7978, _T_7979) @[ifu_mem_ctl.scala 686:124] - node _T_7981 = or(_T_7977, _T_7980) @[ifu_mem_ctl.scala 686:81] - node _T_7982 = or(_T_7981, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7983 = bits(_T_7982, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][91] <= _T_7969 @[ifu_mem_ctl.scala 693:41] + node _T_7970 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7971 = eq(_T_7970, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7972 = and(ic_valid_ff, _T_7971) @[ifu_mem_ctl.scala 693:97] + node _T_7973 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7974 = and(_T_7972, _T_7973) @[ifu_mem_ctl.scala 693:122] + node _T_7975 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[ifu_mem_ctl.scala 694:37] + node _T_7976 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7977 = and(_T_7975, _T_7976) @[ifu_mem_ctl.scala 694:59] + node _T_7978 = eq(perr_ic_index_ff, UInt<7>("h05c")) @[ifu_mem_ctl.scala 694:102] + node _T_7979 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7980 = and(_T_7978, _T_7979) @[ifu_mem_ctl.scala 694:124] + node _T_7981 = or(_T_7977, _T_7980) @[ifu_mem_ctl.scala 694:81] + node _T_7982 = or(_T_7981, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7983 = bits(_T_7982, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7984 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7983 : @[Reg.scala 28:19] _T_7984 <= _T_7974 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][92] <= _T_7984 @[ifu_mem_ctl.scala 685:41] - node _T_7985 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_7986 = eq(_T_7985, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_7987 = and(ic_valid_ff, _T_7986) @[ifu_mem_ctl.scala 685:97] - node _T_7988 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_7989 = and(_T_7987, _T_7988) @[ifu_mem_ctl.scala 685:122] - node _T_7990 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[ifu_mem_ctl.scala 686:37] - node _T_7991 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_7992 = and(_T_7990, _T_7991) @[ifu_mem_ctl.scala 686:59] - node _T_7993 = eq(perr_ic_index_ff, UInt<7>("h05d")) @[ifu_mem_ctl.scala 686:102] - node _T_7994 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_7995 = and(_T_7993, _T_7994) @[ifu_mem_ctl.scala 686:124] - node _T_7996 = or(_T_7992, _T_7995) @[ifu_mem_ctl.scala 686:81] - node _T_7997 = or(_T_7996, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_7998 = bits(_T_7997, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][92] <= _T_7984 @[ifu_mem_ctl.scala 693:41] + node _T_7985 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_7986 = eq(_T_7985, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_7987 = and(ic_valid_ff, _T_7986) @[ifu_mem_ctl.scala 693:97] + node _T_7988 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_7989 = and(_T_7987, _T_7988) @[ifu_mem_ctl.scala 693:122] + node _T_7990 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[ifu_mem_ctl.scala 694:37] + node _T_7991 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_7992 = and(_T_7990, _T_7991) @[ifu_mem_ctl.scala 694:59] + node _T_7993 = eq(perr_ic_index_ff, UInt<7>("h05d")) @[ifu_mem_ctl.scala 694:102] + node _T_7994 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_7995 = and(_T_7993, _T_7994) @[ifu_mem_ctl.scala 694:124] + node _T_7996 = or(_T_7992, _T_7995) @[ifu_mem_ctl.scala 694:81] + node _T_7997 = or(_T_7996, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_7998 = bits(_T_7997, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_7999 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_7998 : @[Reg.scala 28:19] _T_7999 <= _T_7989 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][93] <= _T_7999 @[ifu_mem_ctl.scala 685:41] - node _T_8000 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8001 = eq(_T_8000, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8002 = and(ic_valid_ff, _T_8001) @[ifu_mem_ctl.scala 685:97] - node _T_8003 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8004 = and(_T_8002, _T_8003) @[ifu_mem_ctl.scala 685:122] - node _T_8005 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[ifu_mem_ctl.scala 686:37] - node _T_8006 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8007 = and(_T_8005, _T_8006) @[ifu_mem_ctl.scala 686:59] - node _T_8008 = eq(perr_ic_index_ff, UInt<7>("h05e")) @[ifu_mem_ctl.scala 686:102] - node _T_8009 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8010 = and(_T_8008, _T_8009) @[ifu_mem_ctl.scala 686:124] - node _T_8011 = or(_T_8007, _T_8010) @[ifu_mem_ctl.scala 686:81] - node _T_8012 = or(_T_8011, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8013 = bits(_T_8012, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][93] <= _T_7999 @[ifu_mem_ctl.scala 693:41] + node _T_8000 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8001 = eq(_T_8000, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8002 = and(ic_valid_ff, _T_8001) @[ifu_mem_ctl.scala 693:97] + node _T_8003 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8004 = and(_T_8002, _T_8003) @[ifu_mem_ctl.scala 693:122] + node _T_8005 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[ifu_mem_ctl.scala 694:37] + node _T_8006 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8007 = and(_T_8005, _T_8006) @[ifu_mem_ctl.scala 694:59] + node _T_8008 = eq(perr_ic_index_ff, UInt<7>("h05e")) @[ifu_mem_ctl.scala 694:102] + node _T_8009 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8010 = and(_T_8008, _T_8009) @[ifu_mem_ctl.scala 694:124] + node _T_8011 = or(_T_8007, _T_8010) @[ifu_mem_ctl.scala 694:81] + node _T_8012 = or(_T_8011, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8013 = bits(_T_8012, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8014 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8013 : @[Reg.scala 28:19] _T_8014 <= _T_8004 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][94] <= _T_8014 @[ifu_mem_ctl.scala 685:41] - node _T_8015 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8016 = eq(_T_8015, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8017 = and(ic_valid_ff, _T_8016) @[ifu_mem_ctl.scala 685:97] - node _T_8018 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8019 = and(_T_8017, _T_8018) @[ifu_mem_ctl.scala 685:122] - node _T_8020 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[ifu_mem_ctl.scala 686:37] - node _T_8021 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8022 = and(_T_8020, _T_8021) @[ifu_mem_ctl.scala 686:59] - node _T_8023 = eq(perr_ic_index_ff, UInt<7>("h05f")) @[ifu_mem_ctl.scala 686:102] - node _T_8024 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8025 = and(_T_8023, _T_8024) @[ifu_mem_ctl.scala 686:124] - node _T_8026 = or(_T_8022, _T_8025) @[ifu_mem_ctl.scala 686:81] - node _T_8027 = or(_T_8026, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8028 = bits(_T_8027, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][94] <= _T_8014 @[ifu_mem_ctl.scala 693:41] + node _T_8015 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8016 = eq(_T_8015, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8017 = and(ic_valid_ff, _T_8016) @[ifu_mem_ctl.scala 693:97] + node _T_8018 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8019 = and(_T_8017, _T_8018) @[ifu_mem_ctl.scala 693:122] + node _T_8020 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[ifu_mem_ctl.scala 694:37] + node _T_8021 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8022 = and(_T_8020, _T_8021) @[ifu_mem_ctl.scala 694:59] + node _T_8023 = eq(perr_ic_index_ff, UInt<7>("h05f")) @[ifu_mem_ctl.scala 694:102] + node _T_8024 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8025 = and(_T_8023, _T_8024) @[ifu_mem_ctl.scala 694:124] + node _T_8026 = or(_T_8022, _T_8025) @[ifu_mem_ctl.scala 694:81] + node _T_8027 = or(_T_8026, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8028 = bits(_T_8027, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8029 : UInt<1>, rvclkhdr_91.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8028 : @[Reg.scala 28:19] _T_8029 <= _T_8019 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][95] <= _T_8029 @[ifu_mem_ctl.scala 685:41] - node _T_8030 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8031 = eq(_T_8030, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8032 = and(ic_valid_ff, _T_8031) @[ifu_mem_ctl.scala 685:97] - node _T_8033 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8034 = and(_T_8032, _T_8033) @[ifu_mem_ctl.scala 685:122] - node _T_8035 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[ifu_mem_ctl.scala 686:37] - node _T_8036 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8037 = and(_T_8035, _T_8036) @[ifu_mem_ctl.scala 686:59] - node _T_8038 = eq(perr_ic_index_ff, UInt<7>("h060")) @[ifu_mem_ctl.scala 686:102] - node _T_8039 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8040 = and(_T_8038, _T_8039) @[ifu_mem_ctl.scala 686:124] - node _T_8041 = or(_T_8037, _T_8040) @[ifu_mem_ctl.scala 686:81] - node _T_8042 = or(_T_8041, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8043 = bits(_T_8042, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][95] <= _T_8029 @[ifu_mem_ctl.scala 693:41] + node _T_8030 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8031 = eq(_T_8030, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8032 = and(ic_valid_ff, _T_8031) @[ifu_mem_ctl.scala 693:97] + node _T_8033 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8034 = and(_T_8032, _T_8033) @[ifu_mem_ctl.scala 693:122] + node _T_8035 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[ifu_mem_ctl.scala 694:37] + node _T_8036 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8037 = and(_T_8035, _T_8036) @[ifu_mem_ctl.scala 694:59] + node _T_8038 = eq(perr_ic_index_ff, UInt<7>("h060")) @[ifu_mem_ctl.scala 694:102] + node _T_8039 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8040 = and(_T_8038, _T_8039) @[ifu_mem_ctl.scala 694:124] + node _T_8041 = or(_T_8037, _T_8040) @[ifu_mem_ctl.scala 694:81] + node _T_8042 = or(_T_8041, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8043 = bits(_T_8042, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8044 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8043 : @[Reg.scala 28:19] _T_8044 <= _T_8034 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][96] <= _T_8044 @[ifu_mem_ctl.scala 685:41] - node _T_8045 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8046 = eq(_T_8045, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8047 = and(ic_valid_ff, _T_8046) @[ifu_mem_ctl.scala 685:97] - node _T_8048 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8049 = and(_T_8047, _T_8048) @[ifu_mem_ctl.scala 685:122] - node _T_8050 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[ifu_mem_ctl.scala 686:37] - node _T_8051 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8052 = and(_T_8050, _T_8051) @[ifu_mem_ctl.scala 686:59] - node _T_8053 = eq(perr_ic_index_ff, UInt<7>("h061")) @[ifu_mem_ctl.scala 686:102] - node _T_8054 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8055 = and(_T_8053, _T_8054) @[ifu_mem_ctl.scala 686:124] - node _T_8056 = or(_T_8052, _T_8055) @[ifu_mem_ctl.scala 686:81] - node _T_8057 = or(_T_8056, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8058 = bits(_T_8057, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][96] <= _T_8044 @[ifu_mem_ctl.scala 693:41] + node _T_8045 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8046 = eq(_T_8045, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8047 = and(ic_valid_ff, _T_8046) @[ifu_mem_ctl.scala 693:97] + node _T_8048 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8049 = and(_T_8047, _T_8048) @[ifu_mem_ctl.scala 693:122] + node _T_8050 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[ifu_mem_ctl.scala 694:37] + node _T_8051 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8052 = and(_T_8050, _T_8051) @[ifu_mem_ctl.scala 694:59] + node _T_8053 = eq(perr_ic_index_ff, UInt<7>("h061")) @[ifu_mem_ctl.scala 694:102] + node _T_8054 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8055 = and(_T_8053, _T_8054) @[ifu_mem_ctl.scala 694:124] + node _T_8056 = or(_T_8052, _T_8055) @[ifu_mem_ctl.scala 694:81] + node _T_8057 = or(_T_8056, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8058 = bits(_T_8057, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8059 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8058 : @[Reg.scala 28:19] _T_8059 <= _T_8049 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][97] <= _T_8059 @[ifu_mem_ctl.scala 685:41] - node _T_8060 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8061 = eq(_T_8060, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8062 = and(ic_valid_ff, _T_8061) @[ifu_mem_ctl.scala 685:97] - node _T_8063 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8064 = and(_T_8062, _T_8063) @[ifu_mem_ctl.scala 685:122] - node _T_8065 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[ifu_mem_ctl.scala 686:37] - node _T_8066 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8067 = and(_T_8065, _T_8066) @[ifu_mem_ctl.scala 686:59] - node _T_8068 = eq(perr_ic_index_ff, UInt<7>("h062")) @[ifu_mem_ctl.scala 686:102] - node _T_8069 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8070 = and(_T_8068, _T_8069) @[ifu_mem_ctl.scala 686:124] - node _T_8071 = or(_T_8067, _T_8070) @[ifu_mem_ctl.scala 686:81] - node _T_8072 = or(_T_8071, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8073 = bits(_T_8072, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][97] <= _T_8059 @[ifu_mem_ctl.scala 693:41] + node _T_8060 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8061 = eq(_T_8060, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8062 = and(ic_valid_ff, _T_8061) @[ifu_mem_ctl.scala 693:97] + node _T_8063 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8064 = and(_T_8062, _T_8063) @[ifu_mem_ctl.scala 693:122] + node _T_8065 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[ifu_mem_ctl.scala 694:37] + node _T_8066 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8067 = and(_T_8065, _T_8066) @[ifu_mem_ctl.scala 694:59] + node _T_8068 = eq(perr_ic_index_ff, UInt<7>("h062")) @[ifu_mem_ctl.scala 694:102] + node _T_8069 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8070 = and(_T_8068, _T_8069) @[ifu_mem_ctl.scala 694:124] + node _T_8071 = or(_T_8067, _T_8070) @[ifu_mem_ctl.scala 694:81] + node _T_8072 = or(_T_8071, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8073 = bits(_T_8072, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8074 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8073 : @[Reg.scala 28:19] _T_8074 <= _T_8064 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][98] <= _T_8074 @[ifu_mem_ctl.scala 685:41] - node _T_8075 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8076 = eq(_T_8075, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8077 = and(ic_valid_ff, _T_8076) @[ifu_mem_ctl.scala 685:97] - node _T_8078 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8079 = and(_T_8077, _T_8078) @[ifu_mem_ctl.scala 685:122] - node _T_8080 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[ifu_mem_ctl.scala 686:37] - node _T_8081 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8082 = and(_T_8080, _T_8081) @[ifu_mem_ctl.scala 686:59] - node _T_8083 = eq(perr_ic_index_ff, UInt<7>("h063")) @[ifu_mem_ctl.scala 686:102] - node _T_8084 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8085 = and(_T_8083, _T_8084) @[ifu_mem_ctl.scala 686:124] - node _T_8086 = or(_T_8082, _T_8085) @[ifu_mem_ctl.scala 686:81] - node _T_8087 = or(_T_8086, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8088 = bits(_T_8087, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][98] <= _T_8074 @[ifu_mem_ctl.scala 693:41] + node _T_8075 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8076 = eq(_T_8075, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8077 = and(ic_valid_ff, _T_8076) @[ifu_mem_ctl.scala 693:97] + node _T_8078 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8079 = and(_T_8077, _T_8078) @[ifu_mem_ctl.scala 693:122] + node _T_8080 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[ifu_mem_ctl.scala 694:37] + node _T_8081 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8082 = and(_T_8080, _T_8081) @[ifu_mem_ctl.scala 694:59] + node _T_8083 = eq(perr_ic_index_ff, UInt<7>("h063")) @[ifu_mem_ctl.scala 694:102] + node _T_8084 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8085 = and(_T_8083, _T_8084) @[ifu_mem_ctl.scala 694:124] + node _T_8086 = or(_T_8082, _T_8085) @[ifu_mem_ctl.scala 694:81] + node _T_8087 = or(_T_8086, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8088 = bits(_T_8087, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8089 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8088 : @[Reg.scala 28:19] _T_8089 <= _T_8079 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][99] <= _T_8089 @[ifu_mem_ctl.scala 685:41] - node _T_8090 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8091 = eq(_T_8090, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8092 = and(ic_valid_ff, _T_8091) @[ifu_mem_ctl.scala 685:97] - node _T_8093 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8094 = and(_T_8092, _T_8093) @[ifu_mem_ctl.scala 685:122] - node _T_8095 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[ifu_mem_ctl.scala 686:37] - node _T_8096 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8097 = and(_T_8095, _T_8096) @[ifu_mem_ctl.scala 686:59] - node _T_8098 = eq(perr_ic_index_ff, UInt<7>("h064")) @[ifu_mem_ctl.scala 686:102] - node _T_8099 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8100 = and(_T_8098, _T_8099) @[ifu_mem_ctl.scala 686:124] - node _T_8101 = or(_T_8097, _T_8100) @[ifu_mem_ctl.scala 686:81] - node _T_8102 = or(_T_8101, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8103 = bits(_T_8102, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][99] <= _T_8089 @[ifu_mem_ctl.scala 693:41] + node _T_8090 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8091 = eq(_T_8090, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8092 = and(ic_valid_ff, _T_8091) @[ifu_mem_ctl.scala 693:97] + node _T_8093 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8094 = and(_T_8092, _T_8093) @[ifu_mem_ctl.scala 693:122] + node _T_8095 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[ifu_mem_ctl.scala 694:37] + node _T_8096 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8097 = and(_T_8095, _T_8096) @[ifu_mem_ctl.scala 694:59] + node _T_8098 = eq(perr_ic_index_ff, UInt<7>("h064")) @[ifu_mem_ctl.scala 694:102] + node _T_8099 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8100 = and(_T_8098, _T_8099) @[ifu_mem_ctl.scala 694:124] + node _T_8101 = or(_T_8097, _T_8100) @[ifu_mem_ctl.scala 694:81] + node _T_8102 = or(_T_8101, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8103 = bits(_T_8102, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8104 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8103 : @[Reg.scala 28:19] _T_8104 <= _T_8094 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][100] <= _T_8104 @[ifu_mem_ctl.scala 685:41] - node _T_8105 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8106 = eq(_T_8105, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8107 = and(ic_valid_ff, _T_8106) @[ifu_mem_ctl.scala 685:97] - node _T_8108 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8109 = and(_T_8107, _T_8108) @[ifu_mem_ctl.scala 685:122] - node _T_8110 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[ifu_mem_ctl.scala 686:37] - node _T_8111 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8112 = and(_T_8110, _T_8111) @[ifu_mem_ctl.scala 686:59] - node _T_8113 = eq(perr_ic_index_ff, UInt<7>("h065")) @[ifu_mem_ctl.scala 686:102] - node _T_8114 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8115 = and(_T_8113, _T_8114) @[ifu_mem_ctl.scala 686:124] - node _T_8116 = or(_T_8112, _T_8115) @[ifu_mem_ctl.scala 686:81] - node _T_8117 = or(_T_8116, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8118 = bits(_T_8117, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][100] <= _T_8104 @[ifu_mem_ctl.scala 693:41] + node _T_8105 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8106 = eq(_T_8105, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8107 = and(ic_valid_ff, _T_8106) @[ifu_mem_ctl.scala 693:97] + node _T_8108 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8109 = and(_T_8107, _T_8108) @[ifu_mem_ctl.scala 693:122] + node _T_8110 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[ifu_mem_ctl.scala 694:37] + node _T_8111 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8112 = and(_T_8110, _T_8111) @[ifu_mem_ctl.scala 694:59] + node _T_8113 = eq(perr_ic_index_ff, UInt<7>("h065")) @[ifu_mem_ctl.scala 694:102] + node _T_8114 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8115 = and(_T_8113, _T_8114) @[ifu_mem_ctl.scala 694:124] + node _T_8116 = or(_T_8112, _T_8115) @[ifu_mem_ctl.scala 694:81] + node _T_8117 = or(_T_8116, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8118 = bits(_T_8117, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8119 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8118 : @[Reg.scala 28:19] _T_8119 <= _T_8109 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][101] <= _T_8119 @[ifu_mem_ctl.scala 685:41] - node _T_8120 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8121 = eq(_T_8120, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8122 = and(ic_valid_ff, _T_8121) @[ifu_mem_ctl.scala 685:97] - node _T_8123 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8124 = and(_T_8122, _T_8123) @[ifu_mem_ctl.scala 685:122] - node _T_8125 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[ifu_mem_ctl.scala 686:37] - node _T_8126 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8127 = and(_T_8125, _T_8126) @[ifu_mem_ctl.scala 686:59] - node _T_8128 = eq(perr_ic_index_ff, UInt<7>("h066")) @[ifu_mem_ctl.scala 686:102] - node _T_8129 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8130 = and(_T_8128, _T_8129) @[ifu_mem_ctl.scala 686:124] - node _T_8131 = or(_T_8127, _T_8130) @[ifu_mem_ctl.scala 686:81] - node _T_8132 = or(_T_8131, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8133 = bits(_T_8132, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][101] <= _T_8119 @[ifu_mem_ctl.scala 693:41] + node _T_8120 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8121 = eq(_T_8120, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8122 = and(ic_valid_ff, _T_8121) @[ifu_mem_ctl.scala 693:97] + node _T_8123 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8124 = and(_T_8122, _T_8123) @[ifu_mem_ctl.scala 693:122] + node _T_8125 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[ifu_mem_ctl.scala 694:37] + node _T_8126 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8127 = and(_T_8125, _T_8126) @[ifu_mem_ctl.scala 694:59] + node _T_8128 = eq(perr_ic_index_ff, UInt<7>("h066")) @[ifu_mem_ctl.scala 694:102] + node _T_8129 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8130 = and(_T_8128, _T_8129) @[ifu_mem_ctl.scala 694:124] + node _T_8131 = or(_T_8127, _T_8130) @[ifu_mem_ctl.scala 694:81] + node _T_8132 = or(_T_8131, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8133 = bits(_T_8132, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8134 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8133 : @[Reg.scala 28:19] _T_8134 <= _T_8124 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][102] <= _T_8134 @[ifu_mem_ctl.scala 685:41] - node _T_8135 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8136 = eq(_T_8135, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8137 = and(ic_valid_ff, _T_8136) @[ifu_mem_ctl.scala 685:97] - node _T_8138 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8139 = and(_T_8137, _T_8138) @[ifu_mem_ctl.scala 685:122] - node _T_8140 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[ifu_mem_ctl.scala 686:37] - node _T_8141 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8142 = and(_T_8140, _T_8141) @[ifu_mem_ctl.scala 686:59] - node _T_8143 = eq(perr_ic_index_ff, UInt<7>("h067")) @[ifu_mem_ctl.scala 686:102] - node _T_8144 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8145 = and(_T_8143, _T_8144) @[ifu_mem_ctl.scala 686:124] - node _T_8146 = or(_T_8142, _T_8145) @[ifu_mem_ctl.scala 686:81] - node _T_8147 = or(_T_8146, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8148 = bits(_T_8147, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][102] <= _T_8134 @[ifu_mem_ctl.scala 693:41] + node _T_8135 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8136 = eq(_T_8135, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8137 = and(ic_valid_ff, _T_8136) @[ifu_mem_ctl.scala 693:97] + node _T_8138 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8139 = and(_T_8137, _T_8138) @[ifu_mem_ctl.scala 693:122] + node _T_8140 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[ifu_mem_ctl.scala 694:37] + node _T_8141 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8142 = and(_T_8140, _T_8141) @[ifu_mem_ctl.scala 694:59] + node _T_8143 = eq(perr_ic_index_ff, UInt<7>("h067")) @[ifu_mem_ctl.scala 694:102] + node _T_8144 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8145 = and(_T_8143, _T_8144) @[ifu_mem_ctl.scala 694:124] + node _T_8146 = or(_T_8142, _T_8145) @[ifu_mem_ctl.scala 694:81] + node _T_8147 = or(_T_8146, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8148 = bits(_T_8147, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8149 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8148 : @[Reg.scala 28:19] _T_8149 <= _T_8139 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][103] <= _T_8149 @[ifu_mem_ctl.scala 685:41] - node _T_8150 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8151 = eq(_T_8150, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8152 = and(ic_valid_ff, _T_8151) @[ifu_mem_ctl.scala 685:97] - node _T_8153 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8154 = and(_T_8152, _T_8153) @[ifu_mem_ctl.scala 685:122] - node _T_8155 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[ifu_mem_ctl.scala 686:37] - node _T_8156 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8157 = and(_T_8155, _T_8156) @[ifu_mem_ctl.scala 686:59] - node _T_8158 = eq(perr_ic_index_ff, UInt<7>("h068")) @[ifu_mem_ctl.scala 686:102] - node _T_8159 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8160 = and(_T_8158, _T_8159) @[ifu_mem_ctl.scala 686:124] - node _T_8161 = or(_T_8157, _T_8160) @[ifu_mem_ctl.scala 686:81] - node _T_8162 = or(_T_8161, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8163 = bits(_T_8162, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][103] <= _T_8149 @[ifu_mem_ctl.scala 693:41] + node _T_8150 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8151 = eq(_T_8150, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8152 = and(ic_valid_ff, _T_8151) @[ifu_mem_ctl.scala 693:97] + node _T_8153 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8154 = and(_T_8152, _T_8153) @[ifu_mem_ctl.scala 693:122] + node _T_8155 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[ifu_mem_ctl.scala 694:37] + node _T_8156 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8157 = and(_T_8155, _T_8156) @[ifu_mem_ctl.scala 694:59] + node _T_8158 = eq(perr_ic_index_ff, UInt<7>("h068")) @[ifu_mem_ctl.scala 694:102] + node _T_8159 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8160 = and(_T_8158, _T_8159) @[ifu_mem_ctl.scala 694:124] + node _T_8161 = or(_T_8157, _T_8160) @[ifu_mem_ctl.scala 694:81] + node _T_8162 = or(_T_8161, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8163 = bits(_T_8162, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8164 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8163 : @[Reg.scala 28:19] _T_8164 <= _T_8154 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][104] <= _T_8164 @[ifu_mem_ctl.scala 685:41] - node _T_8165 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8166 = eq(_T_8165, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8167 = and(ic_valid_ff, _T_8166) @[ifu_mem_ctl.scala 685:97] - node _T_8168 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8169 = and(_T_8167, _T_8168) @[ifu_mem_ctl.scala 685:122] - node _T_8170 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[ifu_mem_ctl.scala 686:37] - node _T_8171 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8172 = and(_T_8170, _T_8171) @[ifu_mem_ctl.scala 686:59] - node _T_8173 = eq(perr_ic_index_ff, UInt<7>("h069")) @[ifu_mem_ctl.scala 686:102] - node _T_8174 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8175 = and(_T_8173, _T_8174) @[ifu_mem_ctl.scala 686:124] - node _T_8176 = or(_T_8172, _T_8175) @[ifu_mem_ctl.scala 686:81] - node _T_8177 = or(_T_8176, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8178 = bits(_T_8177, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][104] <= _T_8164 @[ifu_mem_ctl.scala 693:41] + node _T_8165 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8166 = eq(_T_8165, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8167 = and(ic_valid_ff, _T_8166) @[ifu_mem_ctl.scala 693:97] + node _T_8168 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8169 = and(_T_8167, _T_8168) @[ifu_mem_ctl.scala 693:122] + node _T_8170 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[ifu_mem_ctl.scala 694:37] + node _T_8171 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8172 = and(_T_8170, _T_8171) @[ifu_mem_ctl.scala 694:59] + node _T_8173 = eq(perr_ic_index_ff, UInt<7>("h069")) @[ifu_mem_ctl.scala 694:102] + node _T_8174 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8175 = and(_T_8173, _T_8174) @[ifu_mem_ctl.scala 694:124] + node _T_8176 = or(_T_8172, _T_8175) @[ifu_mem_ctl.scala 694:81] + node _T_8177 = or(_T_8176, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8178 = bits(_T_8177, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8179 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8178 : @[Reg.scala 28:19] _T_8179 <= _T_8169 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][105] <= _T_8179 @[ifu_mem_ctl.scala 685:41] - node _T_8180 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8181 = eq(_T_8180, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8182 = and(ic_valid_ff, _T_8181) @[ifu_mem_ctl.scala 685:97] - node _T_8183 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8184 = and(_T_8182, _T_8183) @[ifu_mem_ctl.scala 685:122] - node _T_8185 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[ifu_mem_ctl.scala 686:37] - node _T_8186 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8187 = and(_T_8185, _T_8186) @[ifu_mem_ctl.scala 686:59] - node _T_8188 = eq(perr_ic_index_ff, UInt<7>("h06a")) @[ifu_mem_ctl.scala 686:102] - node _T_8189 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8190 = and(_T_8188, _T_8189) @[ifu_mem_ctl.scala 686:124] - node _T_8191 = or(_T_8187, _T_8190) @[ifu_mem_ctl.scala 686:81] - node _T_8192 = or(_T_8191, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8193 = bits(_T_8192, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][105] <= _T_8179 @[ifu_mem_ctl.scala 693:41] + node _T_8180 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8181 = eq(_T_8180, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8182 = and(ic_valid_ff, _T_8181) @[ifu_mem_ctl.scala 693:97] + node _T_8183 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8184 = and(_T_8182, _T_8183) @[ifu_mem_ctl.scala 693:122] + node _T_8185 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[ifu_mem_ctl.scala 694:37] + node _T_8186 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8187 = and(_T_8185, _T_8186) @[ifu_mem_ctl.scala 694:59] + node _T_8188 = eq(perr_ic_index_ff, UInt<7>("h06a")) @[ifu_mem_ctl.scala 694:102] + node _T_8189 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8190 = and(_T_8188, _T_8189) @[ifu_mem_ctl.scala 694:124] + node _T_8191 = or(_T_8187, _T_8190) @[ifu_mem_ctl.scala 694:81] + node _T_8192 = or(_T_8191, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8193 = bits(_T_8192, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8194 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8193 : @[Reg.scala 28:19] _T_8194 <= _T_8184 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][106] <= _T_8194 @[ifu_mem_ctl.scala 685:41] - node _T_8195 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8196 = eq(_T_8195, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8197 = and(ic_valid_ff, _T_8196) @[ifu_mem_ctl.scala 685:97] - node _T_8198 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8199 = and(_T_8197, _T_8198) @[ifu_mem_ctl.scala 685:122] - node _T_8200 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[ifu_mem_ctl.scala 686:37] - node _T_8201 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8202 = and(_T_8200, _T_8201) @[ifu_mem_ctl.scala 686:59] - node _T_8203 = eq(perr_ic_index_ff, UInt<7>("h06b")) @[ifu_mem_ctl.scala 686:102] - node _T_8204 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8205 = and(_T_8203, _T_8204) @[ifu_mem_ctl.scala 686:124] - node _T_8206 = or(_T_8202, _T_8205) @[ifu_mem_ctl.scala 686:81] - node _T_8207 = or(_T_8206, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8208 = bits(_T_8207, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][106] <= _T_8194 @[ifu_mem_ctl.scala 693:41] + node _T_8195 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8196 = eq(_T_8195, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8197 = and(ic_valid_ff, _T_8196) @[ifu_mem_ctl.scala 693:97] + node _T_8198 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8199 = and(_T_8197, _T_8198) @[ifu_mem_ctl.scala 693:122] + node _T_8200 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[ifu_mem_ctl.scala 694:37] + node _T_8201 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8202 = and(_T_8200, _T_8201) @[ifu_mem_ctl.scala 694:59] + node _T_8203 = eq(perr_ic_index_ff, UInt<7>("h06b")) @[ifu_mem_ctl.scala 694:102] + node _T_8204 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8205 = and(_T_8203, _T_8204) @[ifu_mem_ctl.scala 694:124] + node _T_8206 = or(_T_8202, _T_8205) @[ifu_mem_ctl.scala 694:81] + node _T_8207 = or(_T_8206, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8208 = bits(_T_8207, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8209 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8208 : @[Reg.scala 28:19] _T_8209 <= _T_8199 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][107] <= _T_8209 @[ifu_mem_ctl.scala 685:41] - node _T_8210 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8211 = eq(_T_8210, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8212 = and(ic_valid_ff, _T_8211) @[ifu_mem_ctl.scala 685:97] - node _T_8213 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8214 = and(_T_8212, _T_8213) @[ifu_mem_ctl.scala 685:122] - node _T_8215 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[ifu_mem_ctl.scala 686:37] - node _T_8216 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8217 = and(_T_8215, _T_8216) @[ifu_mem_ctl.scala 686:59] - node _T_8218 = eq(perr_ic_index_ff, UInt<7>("h06c")) @[ifu_mem_ctl.scala 686:102] - node _T_8219 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8220 = and(_T_8218, _T_8219) @[ifu_mem_ctl.scala 686:124] - node _T_8221 = or(_T_8217, _T_8220) @[ifu_mem_ctl.scala 686:81] - node _T_8222 = or(_T_8221, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8223 = bits(_T_8222, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][107] <= _T_8209 @[ifu_mem_ctl.scala 693:41] + node _T_8210 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8211 = eq(_T_8210, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8212 = and(ic_valid_ff, _T_8211) @[ifu_mem_ctl.scala 693:97] + node _T_8213 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8214 = and(_T_8212, _T_8213) @[ifu_mem_ctl.scala 693:122] + node _T_8215 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[ifu_mem_ctl.scala 694:37] + node _T_8216 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8217 = and(_T_8215, _T_8216) @[ifu_mem_ctl.scala 694:59] + node _T_8218 = eq(perr_ic_index_ff, UInt<7>("h06c")) @[ifu_mem_ctl.scala 694:102] + node _T_8219 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8220 = and(_T_8218, _T_8219) @[ifu_mem_ctl.scala 694:124] + node _T_8221 = or(_T_8217, _T_8220) @[ifu_mem_ctl.scala 694:81] + node _T_8222 = or(_T_8221, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8223 = bits(_T_8222, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8224 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8223 : @[Reg.scala 28:19] _T_8224 <= _T_8214 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][108] <= _T_8224 @[ifu_mem_ctl.scala 685:41] - node _T_8225 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8226 = eq(_T_8225, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8227 = and(ic_valid_ff, _T_8226) @[ifu_mem_ctl.scala 685:97] - node _T_8228 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8229 = and(_T_8227, _T_8228) @[ifu_mem_ctl.scala 685:122] - node _T_8230 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[ifu_mem_ctl.scala 686:37] - node _T_8231 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8232 = and(_T_8230, _T_8231) @[ifu_mem_ctl.scala 686:59] - node _T_8233 = eq(perr_ic_index_ff, UInt<7>("h06d")) @[ifu_mem_ctl.scala 686:102] - node _T_8234 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8235 = and(_T_8233, _T_8234) @[ifu_mem_ctl.scala 686:124] - node _T_8236 = or(_T_8232, _T_8235) @[ifu_mem_ctl.scala 686:81] - node _T_8237 = or(_T_8236, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8238 = bits(_T_8237, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][108] <= _T_8224 @[ifu_mem_ctl.scala 693:41] + node _T_8225 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8226 = eq(_T_8225, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8227 = and(ic_valid_ff, _T_8226) @[ifu_mem_ctl.scala 693:97] + node _T_8228 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8229 = and(_T_8227, _T_8228) @[ifu_mem_ctl.scala 693:122] + node _T_8230 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[ifu_mem_ctl.scala 694:37] + node _T_8231 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8232 = and(_T_8230, _T_8231) @[ifu_mem_ctl.scala 694:59] + node _T_8233 = eq(perr_ic_index_ff, UInt<7>("h06d")) @[ifu_mem_ctl.scala 694:102] + node _T_8234 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8235 = and(_T_8233, _T_8234) @[ifu_mem_ctl.scala 694:124] + node _T_8236 = or(_T_8232, _T_8235) @[ifu_mem_ctl.scala 694:81] + node _T_8237 = or(_T_8236, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8238 = bits(_T_8237, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8239 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8238 : @[Reg.scala 28:19] _T_8239 <= _T_8229 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][109] <= _T_8239 @[ifu_mem_ctl.scala 685:41] - node _T_8240 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8241 = eq(_T_8240, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8242 = and(ic_valid_ff, _T_8241) @[ifu_mem_ctl.scala 685:97] - node _T_8243 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8244 = and(_T_8242, _T_8243) @[ifu_mem_ctl.scala 685:122] - node _T_8245 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[ifu_mem_ctl.scala 686:37] - node _T_8246 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8247 = and(_T_8245, _T_8246) @[ifu_mem_ctl.scala 686:59] - node _T_8248 = eq(perr_ic_index_ff, UInt<7>("h06e")) @[ifu_mem_ctl.scala 686:102] - node _T_8249 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8250 = and(_T_8248, _T_8249) @[ifu_mem_ctl.scala 686:124] - node _T_8251 = or(_T_8247, _T_8250) @[ifu_mem_ctl.scala 686:81] - node _T_8252 = or(_T_8251, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8253 = bits(_T_8252, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][109] <= _T_8239 @[ifu_mem_ctl.scala 693:41] + node _T_8240 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8241 = eq(_T_8240, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8242 = and(ic_valid_ff, _T_8241) @[ifu_mem_ctl.scala 693:97] + node _T_8243 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8244 = and(_T_8242, _T_8243) @[ifu_mem_ctl.scala 693:122] + node _T_8245 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[ifu_mem_ctl.scala 694:37] + node _T_8246 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8247 = and(_T_8245, _T_8246) @[ifu_mem_ctl.scala 694:59] + node _T_8248 = eq(perr_ic_index_ff, UInt<7>("h06e")) @[ifu_mem_ctl.scala 694:102] + node _T_8249 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8250 = and(_T_8248, _T_8249) @[ifu_mem_ctl.scala 694:124] + node _T_8251 = or(_T_8247, _T_8250) @[ifu_mem_ctl.scala 694:81] + node _T_8252 = or(_T_8251, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8253 = bits(_T_8252, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8254 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8253 : @[Reg.scala 28:19] _T_8254 <= _T_8244 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][110] <= _T_8254 @[ifu_mem_ctl.scala 685:41] - node _T_8255 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8256 = eq(_T_8255, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8257 = and(ic_valid_ff, _T_8256) @[ifu_mem_ctl.scala 685:97] - node _T_8258 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8259 = and(_T_8257, _T_8258) @[ifu_mem_ctl.scala 685:122] - node _T_8260 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[ifu_mem_ctl.scala 686:37] - node _T_8261 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8262 = and(_T_8260, _T_8261) @[ifu_mem_ctl.scala 686:59] - node _T_8263 = eq(perr_ic_index_ff, UInt<7>("h06f")) @[ifu_mem_ctl.scala 686:102] - node _T_8264 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8265 = and(_T_8263, _T_8264) @[ifu_mem_ctl.scala 686:124] - node _T_8266 = or(_T_8262, _T_8265) @[ifu_mem_ctl.scala 686:81] - node _T_8267 = or(_T_8266, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8268 = bits(_T_8267, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][110] <= _T_8254 @[ifu_mem_ctl.scala 693:41] + node _T_8255 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8256 = eq(_T_8255, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8257 = and(ic_valid_ff, _T_8256) @[ifu_mem_ctl.scala 693:97] + node _T_8258 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8259 = and(_T_8257, _T_8258) @[ifu_mem_ctl.scala 693:122] + node _T_8260 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[ifu_mem_ctl.scala 694:37] + node _T_8261 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8262 = and(_T_8260, _T_8261) @[ifu_mem_ctl.scala 694:59] + node _T_8263 = eq(perr_ic_index_ff, UInt<7>("h06f")) @[ifu_mem_ctl.scala 694:102] + node _T_8264 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8265 = and(_T_8263, _T_8264) @[ifu_mem_ctl.scala 694:124] + node _T_8266 = or(_T_8262, _T_8265) @[ifu_mem_ctl.scala 694:81] + node _T_8267 = or(_T_8266, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8268 = bits(_T_8267, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8269 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8268 : @[Reg.scala 28:19] _T_8269 <= _T_8259 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][111] <= _T_8269 @[ifu_mem_ctl.scala 685:41] - node _T_8270 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8271 = eq(_T_8270, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8272 = and(ic_valid_ff, _T_8271) @[ifu_mem_ctl.scala 685:97] - node _T_8273 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8274 = and(_T_8272, _T_8273) @[ifu_mem_ctl.scala 685:122] - node _T_8275 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[ifu_mem_ctl.scala 686:37] - node _T_8276 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8277 = and(_T_8275, _T_8276) @[ifu_mem_ctl.scala 686:59] - node _T_8278 = eq(perr_ic_index_ff, UInt<7>("h070")) @[ifu_mem_ctl.scala 686:102] - node _T_8279 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8280 = and(_T_8278, _T_8279) @[ifu_mem_ctl.scala 686:124] - node _T_8281 = or(_T_8277, _T_8280) @[ifu_mem_ctl.scala 686:81] - node _T_8282 = or(_T_8281, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8283 = bits(_T_8282, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][111] <= _T_8269 @[ifu_mem_ctl.scala 693:41] + node _T_8270 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8271 = eq(_T_8270, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8272 = and(ic_valid_ff, _T_8271) @[ifu_mem_ctl.scala 693:97] + node _T_8273 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8274 = and(_T_8272, _T_8273) @[ifu_mem_ctl.scala 693:122] + node _T_8275 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[ifu_mem_ctl.scala 694:37] + node _T_8276 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8277 = and(_T_8275, _T_8276) @[ifu_mem_ctl.scala 694:59] + node _T_8278 = eq(perr_ic_index_ff, UInt<7>("h070")) @[ifu_mem_ctl.scala 694:102] + node _T_8279 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8280 = and(_T_8278, _T_8279) @[ifu_mem_ctl.scala 694:124] + node _T_8281 = or(_T_8277, _T_8280) @[ifu_mem_ctl.scala 694:81] + node _T_8282 = or(_T_8281, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8283 = bits(_T_8282, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8284 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8283 : @[Reg.scala 28:19] _T_8284 <= _T_8274 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][112] <= _T_8284 @[ifu_mem_ctl.scala 685:41] - node _T_8285 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8286 = eq(_T_8285, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8287 = and(ic_valid_ff, _T_8286) @[ifu_mem_ctl.scala 685:97] - node _T_8288 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8289 = and(_T_8287, _T_8288) @[ifu_mem_ctl.scala 685:122] - node _T_8290 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[ifu_mem_ctl.scala 686:37] - node _T_8291 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8292 = and(_T_8290, _T_8291) @[ifu_mem_ctl.scala 686:59] - node _T_8293 = eq(perr_ic_index_ff, UInt<7>("h071")) @[ifu_mem_ctl.scala 686:102] - node _T_8294 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8295 = and(_T_8293, _T_8294) @[ifu_mem_ctl.scala 686:124] - node _T_8296 = or(_T_8292, _T_8295) @[ifu_mem_ctl.scala 686:81] - node _T_8297 = or(_T_8296, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8298 = bits(_T_8297, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][112] <= _T_8284 @[ifu_mem_ctl.scala 693:41] + node _T_8285 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8286 = eq(_T_8285, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8287 = and(ic_valid_ff, _T_8286) @[ifu_mem_ctl.scala 693:97] + node _T_8288 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8289 = and(_T_8287, _T_8288) @[ifu_mem_ctl.scala 693:122] + node _T_8290 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[ifu_mem_ctl.scala 694:37] + node _T_8291 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8292 = and(_T_8290, _T_8291) @[ifu_mem_ctl.scala 694:59] + node _T_8293 = eq(perr_ic_index_ff, UInt<7>("h071")) @[ifu_mem_ctl.scala 694:102] + node _T_8294 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8295 = and(_T_8293, _T_8294) @[ifu_mem_ctl.scala 694:124] + node _T_8296 = or(_T_8292, _T_8295) @[ifu_mem_ctl.scala 694:81] + node _T_8297 = or(_T_8296, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8298 = bits(_T_8297, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8299 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8298 : @[Reg.scala 28:19] _T_8299 <= _T_8289 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][113] <= _T_8299 @[ifu_mem_ctl.scala 685:41] - node _T_8300 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8301 = eq(_T_8300, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8302 = and(ic_valid_ff, _T_8301) @[ifu_mem_ctl.scala 685:97] - node _T_8303 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8304 = and(_T_8302, _T_8303) @[ifu_mem_ctl.scala 685:122] - node _T_8305 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[ifu_mem_ctl.scala 686:37] - node _T_8306 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8307 = and(_T_8305, _T_8306) @[ifu_mem_ctl.scala 686:59] - node _T_8308 = eq(perr_ic_index_ff, UInt<7>("h072")) @[ifu_mem_ctl.scala 686:102] - node _T_8309 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8310 = and(_T_8308, _T_8309) @[ifu_mem_ctl.scala 686:124] - node _T_8311 = or(_T_8307, _T_8310) @[ifu_mem_ctl.scala 686:81] - node _T_8312 = or(_T_8311, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8313 = bits(_T_8312, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][113] <= _T_8299 @[ifu_mem_ctl.scala 693:41] + node _T_8300 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8301 = eq(_T_8300, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8302 = and(ic_valid_ff, _T_8301) @[ifu_mem_ctl.scala 693:97] + node _T_8303 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8304 = and(_T_8302, _T_8303) @[ifu_mem_ctl.scala 693:122] + node _T_8305 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[ifu_mem_ctl.scala 694:37] + node _T_8306 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8307 = and(_T_8305, _T_8306) @[ifu_mem_ctl.scala 694:59] + node _T_8308 = eq(perr_ic_index_ff, UInt<7>("h072")) @[ifu_mem_ctl.scala 694:102] + node _T_8309 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8310 = and(_T_8308, _T_8309) @[ifu_mem_ctl.scala 694:124] + node _T_8311 = or(_T_8307, _T_8310) @[ifu_mem_ctl.scala 694:81] + node _T_8312 = or(_T_8311, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8313 = bits(_T_8312, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8314 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8313 : @[Reg.scala 28:19] _T_8314 <= _T_8304 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][114] <= _T_8314 @[ifu_mem_ctl.scala 685:41] - node _T_8315 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8316 = eq(_T_8315, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8317 = and(ic_valid_ff, _T_8316) @[ifu_mem_ctl.scala 685:97] - node _T_8318 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8319 = and(_T_8317, _T_8318) @[ifu_mem_ctl.scala 685:122] - node _T_8320 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[ifu_mem_ctl.scala 686:37] - node _T_8321 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8322 = and(_T_8320, _T_8321) @[ifu_mem_ctl.scala 686:59] - node _T_8323 = eq(perr_ic_index_ff, UInt<7>("h073")) @[ifu_mem_ctl.scala 686:102] - node _T_8324 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8325 = and(_T_8323, _T_8324) @[ifu_mem_ctl.scala 686:124] - node _T_8326 = or(_T_8322, _T_8325) @[ifu_mem_ctl.scala 686:81] - node _T_8327 = or(_T_8326, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8328 = bits(_T_8327, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][114] <= _T_8314 @[ifu_mem_ctl.scala 693:41] + node _T_8315 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8316 = eq(_T_8315, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8317 = and(ic_valid_ff, _T_8316) @[ifu_mem_ctl.scala 693:97] + node _T_8318 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8319 = and(_T_8317, _T_8318) @[ifu_mem_ctl.scala 693:122] + node _T_8320 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[ifu_mem_ctl.scala 694:37] + node _T_8321 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8322 = and(_T_8320, _T_8321) @[ifu_mem_ctl.scala 694:59] + node _T_8323 = eq(perr_ic_index_ff, UInt<7>("h073")) @[ifu_mem_ctl.scala 694:102] + node _T_8324 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8325 = and(_T_8323, _T_8324) @[ifu_mem_ctl.scala 694:124] + node _T_8326 = or(_T_8322, _T_8325) @[ifu_mem_ctl.scala 694:81] + node _T_8327 = or(_T_8326, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8328 = bits(_T_8327, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8329 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8328 : @[Reg.scala 28:19] _T_8329 <= _T_8319 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][115] <= _T_8329 @[ifu_mem_ctl.scala 685:41] - node _T_8330 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8331 = eq(_T_8330, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8332 = and(ic_valid_ff, _T_8331) @[ifu_mem_ctl.scala 685:97] - node _T_8333 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8334 = and(_T_8332, _T_8333) @[ifu_mem_ctl.scala 685:122] - node _T_8335 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[ifu_mem_ctl.scala 686:37] - node _T_8336 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8337 = and(_T_8335, _T_8336) @[ifu_mem_ctl.scala 686:59] - node _T_8338 = eq(perr_ic_index_ff, UInt<7>("h074")) @[ifu_mem_ctl.scala 686:102] - node _T_8339 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8340 = and(_T_8338, _T_8339) @[ifu_mem_ctl.scala 686:124] - node _T_8341 = or(_T_8337, _T_8340) @[ifu_mem_ctl.scala 686:81] - node _T_8342 = or(_T_8341, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8343 = bits(_T_8342, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][115] <= _T_8329 @[ifu_mem_ctl.scala 693:41] + node _T_8330 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8331 = eq(_T_8330, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8332 = and(ic_valid_ff, _T_8331) @[ifu_mem_ctl.scala 693:97] + node _T_8333 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8334 = and(_T_8332, _T_8333) @[ifu_mem_ctl.scala 693:122] + node _T_8335 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[ifu_mem_ctl.scala 694:37] + node _T_8336 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8337 = and(_T_8335, _T_8336) @[ifu_mem_ctl.scala 694:59] + node _T_8338 = eq(perr_ic_index_ff, UInt<7>("h074")) @[ifu_mem_ctl.scala 694:102] + node _T_8339 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8340 = and(_T_8338, _T_8339) @[ifu_mem_ctl.scala 694:124] + node _T_8341 = or(_T_8337, _T_8340) @[ifu_mem_ctl.scala 694:81] + node _T_8342 = or(_T_8341, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8343 = bits(_T_8342, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8344 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8343 : @[Reg.scala 28:19] _T_8344 <= _T_8334 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][116] <= _T_8344 @[ifu_mem_ctl.scala 685:41] - node _T_8345 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8346 = eq(_T_8345, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8347 = and(ic_valid_ff, _T_8346) @[ifu_mem_ctl.scala 685:97] - node _T_8348 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8349 = and(_T_8347, _T_8348) @[ifu_mem_ctl.scala 685:122] - node _T_8350 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[ifu_mem_ctl.scala 686:37] - node _T_8351 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8352 = and(_T_8350, _T_8351) @[ifu_mem_ctl.scala 686:59] - node _T_8353 = eq(perr_ic_index_ff, UInt<7>("h075")) @[ifu_mem_ctl.scala 686:102] - node _T_8354 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8355 = and(_T_8353, _T_8354) @[ifu_mem_ctl.scala 686:124] - node _T_8356 = or(_T_8352, _T_8355) @[ifu_mem_ctl.scala 686:81] - node _T_8357 = or(_T_8356, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8358 = bits(_T_8357, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][116] <= _T_8344 @[ifu_mem_ctl.scala 693:41] + node _T_8345 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8346 = eq(_T_8345, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8347 = and(ic_valid_ff, _T_8346) @[ifu_mem_ctl.scala 693:97] + node _T_8348 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8349 = and(_T_8347, _T_8348) @[ifu_mem_ctl.scala 693:122] + node _T_8350 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[ifu_mem_ctl.scala 694:37] + node _T_8351 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8352 = and(_T_8350, _T_8351) @[ifu_mem_ctl.scala 694:59] + node _T_8353 = eq(perr_ic_index_ff, UInt<7>("h075")) @[ifu_mem_ctl.scala 694:102] + node _T_8354 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8355 = and(_T_8353, _T_8354) @[ifu_mem_ctl.scala 694:124] + node _T_8356 = or(_T_8352, _T_8355) @[ifu_mem_ctl.scala 694:81] + node _T_8357 = or(_T_8356, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8358 = bits(_T_8357, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8359 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8358 : @[Reg.scala 28:19] _T_8359 <= _T_8349 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][117] <= _T_8359 @[ifu_mem_ctl.scala 685:41] - node _T_8360 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8361 = eq(_T_8360, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8362 = and(ic_valid_ff, _T_8361) @[ifu_mem_ctl.scala 685:97] - node _T_8363 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8364 = and(_T_8362, _T_8363) @[ifu_mem_ctl.scala 685:122] - node _T_8365 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[ifu_mem_ctl.scala 686:37] - node _T_8366 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8367 = and(_T_8365, _T_8366) @[ifu_mem_ctl.scala 686:59] - node _T_8368 = eq(perr_ic_index_ff, UInt<7>("h076")) @[ifu_mem_ctl.scala 686:102] - node _T_8369 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8370 = and(_T_8368, _T_8369) @[ifu_mem_ctl.scala 686:124] - node _T_8371 = or(_T_8367, _T_8370) @[ifu_mem_ctl.scala 686:81] - node _T_8372 = or(_T_8371, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8373 = bits(_T_8372, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][117] <= _T_8359 @[ifu_mem_ctl.scala 693:41] + node _T_8360 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8361 = eq(_T_8360, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8362 = and(ic_valid_ff, _T_8361) @[ifu_mem_ctl.scala 693:97] + node _T_8363 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8364 = and(_T_8362, _T_8363) @[ifu_mem_ctl.scala 693:122] + node _T_8365 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[ifu_mem_ctl.scala 694:37] + node _T_8366 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8367 = and(_T_8365, _T_8366) @[ifu_mem_ctl.scala 694:59] + node _T_8368 = eq(perr_ic_index_ff, UInt<7>("h076")) @[ifu_mem_ctl.scala 694:102] + node _T_8369 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8370 = and(_T_8368, _T_8369) @[ifu_mem_ctl.scala 694:124] + node _T_8371 = or(_T_8367, _T_8370) @[ifu_mem_ctl.scala 694:81] + node _T_8372 = or(_T_8371, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8373 = bits(_T_8372, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8374 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8373 : @[Reg.scala 28:19] _T_8374 <= _T_8364 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][118] <= _T_8374 @[ifu_mem_ctl.scala 685:41] - node _T_8375 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8376 = eq(_T_8375, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8377 = and(ic_valid_ff, _T_8376) @[ifu_mem_ctl.scala 685:97] - node _T_8378 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8379 = and(_T_8377, _T_8378) @[ifu_mem_ctl.scala 685:122] - node _T_8380 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[ifu_mem_ctl.scala 686:37] - node _T_8381 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8382 = and(_T_8380, _T_8381) @[ifu_mem_ctl.scala 686:59] - node _T_8383 = eq(perr_ic_index_ff, UInt<7>("h077")) @[ifu_mem_ctl.scala 686:102] - node _T_8384 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8385 = and(_T_8383, _T_8384) @[ifu_mem_ctl.scala 686:124] - node _T_8386 = or(_T_8382, _T_8385) @[ifu_mem_ctl.scala 686:81] - node _T_8387 = or(_T_8386, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8388 = bits(_T_8387, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][118] <= _T_8374 @[ifu_mem_ctl.scala 693:41] + node _T_8375 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8376 = eq(_T_8375, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8377 = and(ic_valid_ff, _T_8376) @[ifu_mem_ctl.scala 693:97] + node _T_8378 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8379 = and(_T_8377, _T_8378) @[ifu_mem_ctl.scala 693:122] + node _T_8380 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[ifu_mem_ctl.scala 694:37] + node _T_8381 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8382 = and(_T_8380, _T_8381) @[ifu_mem_ctl.scala 694:59] + node _T_8383 = eq(perr_ic_index_ff, UInt<7>("h077")) @[ifu_mem_ctl.scala 694:102] + node _T_8384 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8385 = and(_T_8383, _T_8384) @[ifu_mem_ctl.scala 694:124] + node _T_8386 = or(_T_8382, _T_8385) @[ifu_mem_ctl.scala 694:81] + node _T_8387 = or(_T_8386, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8388 = bits(_T_8387, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8389 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8388 : @[Reg.scala 28:19] _T_8389 <= _T_8379 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][119] <= _T_8389 @[ifu_mem_ctl.scala 685:41] - node _T_8390 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8391 = eq(_T_8390, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8392 = and(ic_valid_ff, _T_8391) @[ifu_mem_ctl.scala 685:97] - node _T_8393 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8394 = and(_T_8392, _T_8393) @[ifu_mem_ctl.scala 685:122] - node _T_8395 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[ifu_mem_ctl.scala 686:37] - node _T_8396 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8397 = and(_T_8395, _T_8396) @[ifu_mem_ctl.scala 686:59] - node _T_8398 = eq(perr_ic_index_ff, UInt<7>("h078")) @[ifu_mem_ctl.scala 686:102] - node _T_8399 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8400 = and(_T_8398, _T_8399) @[ifu_mem_ctl.scala 686:124] - node _T_8401 = or(_T_8397, _T_8400) @[ifu_mem_ctl.scala 686:81] - node _T_8402 = or(_T_8401, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8403 = bits(_T_8402, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][119] <= _T_8389 @[ifu_mem_ctl.scala 693:41] + node _T_8390 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8391 = eq(_T_8390, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8392 = and(ic_valid_ff, _T_8391) @[ifu_mem_ctl.scala 693:97] + node _T_8393 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8394 = and(_T_8392, _T_8393) @[ifu_mem_ctl.scala 693:122] + node _T_8395 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[ifu_mem_ctl.scala 694:37] + node _T_8396 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8397 = and(_T_8395, _T_8396) @[ifu_mem_ctl.scala 694:59] + node _T_8398 = eq(perr_ic_index_ff, UInt<7>("h078")) @[ifu_mem_ctl.scala 694:102] + node _T_8399 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8400 = and(_T_8398, _T_8399) @[ifu_mem_ctl.scala 694:124] + node _T_8401 = or(_T_8397, _T_8400) @[ifu_mem_ctl.scala 694:81] + node _T_8402 = or(_T_8401, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8403 = bits(_T_8402, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8404 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8403 : @[Reg.scala 28:19] _T_8404 <= _T_8394 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][120] <= _T_8404 @[ifu_mem_ctl.scala 685:41] - node _T_8405 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8406 = eq(_T_8405, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8407 = and(ic_valid_ff, _T_8406) @[ifu_mem_ctl.scala 685:97] - node _T_8408 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8409 = and(_T_8407, _T_8408) @[ifu_mem_ctl.scala 685:122] - node _T_8410 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[ifu_mem_ctl.scala 686:37] - node _T_8411 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8412 = and(_T_8410, _T_8411) @[ifu_mem_ctl.scala 686:59] - node _T_8413 = eq(perr_ic_index_ff, UInt<7>("h079")) @[ifu_mem_ctl.scala 686:102] - node _T_8414 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8415 = and(_T_8413, _T_8414) @[ifu_mem_ctl.scala 686:124] - node _T_8416 = or(_T_8412, _T_8415) @[ifu_mem_ctl.scala 686:81] - node _T_8417 = or(_T_8416, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8418 = bits(_T_8417, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][120] <= _T_8404 @[ifu_mem_ctl.scala 693:41] + node _T_8405 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8406 = eq(_T_8405, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8407 = and(ic_valid_ff, _T_8406) @[ifu_mem_ctl.scala 693:97] + node _T_8408 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8409 = and(_T_8407, _T_8408) @[ifu_mem_ctl.scala 693:122] + node _T_8410 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[ifu_mem_ctl.scala 694:37] + node _T_8411 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8412 = and(_T_8410, _T_8411) @[ifu_mem_ctl.scala 694:59] + node _T_8413 = eq(perr_ic_index_ff, UInt<7>("h079")) @[ifu_mem_ctl.scala 694:102] + node _T_8414 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8415 = and(_T_8413, _T_8414) @[ifu_mem_ctl.scala 694:124] + node _T_8416 = or(_T_8412, _T_8415) @[ifu_mem_ctl.scala 694:81] + node _T_8417 = or(_T_8416, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8418 = bits(_T_8417, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8419 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8418 : @[Reg.scala 28:19] _T_8419 <= _T_8409 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][121] <= _T_8419 @[ifu_mem_ctl.scala 685:41] - node _T_8420 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8421 = eq(_T_8420, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8422 = and(ic_valid_ff, _T_8421) @[ifu_mem_ctl.scala 685:97] - node _T_8423 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8424 = and(_T_8422, _T_8423) @[ifu_mem_ctl.scala 685:122] - node _T_8425 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[ifu_mem_ctl.scala 686:37] - node _T_8426 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8427 = and(_T_8425, _T_8426) @[ifu_mem_ctl.scala 686:59] - node _T_8428 = eq(perr_ic_index_ff, UInt<7>("h07a")) @[ifu_mem_ctl.scala 686:102] - node _T_8429 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8430 = and(_T_8428, _T_8429) @[ifu_mem_ctl.scala 686:124] - node _T_8431 = or(_T_8427, _T_8430) @[ifu_mem_ctl.scala 686:81] - node _T_8432 = or(_T_8431, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8433 = bits(_T_8432, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][121] <= _T_8419 @[ifu_mem_ctl.scala 693:41] + node _T_8420 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8421 = eq(_T_8420, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8422 = and(ic_valid_ff, _T_8421) @[ifu_mem_ctl.scala 693:97] + node _T_8423 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8424 = and(_T_8422, _T_8423) @[ifu_mem_ctl.scala 693:122] + node _T_8425 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[ifu_mem_ctl.scala 694:37] + node _T_8426 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8427 = and(_T_8425, _T_8426) @[ifu_mem_ctl.scala 694:59] + node _T_8428 = eq(perr_ic_index_ff, UInt<7>("h07a")) @[ifu_mem_ctl.scala 694:102] + node _T_8429 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8430 = and(_T_8428, _T_8429) @[ifu_mem_ctl.scala 694:124] + node _T_8431 = or(_T_8427, _T_8430) @[ifu_mem_ctl.scala 694:81] + node _T_8432 = or(_T_8431, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8433 = bits(_T_8432, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8434 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8433 : @[Reg.scala 28:19] _T_8434 <= _T_8424 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][122] <= _T_8434 @[ifu_mem_ctl.scala 685:41] - node _T_8435 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8436 = eq(_T_8435, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8437 = and(ic_valid_ff, _T_8436) @[ifu_mem_ctl.scala 685:97] - node _T_8438 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8439 = and(_T_8437, _T_8438) @[ifu_mem_ctl.scala 685:122] - node _T_8440 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[ifu_mem_ctl.scala 686:37] - node _T_8441 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8442 = and(_T_8440, _T_8441) @[ifu_mem_ctl.scala 686:59] - node _T_8443 = eq(perr_ic_index_ff, UInt<7>("h07b")) @[ifu_mem_ctl.scala 686:102] - node _T_8444 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8445 = and(_T_8443, _T_8444) @[ifu_mem_ctl.scala 686:124] - node _T_8446 = or(_T_8442, _T_8445) @[ifu_mem_ctl.scala 686:81] - node _T_8447 = or(_T_8446, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8448 = bits(_T_8447, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][122] <= _T_8434 @[ifu_mem_ctl.scala 693:41] + node _T_8435 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8436 = eq(_T_8435, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8437 = and(ic_valid_ff, _T_8436) @[ifu_mem_ctl.scala 693:97] + node _T_8438 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8439 = and(_T_8437, _T_8438) @[ifu_mem_ctl.scala 693:122] + node _T_8440 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[ifu_mem_ctl.scala 694:37] + node _T_8441 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8442 = and(_T_8440, _T_8441) @[ifu_mem_ctl.scala 694:59] + node _T_8443 = eq(perr_ic_index_ff, UInt<7>("h07b")) @[ifu_mem_ctl.scala 694:102] + node _T_8444 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8445 = and(_T_8443, _T_8444) @[ifu_mem_ctl.scala 694:124] + node _T_8446 = or(_T_8442, _T_8445) @[ifu_mem_ctl.scala 694:81] + node _T_8447 = or(_T_8446, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8448 = bits(_T_8447, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8449 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8448 : @[Reg.scala 28:19] _T_8449 <= _T_8439 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][123] <= _T_8449 @[ifu_mem_ctl.scala 685:41] - node _T_8450 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8451 = eq(_T_8450, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8452 = and(ic_valid_ff, _T_8451) @[ifu_mem_ctl.scala 685:97] - node _T_8453 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8454 = and(_T_8452, _T_8453) @[ifu_mem_ctl.scala 685:122] - node _T_8455 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[ifu_mem_ctl.scala 686:37] - node _T_8456 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8457 = and(_T_8455, _T_8456) @[ifu_mem_ctl.scala 686:59] - node _T_8458 = eq(perr_ic_index_ff, UInt<7>("h07c")) @[ifu_mem_ctl.scala 686:102] - node _T_8459 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8460 = and(_T_8458, _T_8459) @[ifu_mem_ctl.scala 686:124] - node _T_8461 = or(_T_8457, _T_8460) @[ifu_mem_ctl.scala 686:81] - node _T_8462 = or(_T_8461, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8463 = bits(_T_8462, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][123] <= _T_8449 @[ifu_mem_ctl.scala 693:41] + node _T_8450 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8451 = eq(_T_8450, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8452 = and(ic_valid_ff, _T_8451) @[ifu_mem_ctl.scala 693:97] + node _T_8453 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8454 = and(_T_8452, _T_8453) @[ifu_mem_ctl.scala 693:122] + node _T_8455 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[ifu_mem_ctl.scala 694:37] + node _T_8456 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8457 = and(_T_8455, _T_8456) @[ifu_mem_ctl.scala 694:59] + node _T_8458 = eq(perr_ic_index_ff, UInt<7>("h07c")) @[ifu_mem_ctl.scala 694:102] + node _T_8459 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8460 = and(_T_8458, _T_8459) @[ifu_mem_ctl.scala 694:124] + node _T_8461 = or(_T_8457, _T_8460) @[ifu_mem_ctl.scala 694:81] + node _T_8462 = or(_T_8461, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8463 = bits(_T_8462, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8464 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8463 : @[Reg.scala 28:19] _T_8464 <= _T_8454 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][124] <= _T_8464 @[ifu_mem_ctl.scala 685:41] - node _T_8465 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8466 = eq(_T_8465, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8467 = and(ic_valid_ff, _T_8466) @[ifu_mem_ctl.scala 685:97] - node _T_8468 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8469 = and(_T_8467, _T_8468) @[ifu_mem_ctl.scala 685:122] - node _T_8470 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[ifu_mem_ctl.scala 686:37] - node _T_8471 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8472 = and(_T_8470, _T_8471) @[ifu_mem_ctl.scala 686:59] - node _T_8473 = eq(perr_ic_index_ff, UInt<7>("h07d")) @[ifu_mem_ctl.scala 686:102] - node _T_8474 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8475 = and(_T_8473, _T_8474) @[ifu_mem_ctl.scala 686:124] - node _T_8476 = or(_T_8472, _T_8475) @[ifu_mem_ctl.scala 686:81] - node _T_8477 = or(_T_8476, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8478 = bits(_T_8477, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][124] <= _T_8464 @[ifu_mem_ctl.scala 693:41] + node _T_8465 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8466 = eq(_T_8465, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8467 = and(ic_valid_ff, _T_8466) @[ifu_mem_ctl.scala 693:97] + node _T_8468 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8469 = and(_T_8467, _T_8468) @[ifu_mem_ctl.scala 693:122] + node _T_8470 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[ifu_mem_ctl.scala 694:37] + node _T_8471 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8472 = and(_T_8470, _T_8471) @[ifu_mem_ctl.scala 694:59] + node _T_8473 = eq(perr_ic_index_ff, UInt<7>("h07d")) @[ifu_mem_ctl.scala 694:102] + node _T_8474 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8475 = and(_T_8473, _T_8474) @[ifu_mem_ctl.scala 694:124] + node _T_8476 = or(_T_8472, _T_8475) @[ifu_mem_ctl.scala 694:81] + node _T_8477 = or(_T_8476, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8478 = bits(_T_8477, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8479 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8478 : @[Reg.scala 28:19] _T_8479 <= _T_8469 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][125] <= _T_8479 @[ifu_mem_ctl.scala 685:41] - node _T_8480 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8481 = eq(_T_8480, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8482 = and(ic_valid_ff, _T_8481) @[ifu_mem_ctl.scala 685:97] - node _T_8483 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8484 = and(_T_8482, _T_8483) @[ifu_mem_ctl.scala 685:122] - node _T_8485 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[ifu_mem_ctl.scala 686:37] - node _T_8486 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8487 = and(_T_8485, _T_8486) @[ifu_mem_ctl.scala 686:59] - node _T_8488 = eq(perr_ic_index_ff, UInt<7>("h07e")) @[ifu_mem_ctl.scala 686:102] - node _T_8489 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8490 = and(_T_8488, _T_8489) @[ifu_mem_ctl.scala 686:124] - node _T_8491 = or(_T_8487, _T_8490) @[ifu_mem_ctl.scala 686:81] - node _T_8492 = or(_T_8491, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8493 = bits(_T_8492, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][125] <= _T_8479 @[ifu_mem_ctl.scala 693:41] + node _T_8480 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8481 = eq(_T_8480, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8482 = and(ic_valid_ff, _T_8481) @[ifu_mem_ctl.scala 693:97] + node _T_8483 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8484 = and(_T_8482, _T_8483) @[ifu_mem_ctl.scala 693:122] + node _T_8485 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[ifu_mem_ctl.scala 694:37] + node _T_8486 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8487 = and(_T_8485, _T_8486) @[ifu_mem_ctl.scala 694:59] + node _T_8488 = eq(perr_ic_index_ff, UInt<7>("h07e")) @[ifu_mem_ctl.scala 694:102] + node _T_8489 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8490 = and(_T_8488, _T_8489) @[ifu_mem_ctl.scala 694:124] + node _T_8491 = or(_T_8487, _T_8490) @[ifu_mem_ctl.scala 694:81] + node _T_8492 = or(_T_8491, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8493 = bits(_T_8492, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8494 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8493 : @[Reg.scala 28:19] _T_8494 <= _T_8484 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][126] <= _T_8494 @[ifu_mem_ctl.scala 685:41] - node _T_8495 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8496 = eq(_T_8495, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8497 = and(ic_valid_ff, _T_8496) @[ifu_mem_ctl.scala 685:97] - node _T_8498 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8499 = and(_T_8497, _T_8498) @[ifu_mem_ctl.scala 685:122] - node _T_8500 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[ifu_mem_ctl.scala 686:37] - node _T_8501 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 686:76] - node _T_8502 = and(_T_8500, _T_8501) @[ifu_mem_ctl.scala 686:59] - node _T_8503 = eq(perr_ic_index_ff, UInt<7>("h07f")) @[ifu_mem_ctl.scala 686:102] - node _T_8504 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 686:142] - node _T_8505 = and(_T_8503, _T_8504) @[ifu_mem_ctl.scala 686:124] - node _T_8506 = or(_T_8502, _T_8505) @[ifu_mem_ctl.scala 686:81] - node _T_8507 = or(_T_8506, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8508 = bits(_T_8507, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][126] <= _T_8494 @[ifu_mem_ctl.scala 693:41] + node _T_8495 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8496 = eq(_T_8495, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8497 = and(ic_valid_ff, _T_8496) @[ifu_mem_ctl.scala 693:97] + node _T_8498 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8499 = and(_T_8497, _T_8498) @[ifu_mem_ctl.scala 693:122] + node _T_8500 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[ifu_mem_ctl.scala 694:37] + node _T_8501 = bits(ifu_tag_wren_ff, 0, 0) @[ifu_mem_ctl.scala 694:76] + node _T_8502 = and(_T_8500, _T_8501) @[ifu_mem_ctl.scala 694:59] + node _T_8503 = eq(perr_ic_index_ff, UInt<7>("h07f")) @[ifu_mem_ctl.scala 694:102] + node _T_8504 = bits(perr_err_inv_way, 0, 0) @[ifu_mem_ctl.scala 694:142] + node _T_8505 = and(_T_8503, _T_8504) @[ifu_mem_ctl.scala 694:124] + node _T_8506 = or(_T_8502, _T_8505) @[ifu_mem_ctl.scala 694:81] + node _T_8507 = or(_T_8506, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8508 = bits(_T_8507, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8509 : UInt<1>, rvclkhdr_92.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8508 : @[Reg.scala 28:19] _T_8509 <= _T_8499 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[0][127] <= _T_8509 @[ifu_mem_ctl.scala 685:41] - node _T_8510 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8511 = eq(_T_8510, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8512 = and(ic_valid_ff, _T_8511) @[ifu_mem_ctl.scala 685:97] - node _T_8513 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8514 = and(_T_8512, _T_8513) @[ifu_mem_ctl.scala 685:122] - node _T_8515 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[ifu_mem_ctl.scala 686:37] - node _T_8516 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8517 = and(_T_8515, _T_8516) @[ifu_mem_ctl.scala 686:59] - node _T_8518 = eq(perr_ic_index_ff, UInt<7>("h060")) @[ifu_mem_ctl.scala 686:102] - node _T_8519 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8520 = and(_T_8518, _T_8519) @[ifu_mem_ctl.scala 686:124] - node _T_8521 = or(_T_8517, _T_8520) @[ifu_mem_ctl.scala 686:81] - node _T_8522 = or(_T_8521, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8523 = bits(_T_8522, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[0][127] <= _T_8509 @[ifu_mem_ctl.scala 693:41] + node _T_8510 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8511 = eq(_T_8510, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8512 = and(ic_valid_ff, _T_8511) @[ifu_mem_ctl.scala 693:97] + node _T_8513 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8514 = and(_T_8512, _T_8513) @[ifu_mem_ctl.scala 693:122] + node _T_8515 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[ifu_mem_ctl.scala 694:37] + node _T_8516 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8517 = and(_T_8515, _T_8516) @[ifu_mem_ctl.scala 694:59] + node _T_8518 = eq(perr_ic_index_ff, UInt<7>("h060")) @[ifu_mem_ctl.scala 694:102] + node _T_8519 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8520 = and(_T_8518, _T_8519) @[ifu_mem_ctl.scala 694:124] + node _T_8521 = or(_T_8517, _T_8520) @[ifu_mem_ctl.scala 694:81] + node _T_8522 = or(_T_8521, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8523 = bits(_T_8522, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8524 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8523 : @[Reg.scala 28:19] _T_8524 <= _T_8514 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][96] <= _T_8524 @[ifu_mem_ctl.scala 685:41] - node _T_8525 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8526 = eq(_T_8525, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8527 = and(ic_valid_ff, _T_8526) @[ifu_mem_ctl.scala 685:97] - node _T_8528 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8529 = and(_T_8527, _T_8528) @[ifu_mem_ctl.scala 685:122] - node _T_8530 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[ifu_mem_ctl.scala 686:37] - node _T_8531 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8532 = and(_T_8530, _T_8531) @[ifu_mem_ctl.scala 686:59] - node _T_8533 = eq(perr_ic_index_ff, UInt<7>("h061")) @[ifu_mem_ctl.scala 686:102] - node _T_8534 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8535 = and(_T_8533, _T_8534) @[ifu_mem_ctl.scala 686:124] - node _T_8536 = or(_T_8532, _T_8535) @[ifu_mem_ctl.scala 686:81] - node _T_8537 = or(_T_8536, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8538 = bits(_T_8537, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][96] <= _T_8524 @[ifu_mem_ctl.scala 693:41] + node _T_8525 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8526 = eq(_T_8525, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8527 = and(ic_valid_ff, _T_8526) @[ifu_mem_ctl.scala 693:97] + node _T_8528 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8529 = and(_T_8527, _T_8528) @[ifu_mem_ctl.scala 693:122] + node _T_8530 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[ifu_mem_ctl.scala 694:37] + node _T_8531 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8532 = and(_T_8530, _T_8531) @[ifu_mem_ctl.scala 694:59] + node _T_8533 = eq(perr_ic_index_ff, UInt<7>("h061")) @[ifu_mem_ctl.scala 694:102] + node _T_8534 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8535 = and(_T_8533, _T_8534) @[ifu_mem_ctl.scala 694:124] + node _T_8536 = or(_T_8532, _T_8535) @[ifu_mem_ctl.scala 694:81] + node _T_8537 = or(_T_8536, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8538 = bits(_T_8537, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8539 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8538 : @[Reg.scala 28:19] _T_8539 <= _T_8529 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][97] <= _T_8539 @[ifu_mem_ctl.scala 685:41] - node _T_8540 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8541 = eq(_T_8540, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8542 = and(ic_valid_ff, _T_8541) @[ifu_mem_ctl.scala 685:97] - node _T_8543 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8544 = and(_T_8542, _T_8543) @[ifu_mem_ctl.scala 685:122] - node _T_8545 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[ifu_mem_ctl.scala 686:37] - node _T_8546 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8547 = and(_T_8545, _T_8546) @[ifu_mem_ctl.scala 686:59] - node _T_8548 = eq(perr_ic_index_ff, UInt<7>("h062")) @[ifu_mem_ctl.scala 686:102] - node _T_8549 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8550 = and(_T_8548, _T_8549) @[ifu_mem_ctl.scala 686:124] - node _T_8551 = or(_T_8547, _T_8550) @[ifu_mem_ctl.scala 686:81] - node _T_8552 = or(_T_8551, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8553 = bits(_T_8552, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][97] <= _T_8539 @[ifu_mem_ctl.scala 693:41] + node _T_8540 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8541 = eq(_T_8540, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8542 = and(ic_valid_ff, _T_8541) @[ifu_mem_ctl.scala 693:97] + node _T_8543 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8544 = and(_T_8542, _T_8543) @[ifu_mem_ctl.scala 693:122] + node _T_8545 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[ifu_mem_ctl.scala 694:37] + node _T_8546 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8547 = and(_T_8545, _T_8546) @[ifu_mem_ctl.scala 694:59] + node _T_8548 = eq(perr_ic_index_ff, UInt<7>("h062")) @[ifu_mem_ctl.scala 694:102] + node _T_8549 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8550 = and(_T_8548, _T_8549) @[ifu_mem_ctl.scala 694:124] + node _T_8551 = or(_T_8547, _T_8550) @[ifu_mem_ctl.scala 694:81] + node _T_8552 = or(_T_8551, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8553 = bits(_T_8552, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8554 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8553 : @[Reg.scala 28:19] _T_8554 <= _T_8544 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][98] <= _T_8554 @[ifu_mem_ctl.scala 685:41] - node _T_8555 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8556 = eq(_T_8555, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8557 = and(ic_valid_ff, _T_8556) @[ifu_mem_ctl.scala 685:97] - node _T_8558 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8559 = and(_T_8557, _T_8558) @[ifu_mem_ctl.scala 685:122] - node _T_8560 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[ifu_mem_ctl.scala 686:37] - node _T_8561 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8562 = and(_T_8560, _T_8561) @[ifu_mem_ctl.scala 686:59] - node _T_8563 = eq(perr_ic_index_ff, UInt<7>("h063")) @[ifu_mem_ctl.scala 686:102] - node _T_8564 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8565 = and(_T_8563, _T_8564) @[ifu_mem_ctl.scala 686:124] - node _T_8566 = or(_T_8562, _T_8565) @[ifu_mem_ctl.scala 686:81] - node _T_8567 = or(_T_8566, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8568 = bits(_T_8567, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][98] <= _T_8554 @[ifu_mem_ctl.scala 693:41] + node _T_8555 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8556 = eq(_T_8555, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8557 = and(ic_valid_ff, _T_8556) @[ifu_mem_ctl.scala 693:97] + node _T_8558 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8559 = and(_T_8557, _T_8558) @[ifu_mem_ctl.scala 693:122] + node _T_8560 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[ifu_mem_ctl.scala 694:37] + node _T_8561 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8562 = and(_T_8560, _T_8561) @[ifu_mem_ctl.scala 694:59] + node _T_8563 = eq(perr_ic_index_ff, UInt<7>("h063")) @[ifu_mem_ctl.scala 694:102] + node _T_8564 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8565 = and(_T_8563, _T_8564) @[ifu_mem_ctl.scala 694:124] + node _T_8566 = or(_T_8562, _T_8565) @[ifu_mem_ctl.scala 694:81] + node _T_8567 = or(_T_8566, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8568 = bits(_T_8567, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8569 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8568 : @[Reg.scala 28:19] _T_8569 <= _T_8559 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][99] <= _T_8569 @[ifu_mem_ctl.scala 685:41] - node _T_8570 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8571 = eq(_T_8570, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8572 = and(ic_valid_ff, _T_8571) @[ifu_mem_ctl.scala 685:97] - node _T_8573 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8574 = and(_T_8572, _T_8573) @[ifu_mem_ctl.scala 685:122] - node _T_8575 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[ifu_mem_ctl.scala 686:37] - node _T_8576 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8577 = and(_T_8575, _T_8576) @[ifu_mem_ctl.scala 686:59] - node _T_8578 = eq(perr_ic_index_ff, UInt<7>("h064")) @[ifu_mem_ctl.scala 686:102] - node _T_8579 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8580 = and(_T_8578, _T_8579) @[ifu_mem_ctl.scala 686:124] - node _T_8581 = or(_T_8577, _T_8580) @[ifu_mem_ctl.scala 686:81] - node _T_8582 = or(_T_8581, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8583 = bits(_T_8582, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][99] <= _T_8569 @[ifu_mem_ctl.scala 693:41] + node _T_8570 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8571 = eq(_T_8570, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8572 = and(ic_valid_ff, _T_8571) @[ifu_mem_ctl.scala 693:97] + node _T_8573 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8574 = and(_T_8572, _T_8573) @[ifu_mem_ctl.scala 693:122] + node _T_8575 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[ifu_mem_ctl.scala 694:37] + node _T_8576 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8577 = and(_T_8575, _T_8576) @[ifu_mem_ctl.scala 694:59] + node _T_8578 = eq(perr_ic_index_ff, UInt<7>("h064")) @[ifu_mem_ctl.scala 694:102] + node _T_8579 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8580 = and(_T_8578, _T_8579) @[ifu_mem_ctl.scala 694:124] + node _T_8581 = or(_T_8577, _T_8580) @[ifu_mem_ctl.scala 694:81] + node _T_8582 = or(_T_8581, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8583 = bits(_T_8582, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8584 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8583 : @[Reg.scala 28:19] _T_8584 <= _T_8574 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][100] <= _T_8584 @[ifu_mem_ctl.scala 685:41] - node _T_8585 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8586 = eq(_T_8585, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8587 = and(ic_valid_ff, _T_8586) @[ifu_mem_ctl.scala 685:97] - node _T_8588 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8589 = and(_T_8587, _T_8588) @[ifu_mem_ctl.scala 685:122] - node _T_8590 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[ifu_mem_ctl.scala 686:37] - node _T_8591 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8592 = and(_T_8590, _T_8591) @[ifu_mem_ctl.scala 686:59] - node _T_8593 = eq(perr_ic_index_ff, UInt<7>("h065")) @[ifu_mem_ctl.scala 686:102] - node _T_8594 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8595 = and(_T_8593, _T_8594) @[ifu_mem_ctl.scala 686:124] - node _T_8596 = or(_T_8592, _T_8595) @[ifu_mem_ctl.scala 686:81] - node _T_8597 = or(_T_8596, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8598 = bits(_T_8597, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][100] <= _T_8584 @[ifu_mem_ctl.scala 693:41] + node _T_8585 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8586 = eq(_T_8585, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8587 = and(ic_valid_ff, _T_8586) @[ifu_mem_ctl.scala 693:97] + node _T_8588 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8589 = and(_T_8587, _T_8588) @[ifu_mem_ctl.scala 693:122] + node _T_8590 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[ifu_mem_ctl.scala 694:37] + node _T_8591 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8592 = and(_T_8590, _T_8591) @[ifu_mem_ctl.scala 694:59] + node _T_8593 = eq(perr_ic_index_ff, UInt<7>("h065")) @[ifu_mem_ctl.scala 694:102] + node _T_8594 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8595 = and(_T_8593, _T_8594) @[ifu_mem_ctl.scala 694:124] + node _T_8596 = or(_T_8592, _T_8595) @[ifu_mem_ctl.scala 694:81] + node _T_8597 = or(_T_8596, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8598 = bits(_T_8597, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8599 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8598 : @[Reg.scala 28:19] _T_8599 <= _T_8589 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][101] <= _T_8599 @[ifu_mem_ctl.scala 685:41] - node _T_8600 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8601 = eq(_T_8600, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8602 = and(ic_valid_ff, _T_8601) @[ifu_mem_ctl.scala 685:97] - node _T_8603 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8604 = and(_T_8602, _T_8603) @[ifu_mem_ctl.scala 685:122] - node _T_8605 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[ifu_mem_ctl.scala 686:37] - node _T_8606 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8607 = and(_T_8605, _T_8606) @[ifu_mem_ctl.scala 686:59] - node _T_8608 = eq(perr_ic_index_ff, UInt<7>("h066")) @[ifu_mem_ctl.scala 686:102] - node _T_8609 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8610 = and(_T_8608, _T_8609) @[ifu_mem_ctl.scala 686:124] - node _T_8611 = or(_T_8607, _T_8610) @[ifu_mem_ctl.scala 686:81] - node _T_8612 = or(_T_8611, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8613 = bits(_T_8612, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][101] <= _T_8599 @[ifu_mem_ctl.scala 693:41] + node _T_8600 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8601 = eq(_T_8600, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8602 = and(ic_valid_ff, _T_8601) @[ifu_mem_ctl.scala 693:97] + node _T_8603 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8604 = and(_T_8602, _T_8603) @[ifu_mem_ctl.scala 693:122] + node _T_8605 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[ifu_mem_ctl.scala 694:37] + node _T_8606 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8607 = and(_T_8605, _T_8606) @[ifu_mem_ctl.scala 694:59] + node _T_8608 = eq(perr_ic_index_ff, UInt<7>("h066")) @[ifu_mem_ctl.scala 694:102] + node _T_8609 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8610 = and(_T_8608, _T_8609) @[ifu_mem_ctl.scala 694:124] + node _T_8611 = or(_T_8607, _T_8610) @[ifu_mem_ctl.scala 694:81] + node _T_8612 = or(_T_8611, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8613 = bits(_T_8612, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8614 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8613 : @[Reg.scala 28:19] _T_8614 <= _T_8604 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][102] <= _T_8614 @[ifu_mem_ctl.scala 685:41] - node _T_8615 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8616 = eq(_T_8615, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8617 = and(ic_valid_ff, _T_8616) @[ifu_mem_ctl.scala 685:97] - node _T_8618 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8619 = and(_T_8617, _T_8618) @[ifu_mem_ctl.scala 685:122] - node _T_8620 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[ifu_mem_ctl.scala 686:37] - node _T_8621 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8622 = and(_T_8620, _T_8621) @[ifu_mem_ctl.scala 686:59] - node _T_8623 = eq(perr_ic_index_ff, UInt<7>("h067")) @[ifu_mem_ctl.scala 686:102] - node _T_8624 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8625 = and(_T_8623, _T_8624) @[ifu_mem_ctl.scala 686:124] - node _T_8626 = or(_T_8622, _T_8625) @[ifu_mem_ctl.scala 686:81] - node _T_8627 = or(_T_8626, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8628 = bits(_T_8627, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][102] <= _T_8614 @[ifu_mem_ctl.scala 693:41] + node _T_8615 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8616 = eq(_T_8615, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8617 = and(ic_valid_ff, _T_8616) @[ifu_mem_ctl.scala 693:97] + node _T_8618 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8619 = and(_T_8617, _T_8618) @[ifu_mem_ctl.scala 693:122] + node _T_8620 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[ifu_mem_ctl.scala 694:37] + node _T_8621 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8622 = and(_T_8620, _T_8621) @[ifu_mem_ctl.scala 694:59] + node _T_8623 = eq(perr_ic_index_ff, UInt<7>("h067")) @[ifu_mem_ctl.scala 694:102] + node _T_8624 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8625 = and(_T_8623, _T_8624) @[ifu_mem_ctl.scala 694:124] + node _T_8626 = or(_T_8622, _T_8625) @[ifu_mem_ctl.scala 694:81] + node _T_8627 = or(_T_8626, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8628 = bits(_T_8627, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8629 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8628 : @[Reg.scala 28:19] _T_8629 <= _T_8619 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][103] <= _T_8629 @[ifu_mem_ctl.scala 685:41] - node _T_8630 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8631 = eq(_T_8630, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8632 = and(ic_valid_ff, _T_8631) @[ifu_mem_ctl.scala 685:97] - node _T_8633 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8634 = and(_T_8632, _T_8633) @[ifu_mem_ctl.scala 685:122] - node _T_8635 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[ifu_mem_ctl.scala 686:37] - node _T_8636 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8637 = and(_T_8635, _T_8636) @[ifu_mem_ctl.scala 686:59] - node _T_8638 = eq(perr_ic_index_ff, UInt<7>("h068")) @[ifu_mem_ctl.scala 686:102] - node _T_8639 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8640 = and(_T_8638, _T_8639) @[ifu_mem_ctl.scala 686:124] - node _T_8641 = or(_T_8637, _T_8640) @[ifu_mem_ctl.scala 686:81] - node _T_8642 = or(_T_8641, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8643 = bits(_T_8642, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][103] <= _T_8629 @[ifu_mem_ctl.scala 693:41] + node _T_8630 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8631 = eq(_T_8630, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8632 = and(ic_valid_ff, _T_8631) @[ifu_mem_ctl.scala 693:97] + node _T_8633 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8634 = and(_T_8632, _T_8633) @[ifu_mem_ctl.scala 693:122] + node _T_8635 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[ifu_mem_ctl.scala 694:37] + node _T_8636 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8637 = and(_T_8635, _T_8636) @[ifu_mem_ctl.scala 694:59] + node _T_8638 = eq(perr_ic_index_ff, UInt<7>("h068")) @[ifu_mem_ctl.scala 694:102] + node _T_8639 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8640 = and(_T_8638, _T_8639) @[ifu_mem_ctl.scala 694:124] + node _T_8641 = or(_T_8637, _T_8640) @[ifu_mem_ctl.scala 694:81] + node _T_8642 = or(_T_8641, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8643 = bits(_T_8642, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8644 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8643 : @[Reg.scala 28:19] _T_8644 <= _T_8634 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][104] <= _T_8644 @[ifu_mem_ctl.scala 685:41] - node _T_8645 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8646 = eq(_T_8645, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8647 = and(ic_valid_ff, _T_8646) @[ifu_mem_ctl.scala 685:97] - node _T_8648 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8649 = and(_T_8647, _T_8648) @[ifu_mem_ctl.scala 685:122] - node _T_8650 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[ifu_mem_ctl.scala 686:37] - node _T_8651 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8652 = and(_T_8650, _T_8651) @[ifu_mem_ctl.scala 686:59] - node _T_8653 = eq(perr_ic_index_ff, UInt<7>("h069")) @[ifu_mem_ctl.scala 686:102] - node _T_8654 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8655 = and(_T_8653, _T_8654) @[ifu_mem_ctl.scala 686:124] - node _T_8656 = or(_T_8652, _T_8655) @[ifu_mem_ctl.scala 686:81] - node _T_8657 = or(_T_8656, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8658 = bits(_T_8657, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][104] <= _T_8644 @[ifu_mem_ctl.scala 693:41] + node _T_8645 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8646 = eq(_T_8645, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8647 = and(ic_valid_ff, _T_8646) @[ifu_mem_ctl.scala 693:97] + node _T_8648 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8649 = and(_T_8647, _T_8648) @[ifu_mem_ctl.scala 693:122] + node _T_8650 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[ifu_mem_ctl.scala 694:37] + node _T_8651 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8652 = and(_T_8650, _T_8651) @[ifu_mem_ctl.scala 694:59] + node _T_8653 = eq(perr_ic_index_ff, UInt<7>("h069")) @[ifu_mem_ctl.scala 694:102] + node _T_8654 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8655 = and(_T_8653, _T_8654) @[ifu_mem_ctl.scala 694:124] + node _T_8656 = or(_T_8652, _T_8655) @[ifu_mem_ctl.scala 694:81] + node _T_8657 = or(_T_8656, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8658 = bits(_T_8657, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8659 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8658 : @[Reg.scala 28:19] _T_8659 <= _T_8649 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][105] <= _T_8659 @[ifu_mem_ctl.scala 685:41] - node _T_8660 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8661 = eq(_T_8660, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8662 = and(ic_valid_ff, _T_8661) @[ifu_mem_ctl.scala 685:97] - node _T_8663 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8664 = and(_T_8662, _T_8663) @[ifu_mem_ctl.scala 685:122] - node _T_8665 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[ifu_mem_ctl.scala 686:37] - node _T_8666 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8667 = and(_T_8665, _T_8666) @[ifu_mem_ctl.scala 686:59] - node _T_8668 = eq(perr_ic_index_ff, UInt<7>("h06a")) @[ifu_mem_ctl.scala 686:102] - node _T_8669 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8670 = and(_T_8668, _T_8669) @[ifu_mem_ctl.scala 686:124] - node _T_8671 = or(_T_8667, _T_8670) @[ifu_mem_ctl.scala 686:81] - node _T_8672 = or(_T_8671, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8673 = bits(_T_8672, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][105] <= _T_8659 @[ifu_mem_ctl.scala 693:41] + node _T_8660 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8661 = eq(_T_8660, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8662 = and(ic_valid_ff, _T_8661) @[ifu_mem_ctl.scala 693:97] + node _T_8663 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8664 = and(_T_8662, _T_8663) @[ifu_mem_ctl.scala 693:122] + node _T_8665 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[ifu_mem_ctl.scala 694:37] + node _T_8666 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8667 = and(_T_8665, _T_8666) @[ifu_mem_ctl.scala 694:59] + node _T_8668 = eq(perr_ic_index_ff, UInt<7>("h06a")) @[ifu_mem_ctl.scala 694:102] + node _T_8669 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8670 = and(_T_8668, _T_8669) @[ifu_mem_ctl.scala 694:124] + node _T_8671 = or(_T_8667, _T_8670) @[ifu_mem_ctl.scala 694:81] + node _T_8672 = or(_T_8671, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8673 = bits(_T_8672, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8674 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8673 : @[Reg.scala 28:19] _T_8674 <= _T_8664 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][106] <= _T_8674 @[ifu_mem_ctl.scala 685:41] - node _T_8675 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8676 = eq(_T_8675, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8677 = and(ic_valid_ff, _T_8676) @[ifu_mem_ctl.scala 685:97] - node _T_8678 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8679 = and(_T_8677, _T_8678) @[ifu_mem_ctl.scala 685:122] - node _T_8680 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[ifu_mem_ctl.scala 686:37] - node _T_8681 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8682 = and(_T_8680, _T_8681) @[ifu_mem_ctl.scala 686:59] - node _T_8683 = eq(perr_ic_index_ff, UInt<7>("h06b")) @[ifu_mem_ctl.scala 686:102] - node _T_8684 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8685 = and(_T_8683, _T_8684) @[ifu_mem_ctl.scala 686:124] - node _T_8686 = or(_T_8682, _T_8685) @[ifu_mem_ctl.scala 686:81] - node _T_8687 = or(_T_8686, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8688 = bits(_T_8687, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][106] <= _T_8674 @[ifu_mem_ctl.scala 693:41] + node _T_8675 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8676 = eq(_T_8675, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8677 = and(ic_valid_ff, _T_8676) @[ifu_mem_ctl.scala 693:97] + node _T_8678 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8679 = and(_T_8677, _T_8678) @[ifu_mem_ctl.scala 693:122] + node _T_8680 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[ifu_mem_ctl.scala 694:37] + node _T_8681 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8682 = and(_T_8680, _T_8681) @[ifu_mem_ctl.scala 694:59] + node _T_8683 = eq(perr_ic_index_ff, UInt<7>("h06b")) @[ifu_mem_ctl.scala 694:102] + node _T_8684 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8685 = and(_T_8683, _T_8684) @[ifu_mem_ctl.scala 694:124] + node _T_8686 = or(_T_8682, _T_8685) @[ifu_mem_ctl.scala 694:81] + node _T_8687 = or(_T_8686, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8688 = bits(_T_8687, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8689 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8688 : @[Reg.scala 28:19] _T_8689 <= _T_8679 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][107] <= _T_8689 @[ifu_mem_ctl.scala 685:41] - node _T_8690 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8691 = eq(_T_8690, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8692 = and(ic_valid_ff, _T_8691) @[ifu_mem_ctl.scala 685:97] - node _T_8693 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8694 = and(_T_8692, _T_8693) @[ifu_mem_ctl.scala 685:122] - node _T_8695 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[ifu_mem_ctl.scala 686:37] - node _T_8696 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8697 = and(_T_8695, _T_8696) @[ifu_mem_ctl.scala 686:59] - node _T_8698 = eq(perr_ic_index_ff, UInt<7>("h06c")) @[ifu_mem_ctl.scala 686:102] - node _T_8699 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8700 = and(_T_8698, _T_8699) @[ifu_mem_ctl.scala 686:124] - node _T_8701 = or(_T_8697, _T_8700) @[ifu_mem_ctl.scala 686:81] - node _T_8702 = or(_T_8701, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8703 = bits(_T_8702, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][107] <= _T_8689 @[ifu_mem_ctl.scala 693:41] + node _T_8690 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8691 = eq(_T_8690, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8692 = and(ic_valid_ff, _T_8691) @[ifu_mem_ctl.scala 693:97] + node _T_8693 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8694 = and(_T_8692, _T_8693) @[ifu_mem_ctl.scala 693:122] + node _T_8695 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[ifu_mem_ctl.scala 694:37] + node _T_8696 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8697 = and(_T_8695, _T_8696) @[ifu_mem_ctl.scala 694:59] + node _T_8698 = eq(perr_ic_index_ff, UInt<7>("h06c")) @[ifu_mem_ctl.scala 694:102] + node _T_8699 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8700 = and(_T_8698, _T_8699) @[ifu_mem_ctl.scala 694:124] + node _T_8701 = or(_T_8697, _T_8700) @[ifu_mem_ctl.scala 694:81] + node _T_8702 = or(_T_8701, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8703 = bits(_T_8702, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8704 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8703 : @[Reg.scala 28:19] _T_8704 <= _T_8694 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][108] <= _T_8704 @[ifu_mem_ctl.scala 685:41] - node _T_8705 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8706 = eq(_T_8705, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8707 = and(ic_valid_ff, _T_8706) @[ifu_mem_ctl.scala 685:97] - node _T_8708 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8709 = and(_T_8707, _T_8708) @[ifu_mem_ctl.scala 685:122] - node _T_8710 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[ifu_mem_ctl.scala 686:37] - node _T_8711 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8712 = and(_T_8710, _T_8711) @[ifu_mem_ctl.scala 686:59] - node _T_8713 = eq(perr_ic_index_ff, UInt<7>("h06d")) @[ifu_mem_ctl.scala 686:102] - node _T_8714 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8715 = and(_T_8713, _T_8714) @[ifu_mem_ctl.scala 686:124] - node _T_8716 = or(_T_8712, _T_8715) @[ifu_mem_ctl.scala 686:81] - node _T_8717 = or(_T_8716, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8718 = bits(_T_8717, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][108] <= _T_8704 @[ifu_mem_ctl.scala 693:41] + node _T_8705 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8706 = eq(_T_8705, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8707 = and(ic_valid_ff, _T_8706) @[ifu_mem_ctl.scala 693:97] + node _T_8708 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8709 = and(_T_8707, _T_8708) @[ifu_mem_ctl.scala 693:122] + node _T_8710 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[ifu_mem_ctl.scala 694:37] + node _T_8711 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8712 = and(_T_8710, _T_8711) @[ifu_mem_ctl.scala 694:59] + node _T_8713 = eq(perr_ic_index_ff, UInt<7>("h06d")) @[ifu_mem_ctl.scala 694:102] + node _T_8714 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8715 = and(_T_8713, _T_8714) @[ifu_mem_ctl.scala 694:124] + node _T_8716 = or(_T_8712, _T_8715) @[ifu_mem_ctl.scala 694:81] + node _T_8717 = or(_T_8716, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8718 = bits(_T_8717, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8719 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8718 : @[Reg.scala 28:19] _T_8719 <= _T_8709 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][109] <= _T_8719 @[ifu_mem_ctl.scala 685:41] - node _T_8720 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8721 = eq(_T_8720, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8722 = and(ic_valid_ff, _T_8721) @[ifu_mem_ctl.scala 685:97] - node _T_8723 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8724 = and(_T_8722, _T_8723) @[ifu_mem_ctl.scala 685:122] - node _T_8725 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[ifu_mem_ctl.scala 686:37] - node _T_8726 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8727 = and(_T_8725, _T_8726) @[ifu_mem_ctl.scala 686:59] - node _T_8728 = eq(perr_ic_index_ff, UInt<7>("h06e")) @[ifu_mem_ctl.scala 686:102] - node _T_8729 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8730 = and(_T_8728, _T_8729) @[ifu_mem_ctl.scala 686:124] - node _T_8731 = or(_T_8727, _T_8730) @[ifu_mem_ctl.scala 686:81] - node _T_8732 = or(_T_8731, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8733 = bits(_T_8732, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][109] <= _T_8719 @[ifu_mem_ctl.scala 693:41] + node _T_8720 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8721 = eq(_T_8720, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8722 = and(ic_valid_ff, _T_8721) @[ifu_mem_ctl.scala 693:97] + node _T_8723 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8724 = and(_T_8722, _T_8723) @[ifu_mem_ctl.scala 693:122] + node _T_8725 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[ifu_mem_ctl.scala 694:37] + node _T_8726 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8727 = and(_T_8725, _T_8726) @[ifu_mem_ctl.scala 694:59] + node _T_8728 = eq(perr_ic_index_ff, UInt<7>("h06e")) @[ifu_mem_ctl.scala 694:102] + node _T_8729 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8730 = and(_T_8728, _T_8729) @[ifu_mem_ctl.scala 694:124] + node _T_8731 = or(_T_8727, _T_8730) @[ifu_mem_ctl.scala 694:81] + node _T_8732 = or(_T_8731, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8733 = bits(_T_8732, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8734 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8733 : @[Reg.scala 28:19] _T_8734 <= _T_8724 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][110] <= _T_8734 @[ifu_mem_ctl.scala 685:41] - node _T_8735 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8736 = eq(_T_8735, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8737 = and(ic_valid_ff, _T_8736) @[ifu_mem_ctl.scala 685:97] - node _T_8738 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8739 = and(_T_8737, _T_8738) @[ifu_mem_ctl.scala 685:122] - node _T_8740 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[ifu_mem_ctl.scala 686:37] - node _T_8741 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8742 = and(_T_8740, _T_8741) @[ifu_mem_ctl.scala 686:59] - node _T_8743 = eq(perr_ic_index_ff, UInt<7>("h06f")) @[ifu_mem_ctl.scala 686:102] - node _T_8744 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8745 = and(_T_8743, _T_8744) @[ifu_mem_ctl.scala 686:124] - node _T_8746 = or(_T_8742, _T_8745) @[ifu_mem_ctl.scala 686:81] - node _T_8747 = or(_T_8746, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8748 = bits(_T_8747, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][110] <= _T_8734 @[ifu_mem_ctl.scala 693:41] + node _T_8735 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8736 = eq(_T_8735, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8737 = and(ic_valid_ff, _T_8736) @[ifu_mem_ctl.scala 693:97] + node _T_8738 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8739 = and(_T_8737, _T_8738) @[ifu_mem_ctl.scala 693:122] + node _T_8740 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[ifu_mem_ctl.scala 694:37] + node _T_8741 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8742 = and(_T_8740, _T_8741) @[ifu_mem_ctl.scala 694:59] + node _T_8743 = eq(perr_ic_index_ff, UInt<7>("h06f")) @[ifu_mem_ctl.scala 694:102] + node _T_8744 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8745 = and(_T_8743, _T_8744) @[ifu_mem_ctl.scala 694:124] + node _T_8746 = or(_T_8742, _T_8745) @[ifu_mem_ctl.scala 694:81] + node _T_8747 = or(_T_8746, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8748 = bits(_T_8747, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8749 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8748 : @[Reg.scala 28:19] _T_8749 <= _T_8739 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][111] <= _T_8749 @[ifu_mem_ctl.scala 685:41] - node _T_8750 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8751 = eq(_T_8750, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8752 = and(ic_valid_ff, _T_8751) @[ifu_mem_ctl.scala 685:97] - node _T_8753 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8754 = and(_T_8752, _T_8753) @[ifu_mem_ctl.scala 685:122] - node _T_8755 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[ifu_mem_ctl.scala 686:37] - node _T_8756 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8757 = and(_T_8755, _T_8756) @[ifu_mem_ctl.scala 686:59] - node _T_8758 = eq(perr_ic_index_ff, UInt<7>("h070")) @[ifu_mem_ctl.scala 686:102] - node _T_8759 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8760 = and(_T_8758, _T_8759) @[ifu_mem_ctl.scala 686:124] - node _T_8761 = or(_T_8757, _T_8760) @[ifu_mem_ctl.scala 686:81] - node _T_8762 = or(_T_8761, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8763 = bits(_T_8762, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][111] <= _T_8749 @[ifu_mem_ctl.scala 693:41] + node _T_8750 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8751 = eq(_T_8750, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8752 = and(ic_valid_ff, _T_8751) @[ifu_mem_ctl.scala 693:97] + node _T_8753 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8754 = and(_T_8752, _T_8753) @[ifu_mem_ctl.scala 693:122] + node _T_8755 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[ifu_mem_ctl.scala 694:37] + node _T_8756 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8757 = and(_T_8755, _T_8756) @[ifu_mem_ctl.scala 694:59] + node _T_8758 = eq(perr_ic_index_ff, UInt<7>("h070")) @[ifu_mem_ctl.scala 694:102] + node _T_8759 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8760 = and(_T_8758, _T_8759) @[ifu_mem_ctl.scala 694:124] + node _T_8761 = or(_T_8757, _T_8760) @[ifu_mem_ctl.scala 694:81] + node _T_8762 = or(_T_8761, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8763 = bits(_T_8762, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8764 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8763 : @[Reg.scala 28:19] _T_8764 <= _T_8754 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][112] <= _T_8764 @[ifu_mem_ctl.scala 685:41] - node _T_8765 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8766 = eq(_T_8765, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8767 = and(ic_valid_ff, _T_8766) @[ifu_mem_ctl.scala 685:97] - node _T_8768 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8769 = and(_T_8767, _T_8768) @[ifu_mem_ctl.scala 685:122] - node _T_8770 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[ifu_mem_ctl.scala 686:37] - node _T_8771 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8772 = and(_T_8770, _T_8771) @[ifu_mem_ctl.scala 686:59] - node _T_8773 = eq(perr_ic_index_ff, UInt<7>("h071")) @[ifu_mem_ctl.scala 686:102] - node _T_8774 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8775 = and(_T_8773, _T_8774) @[ifu_mem_ctl.scala 686:124] - node _T_8776 = or(_T_8772, _T_8775) @[ifu_mem_ctl.scala 686:81] - node _T_8777 = or(_T_8776, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8778 = bits(_T_8777, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][112] <= _T_8764 @[ifu_mem_ctl.scala 693:41] + node _T_8765 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8766 = eq(_T_8765, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8767 = and(ic_valid_ff, _T_8766) @[ifu_mem_ctl.scala 693:97] + node _T_8768 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8769 = and(_T_8767, _T_8768) @[ifu_mem_ctl.scala 693:122] + node _T_8770 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[ifu_mem_ctl.scala 694:37] + node _T_8771 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8772 = and(_T_8770, _T_8771) @[ifu_mem_ctl.scala 694:59] + node _T_8773 = eq(perr_ic_index_ff, UInt<7>("h071")) @[ifu_mem_ctl.scala 694:102] + node _T_8774 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8775 = and(_T_8773, _T_8774) @[ifu_mem_ctl.scala 694:124] + node _T_8776 = or(_T_8772, _T_8775) @[ifu_mem_ctl.scala 694:81] + node _T_8777 = or(_T_8776, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8778 = bits(_T_8777, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8779 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8778 : @[Reg.scala 28:19] _T_8779 <= _T_8769 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][113] <= _T_8779 @[ifu_mem_ctl.scala 685:41] - node _T_8780 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8781 = eq(_T_8780, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8782 = and(ic_valid_ff, _T_8781) @[ifu_mem_ctl.scala 685:97] - node _T_8783 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8784 = and(_T_8782, _T_8783) @[ifu_mem_ctl.scala 685:122] - node _T_8785 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[ifu_mem_ctl.scala 686:37] - node _T_8786 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8787 = and(_T_8785, _T_8786) @[ifu_mem_ctl.scala 686:59] - node _T_8788 = eq(perr_ic_index_ff, UInt<7>("h072")) @[ifu_mem_ctl.scala 686:102] - node _T_8789 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8790 = and(_T_8788, _T_8789) @[ifu_mem_ctl.scala 686:124] - node _T_8791 = or(_T_8787, _T_8790) @[ifu_mem_ctl.scala 686:81] - node _T_8792 = or(_T_8791, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8793 = bits(_T_8792, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][113] <= _T_8779 @[ifu_mem_ctl.scala 693:41] + node _T_8780 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8781 = eq(_T_8780, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8782 = and(ic_valid_ff, _T_8781) @[ifu_mem_ctl.scala 693:97] + node _T_8783 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8784 = and(_T_8782, _T_8783) @[ifu_mem_ctl.scala 693:122] + node _T_8785 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[ifu_mem_ctl.scala 694:37] + node _T_8786 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8787 = and(_T_8785, _T_8786) @[ifu_mem_ctl.scala 694:59] + node _T_8788 = eq(perr_ic_index_ff, UInt<7>("h072")) @[ifu_mem_ctl.scala 694:102] + node _T_8789 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8790 = and(_T_8788, _T_8789) @[ifu_mem_ctl.scala 694:124] + node _T_8791 = or(_T_8787, _T_8790) @[ifu_mem_ctl.scala 694:81] + node _T_8792 = or(_T_8791, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8793 = bits(_T_8792, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8794 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8793 : @[Reg.scala 28:19] _T_8794 <= _T_8784 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][114] <= _T_8794 @[ifu_mem_ctl.scala 685:41] - node _T_8795 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8796 = eq(_T_8795, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8797 = and(ic_valid_ff, _T_8796) @[ifu_mem_ctl.scala 685:97] - node _T_8798 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8799 = and(_T_8797, _T_8798) @[ifu_mem_ctl.scala 685:122] - node _T_8800 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[ifu_mem_ctl.scala 686:37] - node _T_8801 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8802 = and(_T_8800, _T_8801) @[ifu_mem_ctl.scala 686:59] - node _T_8803 = eq(perr_ic_index_ff, UInt<7>("h073")) @[ifu_mem_ctl.scala 686:102] - node _T_8804 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8805 = and(_T_8803, _T_8804) @[ifu_mem_ctl.scala 686:124] - node _T_8806 = or(_T_8802, _T_8805) @[ifu_mem_ctl.scala 686:81] - node _T_8807 = or(_T_8806, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8808 = bits(_T_8807, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][114] <= _T_8794 @[ifu_mem_ctl.scala 693:41] + node _T_8795 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8796 = eq(_T_8795, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8797 = and(ic_valid_ff, _T_8796) @[ifu_mem_ctl.scala 693:97] + node _T_8798 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8799 = and(_T_8797, _T_8798) @[ifu_mem_ctl.scala 693:122] + node _T_8800 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[ifu_mem_ctl.scala 694:37] + node _T_8801 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8802 = and(_T_8800, _T_8801) @[ifu_mem_ctl.scala 694:59] + node _T_8803 = eq(perr_ic_index_ff, UInt<7>("h073")) @[ifu_mem_ctl.scala 694:102] + node _T_8804 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8805 = and(_T_8803, _T_8804) @[ifu_mem_ctl.scala 694:124] + node _T_8806 = or(_T_8802, _T_8805) @[ifu_mem_ctl.scala 694:81] + node _T_8807 = or(_T_8806, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8808 = bits(_T_8807, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8809 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8808 : @[Reg.scala 28:19] _T_8809 <= _T_8799 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][115] <= _T_8809 @[ifu_mem_ctl.scala 685:41] - node _T_8810 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8811 = eq(_T_8810, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8812 = and(ic_valid_ff, _T_8811) @[ifu_mem_ctl.scala 685:97] - node _T_8813 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8814 = and(_T_8812, _T_8813) @[ifu_mem_ctl.scala 685:122] - node _T_8815 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[ifu_mem_ctl.scala 686:37] - node _T_8816 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8817 = and(_T_8815, _T_8816) @[ifu_mem_ctl.scala 686:59] - node _T_8818 = eq(perr_ic_index_ff, UInt<7>("h074")) @[ifu_mem_ctl.scala 686:102] - node _T_8819 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8820 = and(_T_8818, _T_8819) @[ifu_mem_ctl.scala 686:124] - node _T_8821 = or(_T_8817, _T_8820) @[ifu_mem_ctl.scala 686:81] - node _T_8822 = or(_T_8821, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8823 = bits(_T_8822, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][115] <= _T_8809 @[ifu_mem_ctl.scala 693:41] + node _T_8810 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8811 = eq(_T_8810, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8812 = and(ic_valid_ff, _T_8811) @[ifu_mem_ctl.scala 693:97] + node _T_8813 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8814 = and(_T_8812, _T_8813) @[ifu_mem_ctl.scala 693:122] + node _T_8815 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[ifu_mem_ctl.scala 694:37] + node _T_8816 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8817 = and(_T_8815, _T_8816) @[ifu_mem_ctl.scala 694:59] + node _T_8818 = eq(perr_ic_index_ff, UInt<7>("h074")) @[ifu_mem_ctl.scala 694:102] + node _T_8819 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8820 = and(_T_8818, _T_8819) @[ifu_mem_ctl.scala 694:124] + node _T_8821 = or(_T_8817, _T_8820) @[ifu_mem_ctl.scala 694:81] + node _T_8822 = or(_T_8821, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8823 = bits(_T_8822, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8824 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8823 : @[Reg.scala 28:19] _T_8824 <= _T_8814 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][116] <= _T_8824 @[ifu_mem_ctl.scala 685:41] - node _T_8825 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8826 = eq(_T_8825, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8827 = and(ic_valid_ff, _T_8826) @[ifu_mem_ctl.scala 685:97] - node _T_8828 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8829 = and(_T_8827, _T_8828) @[ifu_mem_ctl.scala 685:122] - node _T_8830 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[ifu_mem_ctl.scala 686:37] - node _T_8831 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8832 = and(_T_8830, _T_8831) @[ifu_mem_ctl.scala 686:59] - node _T_8833 = eq(perr_ic_index_ff, UInt<7>("h075")) @[ifu_mem_ctl.scala 686:102] - node _T_8834 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8835 = and(_T_8833, _T_8834) @[ifu_mem_ctl.scala 686:124] - node _T_8836 = or(_T_8832, _T_8835) @[ifu_mem_ctl.scala 686:81] - node _T_8837 = or(_T_8836, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8838 = bits(_T_8837, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][116] <= _T_8824 @[ifu_mem_ctl.scala 693:41] + node _T_8825 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8826 = eq(_T_8825, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8827 = and(ic_valid_ff, _T_8826) @[ifu_mem_ctl.scala 693:97] + node _T_8828 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8829 = and(_T_8827, _T_8828) @[ifu_mem_ctl.scala 693:122] + node _T_8830 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[ifu_mem_ctl.scala 694:37] + node _T_8831 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8832 = and(_T_8830, _T_8831) @[ifu_mem_ctl.scala 694:59] + node _T_8833 = eq(perr_ic_index_ff, UInt<7>("h075")) @[ifu_mem_ctl.scala 694:102] + node _T_8834 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8835 = and(_T_8833, _T_8834) @[ifu_mem_ctl.scala 694:124] + node _T_8836 = or(_T_8832, _T_8835) @[ifu_mem_ctl.scala 694:81] + node _T_8837 = or(_T_8836, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8838 = bits(_T_8837, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8839 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8838 : @[Reg.scala 28:19] _T_8839 <= _T_8829 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][117] <= _T_8839 @[ifu_mem_ctl.scala 685:41] - node _T_8840 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8841 = eq(_T_8840, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8842 = and(ic_valid_ff, _T_8841) @[ifu_mem_ctl.scala 685:97] - node _T_8843 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8844 = and(_T_8842, _T_8843) @[ifu_mem_ctl.scala 685:122] - node _T_8845 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[ifu_mem_ctl.scala 686:37] - node _T_8846 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8847 = and(_T_8845, _T_8846) @[ifu_mem_ctl.scala 686:59] - node _T_8848 = eq(perr_ic_index_ff, UInt<7>("h076")) @[ifu_mem_ctl.scala 686:102] - node _T_8849 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8850 = and(_T_8848, _T_8849) @[ifu_mem_ctl.scala 686:124] - node _T_8851 = or(_T_8847, _T_8850) @[ifu_mem_ctl.scala 686:81] - node _T_8852 = or(_T_8851, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8853 = bits(_T_8852, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][117] <= _T_8839 @[ifu_mem_ctl.scala 693:41] + node _T_8840 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8841 = eq(_T_8840, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8842 = and(ic_valid_ff, _T_8841) @[ifu_mem_ctl.scala 693:97] + node _T_8843 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8844 = and(_T_8842, _T_8843) @[ifu_mem_ctl.scala 693:122] + node _T_8845 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[ifu_mem_ctl.scala 694:37] + node _T_8846 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8847 = and(_T_8845, _T_8846) @[ifu_mem_ctl.scala 694:59] + node _T_8848 = eq(perr_ic_index_ff, UInt<7>("h076")) @[ifu_mem_ctl.scala 694:102] + node _T_8849 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8850 = and(_T_8848, _T_8849) @[ifu_mem_ctl.scala 694:124] + node _T_8851 = or(_T_8847, _T_8850) @[ifu_mem_ctl.scala 694:81] + node _T_8852 = or(_T_8851, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8853 = bits(_T_8852, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8854 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8853 : @[Reg.scala 28:19] _T_8854 <= _T_8844 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][118] <= _T_8854 @[ifu_mem_ctl.scala 685:41] - node _T_8855 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8856 = eq(_T_8855, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8857 = and(ic_valid_ff, _T_8856) @[ifu_mem_ctl.scala 685:97] - node _T_8858 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8859 = and(_T_8857, _T_8858) @[ifu_mem_ctl.scala 685:122] - node _T_8860 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[ifu_mem_ctl.scala 686:37] - node _T_8861 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8862 = and(_T_8860, _T_8861) @[ifu_mem_ctl.scala 686:59] - node _T_8863 = eq(perr_ic_index_ff, UInt<7>("h077")) @[ifu_mem_ctl.scala 686:102] - node _T_8864 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8865 = and(_T_8863, _T_8864) @[ifu_mem_ctl.scala 686:124] - node _T_8866 = or(_T_8862, _T_8865) @[ifu_mem_ctl.scala 686:81] - node _T_8867 = or(_T_8866, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8868 = bits(_T_8867, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][118] <= _T_8854 @[ifu_mem_ctl.scala 693:41] + node _T_8855 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8856 = eq(_T_8855, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8857 = and(ic_valid_ff, _T_8856) @[ifu_mem_ctl.scala 693:97] + node _T_8858 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8859 = and(_T_8857, _T_8858) @[ifu_mem_ctl.scala 693:122] + node _T_8860 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[ifu_mem_ctl.scala 694:37] + node _T_8861 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8862 = and(_T_8860, _T_8861) @[ifu_mem_ctl.scala 694:59] + node _T_8863 = eq(perr_ic_index_ff, UInt<7>("h077")) @[ifu_mem_ctl.scala 694:102] + node _T_8864 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8865 = and(_T_8863, _T_8864) @[ifu_mem_ctl.scala 694:124] + node _T_8866 = or(_T_8862, _T_8865) @[ifu_mem_ctl.scala 694:81] + node _T_8867 = or(_T_8866, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8868 = bits(_T_8867, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8869 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8868 : @[Reg.scala 28:19] _T_8869 <= _T_8859 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][119] <= _T_8869 @[ifu_mem_ctl.scala 685:41] - node _T_8870 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8871 = eq(_T_8870, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8872 = and(ic_valid_ff, _T_8871) @[ifu_mem_ctl.scala 685:97] - node _T_8873 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8874 = and(_T_8872, _T_8873) @[ifu_mem_ctl.scala 685:122] - node _T_8875 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[ifu_mem_ctl.scala 686:37] - node _T_8876 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8877 = and(_T_8875, _T_8876) @[ifu_mem_ctl.scala 686:59] - node _T_8878 = eq(perr_ic_index_ff, UInt<7>("h078")) @[ifu_mem_ctl.scala 686:102] - node _T_8879 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8880 = and(_T_8878, _T_8879) @[ifu_mem_ctl.scala 686:124] - node _T_8881 = or(_T_8877, _T_8880) @[ifu_mem_ctl.scala 686:81] - node _T_8882 = or(_T_8881, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8883 = bits(_T_8882, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][119] <= _T_8869 @[ifu_mem_ctl.scala 693:41] + node _T_8870 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8871 = eq(_T_8870, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8872 = and(ic_valid_ff, _T_8871) @[ifu_mem_ctl.scala 693:97] + node _T_8873 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8874 = and(_T_8872, _T_8873) @[ifu_mem_ctl.scala 693:122] + node _T_8875 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[ifu_mem_ctl.scala 694:37] + node _T_8876 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8877 = and(_T_8875, _T_8876) @[ifu_mem_ctl.scala 694:59] + node _T_8878 = eq(perr_ic_index_ff, UInt<7>("h078")) @[ifu_mem_ctl.scala 694:102] + node _T_8879 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8880 = and(_T_8878, _T_8879) @[ifu_mem_ctl.scala 694:124] + node _T_8881 = or(_T_8877, _T_8880) @[ifu_mem_ctl.scala 694:81] + node _T_8882 = or(_T_8881, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8883 = bits(_T_8882, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8884 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8883 : @[Reg.scala 28:19] _T_8884 <= _T_8874 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][120] <= _T_8884 @[ifu_mem_ctl.scala 685:41] - node _T_8885 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8886 = eq(_T_8885, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8887 = and(ic_valid_ff, _T_8886) @[ifu_mem_ctl.scala 685:97] - node _T_8888 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8889 = and(_T_8887, _T_8888) @[ifu_mem_ctl.scala 685:122] - node _T_8890 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[ifu_mem_ctl.scala 686:37] - node _T_8891 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8892 = and(_T_8890, _T_8891) @[ifu_mem_ctl.scala 686:59] - node _T_8893 = eq(perr_ic_index_ff, UInt<7>("h079")) @[ifu_mem_ctl.scala 686:102] - node _T_8894 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8895 = and(_T_8893, _T_8894) @[ifu_mem_ctl.scala 686:124] - node _T_8896 = or(_T_8892, _T_8895) @[ifu_mem_ctl.scala 686:81] - node _T_8897 = or(_T_8896, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8898 = bits(_T_8897, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][120] <= _T_8884 @[ifu_mem_ctl.scala 693:41] + node _T_8885 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8886 = eq(_T_8885, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8887 = and(ic_valid_ff, _T_8886) @[ifu_mem_ctl.scala 693:97] + node _T_8888 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8889 = and(_T_8887, _T_8888) @[ifu_mem_ctl.scala 693:122] + node _T_8890 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[ifu_mem_ctl.scala 694:37] + node _T_8891 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8892 = and(_T_8890, _T_8891) @[ifu_mem_ctl.scala 694:59] + node _T_8893 = eq(perr_ic_index_ff, UInt<7>("h079")) @[ifu_mem_ctl.scala 694:102] + node _T_8894 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8895 = and(_T_8893, _T_8894) @[ifu_mem_ctl.scala 694:124] + node _T_8896 = or(_T_8892, _T_8895) @[ifu_mem_ctl.scala 694:81] + node _T_8897 = or(_T_8896, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8898 = bits(_T_8897, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8899 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8898 : @[Reg.scala 28:19] _T_8899 <= _T_8889 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][121] <= _T_8899 @[ifu_mem_ctl.scala 685:41] - node _T_8900 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8901 = eq(_T_8900, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8902 = and(ic_valid_ff, _T_8901) @[ifu_mem_ctl.scala 685:97] - node _T_8903 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8904 = and(_T_8902, _T_8903) @[ifu_mem_ctl.scala 685:122] - node _T_8905 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[ifu_mem_ctl.scala 686:37] - node _T_8906 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8907 = and(_T_8905, _T_8906) @[ifu_mem_ctl.scala 686:59] - node _T_8908 = eq(perr_ic_index_ff, UInt<7>("h07a")) @[ifu_mem_ctl.scala 686:102] - node _T_8909 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8910 = and(_T_8908, _T_8909) @[ifu_mem_ctl.scala 686:124] - node _T_8911 = or(_T_8907, _T_8910) @[ifu_mem_ctl.scala 686:81] - node _T_8912 = or(_T_8911, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8913 = bits(_T_8912, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][121] <= _T_8899 @[ifu_mem_ctl.scala 693:41] + node _T_8900 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8901 = eq(_T_8900, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8902 = and(ic_valid_ff, _T_8901) @[ifu_mem_ctl.scala 693:97] + node _T_8903 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8904 = and(_T_8902, _T_8903) @[ifu_mem_ctl.scala 693:122] + node _T_8905 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[ifu_mem_ctl.scala 694:37] + node _T_8906 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8907 = and(_T_8905, _T_8906) @[ifu_mem_ctl.scala 694:59] + node _T_8908 = eq(perr_ic_index_ff, UInt<7>("h07a")) @[ifu_mem_ctl.scala 694:102] + node _T_8909 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8910 = and(_T_8908, _T_8909) @[ifu_mem_ctl.scala 694:124] + node _T_8911 = or(_T_8907, _T_8910) @[ifu_mem_ctl.scala 694:81] + node _T_8912 = or(_T_8911, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8913 = bits(_T_8912, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8914 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8913 : @[Reg.scala 28:19] _T_8914 <= _T_8904 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][122] <= _T_8914 @[ifu_mem_ctl.scala 685:41] - node _T_8915 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8916 = eq(_T_8915, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8917 = and(ic_valid_ff, _T_8916) @[ifu_mem_ctl.scala 685:97] - node _T_8918 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8919 = and(_T_8917, _T_8918) @[ifu_mem_ctl.scala 685:122] - node _T_8920 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[ifu_mem_ctl.scala 686:37] - node _T_8921 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8922 = and(_T_8920, _T_8921) @[ifu_mem_ctl.scala 686:59] - node _T_8923 = eq(perr_ic_index_ff, UInt<7>("h07b")) @[ifu_mem_ctl.scala 686:102] - node _T_8924 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8925 = and(_T_8923, _T_8924) @[ifu_mem_ctl.scala 686:124] - node _T_8926 = or(_T_8922, _T_8925) @[ifu_mem_ctl.scala 686:81] - node _T_8927 = or(_T_8926, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8928 = bits(_T_8927, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][122] <= _T_8914 @[ifu_mem_ctl.scala 693:41] + node _T_8915 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8916 = eq(_T_8915, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8917 = and(ic_valid_ff, _T_8916) @[ifu_mem_ctl.scala 693:97] + node _T_8918 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8919 = and(_T_8917, _T_8918) @[ifu_mem_ctl.scala 693:122] + node _T_8920 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[ifu_mem_ctl.scala 694:37] + node _T_8921 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8922 = and(_T_8920, _T_8921) @[ifu_mem_ctl.scala 694:59] + node _T_8923 = eq(perr_ic_index_ff, UInt<7>("h07b")) @[ifu_mem_ctl.scala 694:102] + node _T_8924 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8925 = and(_T_8923, _T_8924) @[ifu_mem_ctl.scala 694:124] + node _T_8926 = or(_T_8922, _T_8925) @[ifu_mem_ctl.scala 694:81] + node _T_8927 = or(_T_8926, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8928 = bits(_T_8927, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8929 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8928 : @[Reg.scala 28:19] _T_8929 <= _T_8919 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][123] <= _T_8929 @[ifu_mem_ctl.scala 685:41] - node _T_8930 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8931 = eq(_T_8930, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8932 = and(ic_valid_ff, _T_8931) @[ifu_mem_ctl.scala 685:97] - node _T_8933 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8934 = and(_T_8932, _T_8933) @[ifu_mem_ctl.scala 685:122] - node _T_8935 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[ifu_mem_ctl.scala 686:37] - node _T_8936 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8937 = and(_T_8935, _T_8936) @[ifu_mem_ctl.scala 686:59] - node _T_8938 = eq(perr_ic_index_ff, UInt<7>("h07c")) @[ifu_mem_ctl.scala 686:102] - node _T_8939 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8940 = and(_T_8938, _T_8939) @[ifu_mem_ctl.scala 686:124] - node _T_8941 = or(_T_8937, _T_8940) @[ifu_mem_ctl.scala 686:81] - node _T_8942 = or(_T_8941, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8943 = bits(_T_8942, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][123] <= _T_8929 @[ifu_mem_ctl.scala 693:41] + node _T_8930 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8931 = eq(_T_8930, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8932 = and(ic_valid_ff, _T_8931) @[ifu_mem_ctl.scala 693:97] + node _T_8933 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8934 = and(_T_8932, _T_8933) @[ifu_mem_ctl.scala 693:122] + node _T_8935 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[ifu_mem_ctl.scala 694:37] + node _T_8936 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8937 = and(_T_8935, _T_8936) @[ifu_mem_ctl.scala 694:59] + node _T_8938 = eq(perr_ic_index_ff, UInt<7>("h07c")) @[ifu_mem_ctl.scala 694:102] + node _T_8939 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8940 = and(_T_8938, _T_8939) @[ifu_mem_ctl.scala 694:124] + node _T_8941 = or(_T_8937, _T_8940) @[ifu_mem_ctl.scala 694:81] + node _T_8942 = or(_T_8941, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8943 = bits(_T_8942, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8944 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8943 : @[Reg.scala 28:19] _T_8944 <= _T_8934 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][124] <= _T_8944 @[ifu_mem_ctl.scala 685:41] - node _T_8945 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8946 = eq(_T_8945, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8947 = and(ic_valid_ff, _T_8946) @[ifu_mem_ctl.scala 685:97] - node _T_8948 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8949 = and(_T_8947, _T_8948) @[ifu_mem_ctl.scala 685:122] - node _T_8950 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[ifu_mem_ctl.scala 686:37] - node _T_8951 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8952 = and(_T_8950, _T_8951) @[ifu_mem_ctl.scala 686:59] - node _T_8953 = eq(perr_ic_index_ff, UInt<7>("h07d")) @[ifu_mem_ctl.scala 686:102] - node _T_8954 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8955 = and(_T_8953, _T_8954) @[ifu_mem_ctl.scala 686:124] - node _T_8956 = or(_T_8952, _T_8955) @[ifu_mem_ctl.scala 686:81] - node _T_8957 = or(_T_8956, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8958 = bits(_T_8957, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][124] <= _T_8944 @[ifu_mem_ctl.scala 693:41] + node _T_8945 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8946 = eq(_T_8945, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8947 = and(ic_valid_ff, _T_8946) @[ifu_mem_ctl.scala 693:97] + node _T_8948 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8949 = and(_T_8947, _T_8948) @[ifu_mem_ctl.scala 693:122] + node _T_8950 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[ifu_mem_ctl.scala 694:37] + node _T_8951 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8952 = and(_T_8950, _T_8951) @[ifu_mem_ctl.scala 694:59] + node _T_8953 = eq(perr_ic_index_ff, UInt<7>("h07d")) @[ifu_mem_ctl.scala 694:102] + node _T_8954 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8955 = and(_T_8953, _T_8954) @[ifu_mem_ctl.scala 694:124] + node _T_8956 = or(_T_8952, _T_8955) @[ifu_mem_ctl.scala 694:81] + node _T_8957 = or(_T_8956, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8958 = bits(_T_8957, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8959 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8958 : @[Reg.scala 28:19] _T_8959 <= _T_8949 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][125] <= _T_8959 @[ifu_mem_ctl.scala 685:41] - node _T_8960 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8961 = eq(_T_8960, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8962 = and(ic_valid_ff, _T_8961) @[ifu_mem_ctl.scala 685:97] - node _T_8963 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8964 = and(_T_8962, _T_8963) @[ifu_mem_ctl.scala 685:122] - node _T_8965 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[ifu_mem_ctl.scala 686:37] - node _T_8966 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8967 = and(_T_8965, _T_8966) @[ifu_mem_ctl.scala 686:59] - node _T_8968 = eq(perr_ic_index_ff, UInt<7>("h07e")) @[ifu_mem_ctl.scala 686:102] - node _T_8969 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8970 = and(_T_8968, _T_8969) @[ifu_mem_ctl.scala 686:124] - node _T_8971 = or(_T_8967, _T_8970) @[ifu_mem_ctl.scala 686:81] - node _T_8972 = or(_T_8971, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8973 = bits(_T_8972, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][125] <= _T_8959 @[ifu_mem_ctl.scala 693:41] + node _T_8960 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8961 = eq(_T_8960, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8962 = and(ic_valid_ff, _T_8961) @[ifu_mem_ctl.scala 693:97] + node _T_8963 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8964 = and(_T_8962, _T_8963) @[ifu_mem_ctl.scala 693:122] + node _T_8965 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[ifu_mem_ctl.scala 694:37] + node _T_8966 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8967 = and(_T_8965, _T_8966) @[ifu_mem_ctl.scala 694:59] + node _T_8968 = eq(perr_ic_index_ff, UInt<7>("h07e")) @[ifu_mem_ctl.scala 694:102] + node _T_8969 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8970 = and(_T_8968, _T_8969) @[ifu_mem_ctl.scala 694:124] + node _T_8971 = or(_T_8967, _T_8970) @[ifu_mem_ctl.scala 694:81] + node _T_8972 = or(_T_8971, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8973 = bits(_T_8972, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8974 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8973 : @[Reg.scala 28:19] _T_8974 <= _T_8964 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][126] <= _T_8974 @[ifu_mem_ctl.scala 685:41] - node _T_8975 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 685:115] - node _T_8976 = eq(_T_8975, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:99] - node _T_8977 = and(ic_valid_ff, _T_8976) @[ifu_mem_ctl.scala 685:97] - node _T_8978 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 685:124] - node _T_8979 = and(_T_8977, _T_8978) @[ifu_mem_ctl.scala 685:122] - node _T_8980 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[ifu_mem_ctl.scala 686:37] - node _T_8981 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 686:76] - node _T_8982 = and(_T_8980, _T_8981) @[ifu_mem_ctl.scala 686:59] - node _T_8983 = eq(perr_ic_index_ff, UInt<7>("h07f")) @[ifu_mem_ctl.scala 686:102] - node _T_8984 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 686:142] - node _T_8985 = and(_T_8983, _T_8984) @[ifu_mem_ctl.scala 686:124] - node _T_8986 = or(_T_8982, _T_8985) @[ifu_mem_ctl.scala 686:81] - node _T_8987 = or(_T_8986, reset_all_tags) @[ifu_mem_ctl.scala 686:147] - node _T_8988 = bits(_T_8987, 0, 0) @[ifu_mem_ctl.scala 686:166] + ic_tag_valid_out[1][126] <= _T_8974 @[ifu_mem_ctl.scala 693:41] + node _T_8975 = bits(reset_all_tags, 0, 0) @[ifu_mem_ctl.scala 693:115] + node _T_8976 = eq(_T_8975, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:99] + node _T_8977 = and(ic_valid_ff, _T_8976) @[ifu_mem_ctl.scala 693:97] + node _T_8978 = eq(perr_sel_invalidate, UInt<1>("h00")) @[ifu_mem_ctl.scala 693:124] + node _T_8979 = and(_T_8977, _T_8978) @[ifu_mem_ctl.scala 693:122] + node _T_8980 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[ifu_mem_ctl.scala 694:37] + node _T_8981 = bits(ifu_tag_wren_ff, 1, 1) @[ifu_mem_ctl.scala 694:76] + node _T_8982 = and(_T_8980, _T_8981) @[ifu_mem_ctl.scala 694:59] + node _T_8983 = eq(perr_ic_index_ff, UInt<7>("h07f")) @[ifu_mem_ctl.scala 694:102] + node _T_8984 = bits(perr_err_inv_way, 1, 1) @[ifu_mem_ctl.scala 694:142] + node _T_8985 = and(_T_8983, _T_8984) @[ifu_mem_ctl.scala 694:124] + node _T_8986 = or(_T_8982, _T_8985) @[ifu_mem_ctl.scala 694:81] + node _T_8987 = or(_T_8986, reset_all_tags) @[ifu_mem_ctl.scala 694:147] + node _T_8988 = bits(_T_8987, 0, 0) @[ifu_mem_ctl.scala 694:166] reg _T_8989 : UInt<1>, rvclkhdr_93.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when _T_8988 : @[Reg.scala 28:19] _T_8989 <= _T_8979 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - ic_tag_valid_out[1][127] <= _T_8989 @[ifu_mem_ctl.scala 685:41] - node _T_8990 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 689:33] - node _T_8991 = mux(_T_8990, ic_tag_valid_out[0][0], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_8992 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[ifu_mem_ctl.scala 689:33] - node _T_8993 = mux(_T_8992, ic_tag_valid_out[0][1], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_8994 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[ifu_mem_ctl.scala 689:33] - node _T_8995 = mux(_T_8994, ic_tag_valid_out[0][2], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_8996 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[ifu_mem_ctl.scala 689:33] - node _T_8997 = mux(_T_8996, ic_tag_valid_out[0][3], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_8998 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[ifu_mem_ctl.scala 689:33] - node _T_8999 = mux(_T_8998, ic_tag_valid_out[0][4], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9000 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[ifu_mem_ctl.scala 689:33] - node _T_9001 = mux(_T_9000, ic_tag_valid_out[0][5], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9002 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[ifu_mem_ctl.scala 689:33] - node _T_9003 = mux(_T_9002, ic_tag_valid_out[0][6], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9004 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[ifu_mem_ctl.scala 689:33] - node _T_9005 = mux(_T_9004, ic_tag_valid_out[0][7], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9006 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[ifu_mem_ctl.scala 689:33] - node _T_9007 = mux(_T_9006, ic_tag_valid_out[0][8], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9008 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[ifu_mem_ctl.scala 689:33] - node _T_9009 = mux(_T_9008, ic_tag_valid_out[0][9], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9010 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[ifu_mem_ctl.scala 689:33] - node _T_9011 = mux(_T_9010, ic_tag_valid_out[0][10], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9012 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[ifu_mem_ctl.scala 689:33] - node _T_9013 = mux(_T_9012, ic_tag_valid_out[0][11], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9014 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[ifu_mem_ctl.scala 689:33] - node _T_9015 = mux(_T_9014, ic_tag_valid_out[0][12], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9016 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[ifu_mem_ctl.scala 689:33] - node _T_9017 = mux(_T_9016, ic_tag_valid_out[0][13], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9018 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[ifu_mem_ctl.scala 689:33] - node _T_9019 = mux(_T_9018, ic_tag_valid_out[0][14], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9020 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[ifu_mem_ctl.scala 689:33] - node _T_9021 = mux(_T_9020, ic_tag_valid_out[0][15], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9022 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[ifu_mem_ctl.scala 689:33] - node _T_9023 = mux(_T_9022, ic_tag_valid_out[0][16], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9024 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[ifu_mem_ctl.scala 689:33] - node _T_9025 = mux(_T_9024, ic_tag_valid_out[0][17], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9026 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[ifu_mem_ctl.scala 689:33] - node _T_9027 = mux(_T_9026, ic_tag_valid_out[0][18], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9028 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[ifu_mem_ctl.scala 689:33] - node _T_9029 = mux(_T_9028, ic_tag_valid_out[0][19], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9030 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[ifu_mem_ctl.scala 689:33] - node _T_9031 = mux(_T_9030, ic_tag_valid_out[0][20], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9032 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[ifu_mem_ctl.scala 689:33] - node _T_9033 = mux(_T_9032, ic_tag_valid_out[0][21], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9034 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[ifu_mem_ctl.scala 689:33] - node _T_9035 = mux(_T_9034, ic_tag_valid_out[0][22], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9036 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[ifu_mem_ctl.scala 689:33] - node _T_9037 = mux(_T_9036, ic_tag_valid_out[0][23], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9038 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[ifu_mem_ctl.scala 689:33] - node _T_9039 = mux(_T_9038, ic_tag_valid_out[0][24], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9040 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[ifu_mem_ctl.scala 689:33] - node _T_9041 = mux(_T_9040, ic_tag_valid_out[0][25], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9042 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[ifu_mem_ctl.scala 689:33] - node _T_9043 = mux(_T_9042, ic_tag_valid_out[0][26], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9044 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[ifu_mem_ctl.scala 689:33] - node _T_9045 = mux(_T_9044, ic_tag_valid_out[0][27], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9046 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[ifu_mem_ctl.scala 689:33] - node _T_9047 = mux(_T_9046, ic_tag_valid_out[0][28], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9048 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[ifu_mem_ctl.scala 689:33] - node _T_9049 = mux(_T_9048, ic_tag_valid_out[0][29], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9050 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[ifu_mem_ctl.scala 689:33] - node _T_9051 = mux(_T_9050, ic_tag_valid_out[0][30], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9052 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[ifu_mem_ctl.scala 689:33] - node _T_9053 = mux(_T_9052, ic_tag_valid_out[0][31], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9054 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[ifu_mem_ctl.scala 689:33] - node _T_9055 = mux(_T_9054, ic_tag_valid_out[0][32], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9056 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[ifu_mem_ctl.scala 689:33] - node _T_9057 = mux(_T_9056, ic_tag_valid_out[0][33], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9058 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[ifu_mem_ctl.scala 689:33] - node _T_9059 = mux(_T_9058, ic_tag_valid_out[0][34], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9060 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[ifu_mem_ctl.scala 689:33] - node _T_9061 = mux(_T_9060, ic_tag_valid_out[0][35], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9062 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[ifu_mem_ctl.scala 689:33] - node _T_9063 = mux(_T_9062, ic_tag_valid_out[0][36], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9064 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[ifu_mem_ctl.scala 689:33] - node _T_9065 = mux(_T_9064, ic_tag_valid_out[0][37], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9066 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[ifu_mem_ctl.scala 689:33] - node _T_9067 = mux(_T_9066, ic_tag_valid_out[0][38], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9068 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[ifu_mem_ctl.scala 689:33] - node _T_9069 = mux(_T_9068, ic_tag_valid_out[0][39], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9070 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[ifu_mem_ctl.scala 689:33] - node _T_9071 = mux(_T_9070, ic_tag_valid_out[0][40], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9072 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[ifu_mem_ctl.scala 689:33] - node _T_9073 = mux(_T_9072, ic_tag_valid_out[0][41], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9074 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[ifu_mem_ctl.scala 689:33] - node _T_9075 = mux(_T_9074, ic_tag_valid_out[0][42], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9076 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[ifu_mem_ctl.scala 689:33] - node _T_9077 = mux(_T_9076, ic_tag_valid_out[0][43], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9078 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[ifu_mem_ctl.scala 689:33] - node _T_9079 = mux(_T_9078, ic_tag_valid_out[0][44], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9080 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[ifu_mem_ctl.scala 689:33] - node _T_9081 = mux(_T_9080, ic_tag_valid_out[0][45], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9082 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[ifu_mem_ctl.scala 689:33] - node _T_9083 = mux(_T_9082, ic_tag_valid_out[0][46], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9084 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[ifu_mem_ctl.scala 689:33] - node _T_9085 = mux(_T_9084, ic_tag_valid_out[0][47], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9086 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[ifu_mem_ctl.scala 689:33] - node _T_9087 = mux(_T_9086, ic_tag_valid_out[0][48], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9088 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[ifu_mem_ctl.scala 689:33] - node _T_9089 = mux(_T_9088, ic_tag_valid_out[0][49], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9090 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[ifu_mem_ctl.scala 689:33] - node _T_9091 = mux(_T_9090, ic_tag_valid_out[0][50], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9092 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[ifu_mem_ctl.scala 689:33] - node _T_9093 = mux(_T_9092, ic_tag_valid_out[0][51], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9094 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[ifu_mem_ctl.scala 689:33] - node _T_9095 = mux(_T_9094, ic_tag_valid_out[0][52], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9096 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[ifu_mem_ctl.scala 689:33] - node _T_9097 = mux(_T_9096, ic_tag_valid_out[0][53], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9098 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[ifu_mem_ctl.scala 689:33] - node _T_9099 = mux(_T_9098, ic_tag_valid_out[0][54], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9100 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[ifu_mem_ctl.scala 689:33] - node _T_9101 = mux(_T_9100, ic_tag_valid_out[0][55], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9102 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[ifu_mem_ctl.scala 689:33] - node _T_9103 = mux(_T_9102, ic_tag_valid_out[0][56], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9104 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[ifu_mem_ctl.scala 689:33] - node _T_9105 = mux(_T_9104, ic_tag_valid_out[0][57], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9106 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[ifu_mem_ctl.scala 689:33] - node _T_9107 = mux(_T_9106, ic_tag_valid_out[0][58], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9108 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[ifu_mem_ctl.scala 689:33] - node _T_9109 = mux(_T_9108, ic_tag_valid_out[0][59], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9110 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[ifu_mem_ctl.scala 689:33] - node _T_9111 = mux(_T_9110, ic_tag_valid_out[0][60], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9112 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[ifu_mem_ctl.scala 689:33] - node _T_9113 = mux(_T_9112, ic_tag_valid_out[0][61], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9114 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[ifu_mem_ctl.scala 689:33] - node _T_9115 = mux(_T_9114, ic_tag_valid_out[0][62], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9116 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[ifu_mem_ctl.scala 689:33] - node _T_9117 = mux(_T_9116, ic_tag_valid_out[0][63], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9118 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[ifu_mem_ctl.scala 689:33] - node _T_9119 = mux(_T_9118, ic_tag_valid_out[0][64], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9120 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[ifu_mem_ctl.scala 689:33] - node _T_9121 = mux(_T_9120, ic_tag_valid_out[0][65], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9122 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[ifu_mem_ctl.scala 689:33] - node _T_9123 = mux(_T_9122, ic_tag_valid_out[0][66], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9124 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[ifu_mem_ctl.scala 689:33] - node _T_9125 = mux(_T_9124, ic_tag_valid_out[0][67], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9126 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[ifu_mem_ctl.scala 689:33] - node _T_9127 = mux(_T_9126, ic_tag_valid_out[0][68], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9128 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[ifu_mem_ctl.scala 689:33] - node _T_9129 = mux(_T_9128, ic_tag_valid_out[0][69], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9130 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[ifu_mem_ctl.scala 689:33] - node _T_9131 = mux(_T_9130, ic_tag_valid_out[0][70], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9132 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[ifu_mem_ctl.scala 689:33] - node _T_9133 = mux(_T_9132, ic_tag_valid_out[0][71], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9134 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[ifu_mem_ctl.scala 689:33] - node _T_9135 = mux(_T_9134, ic_tag_valid_out[0][72], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9136 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[ifu_mem_ctl.scala 689:33] - node _T_9137 = mux(_T_9136, ic_tag_valid_out[0][73], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9138 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[ifu_mem_ctl.scala 689:33] - node _T_9139 = mux(_T_9138, ic_tag_valid_out[0][74], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9140 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[ifu_mem_ctl.scala 689:33] - node _T_9141 = mux(_T_9140, ic_tag_valid_out[0][75], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9142 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[ifu_mem_ctl.scala 689:33] - node _T_9143 = mux(_T_9142, ic_tag_valid_out[0][76], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9144 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[ifu_mem_ctl.scala 689:33] - node _T_9145 = mux(_T_9144, ic_tag_valid_out[0][77], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9146 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[ifu_mem_ctl.scala 689:33] - node _T_9147 = mux(_T_9146, ic_tag_valid_out[0][78], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9148 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[ifu_mem_ctl.scala 689:33] - node _T_9149 = mux(_T_9148, ic_tag_valid_out[0][79], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9150 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[ifu_mem_ctl.scala 689:33] - node _T_9151 = mux(_T_9150, ic_tag_valid_out[0][80], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9152 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[ifu_mem_ctl.scala 689:33] - node _T_9153 = mux(_T_9152, ic_tag_valid_out[0][81], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9154 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[ifu_mem_ctl.scala 689:33] - node _T_9155 = mux(_T_9154, ic_tag_valid_out[0][82], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9156 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[ifu_mem_ctl.scala 689:33] - node _T_9157 = mux(_T_9156, ic_tag_valid_out[0][83], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9158 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[ifu_mem_ctl.scala 689:33] - node _T_9159 = mux(_T_9158, ic_tag_valid_out[0][84], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9160 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[ifu_mem_ctl.scala 689:33] - node _T_9161 = mux(_T_9160, ic_tag_valid_out[0][85], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9162 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[ifu_mem_ctl.scala 689:33] - node _T_9163 = mux(_T_9162, ic_tag_valid_out[0][86], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9164 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[ifu_mem_ctl.scala 689:33] - node _T_9165 = mux(_T_9164, ic_tag_valid_out[0][87], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9166 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[ifu_mem_ctl.scala 689:33] - node _T_9167 = mux(_T_9166, ic_tag_valid_out[0][88], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9168 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[ifu_mem_ctl.scala 689:33] - node _T_9169 = mux(_T_9168, ic_tag_valid_out[0][89], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9170 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[ifu_mem_ctl.scala 689:33] - node _T_9171 = mux(_T_9170, ic_tag_valid_out[0][90], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9172 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[ifu_mem_ctl.scala 689:33] - node _T_9173 = mux(_T_9172, ic_tag_valid_out[0][91], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9174 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[ifu_mem_ctl.scala 689:33] - node _T_9175 = mux(_T_9174, ic_tag_valid_out[0][92], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9176 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[ifu_mem_ctl.scala 689:33] - node _T_9177 = mux(_T_9176, ic_tag_valid_out[0][93], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9178 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[ifu_mem_ctl.scala 689:33] - node _T_9179 = mux(_T_9178, ic_tag_valid_out[0][94], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9180 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[ifu_mem_ctl.scala 689:33] - node _T_9181 = mux(_T_9180, ic_tag_valid_out[0][95], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9182 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[ifu_mem_ctl.scala 689:33] - node _T_9183 = mux(_T_9182, ic_tag_valid_out[0][96], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9184 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[ifu_mem_ctl.scala 689:33] - node _T_9185 = mux(_T_9184, ic_tag_valid_out[0][97], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9186 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[ifu_mem_ctl.scala 689:33] - node _T_9187 = mux(_T_9186, ic_tag_valid_out[0][98], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9188 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[ifu_mem_ctl.scala 689:33] - node _T_9189 = mux(_T_9188, ic_tag_valid_out[0][99], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9190 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[ifu_mem_ctl.scala 689:33] - node _T_9191 = mux(_T_9190, ic_tag_valid_out[0][100], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9192 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[ifu_mem_ctl.scala 689:33] - node _T_9193 = mux(_T_9192, ic_tag_valid_out[0][101], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9194 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[ifu_mem_ctl.scala 689:33] - node _T_9195 = mux(_T_9194, ic_tag_valid_out[0][102], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9196 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[ifu_mem_ctl.scala 689:33] - node _T_9197 = mux(_T_9196, ic_tag_valid_out[0][103], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9198 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[ifu_mem_ctl.scala 689:33] - node _T_9199 = mux(_T_9198, ic_tag_valid_out[0][104], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9200 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[ifu_mem_ctl.scala 689:33] - node _T_9201 = mux(_T_9200, ic_tag_valid_out[0][105], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9202 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[ifu_mem_ctl.scala 689:33] - node _T_9203 = mux(_T_9202, ic_tag_valid_out[0][106], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9204 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[ifu_mem_ctl.scala 689:33] - node _T_9205 = mux(_T_9204, ic_tag_valid_out[0][107], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9206 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[ifu_mem_ctl.scala 689:33] - node _T_9207 = mux(_T_9206, ic_tag_valid_out[0][108], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9208 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[ifu_mem_ctl.scala 689:33] - node _T_9209 = mux(_T_9208, ic_tag_valid_out[0][109], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9210 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[ifu_mem_ctl.scala 689:33] - node _T_9211 = mux(_T_9210, ic_tag_valid_out[0][110], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9212 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[ifu_mem_ctl.scala 689:33] - node _T_9213 = mux(_T_9212, ic_tag_valid_out[0][111], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9214 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[ifu_mem_ctl.scala 689:33] - node _T_9215 = mux(_T_9214, ic_tag_valid_out[0][112], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9216 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[ifu_mem_ctl.scala 689:33] - node _T_9217 = mux(_T_9216, ic_tag_valid_out[0][113], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9218 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[ifu_mem_ctl.scala 689:33] - node _T_9219 = mux(_T_9218, ic_tag_valid_out[0][114], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9220 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[ifu_mem_ctl.scala 689:33] - node _T_9221 = mux(_T_9220, ic_tag_valid_out[0][115], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9222 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[ifu_mem_ctl.scala 689:33] - node _T_9223 = mux(_T_9222, ic_tag_valid_out[0][116], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9224 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[ifu_mem_ctl.scala 689:33] - node _T_9225 = mux(_T_9224, ic_tag_valid_out[0][117], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9226 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[ifu_mem_ctl.scala 689:33] - node _T_9227 = mux(_T_9226, ic_tag_valid_out[0][118], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9228 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[ifu_mem_ctl.scala 689:33] - node _T_9229 = mux(_T_9228, ic_tag_valid_out[0][119], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9230 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[ifu_mem_ctl.scala 689:33] - node _T_9231 = mux(_T_9230, ic_tag_valid_out[0][120], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9232 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[ifu_mem_ctl.scala 689:33] - node _T_9233 = mux(_T_9232, ic_tag_valid_out[0][121], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9234 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[ifu_mem_ctl.scala 689:33] - node _T_9235 = mux(_T_9234, ic_tag_valid_out[0][122], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9236 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[ifu_mem_ctl.scala 689:33] - node _T_9237 = mux(_T_9236, ic_tag_valid_out[0][123], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9238 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[ifu_mem_ctl.scala 689:33] - node _T_9239 = mux(_T_9238, ic_tag_valid_out[0][124], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9240 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[ifu_mem_ctl.scala 689:33] - node _T_9241 = mux(_T_9240, ic_tag_valid_out[0][125], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9242 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[ifu_mem_ctl.scala 689:33] - node _T_9243 = mux(_T_9242, ic_tag_valid_out[0][126], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9244 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[ifu_mem_ctl.scala 689:33] - node _T_9245 = mux(_T_9244, ic_tag_valid_out[0][127], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9246 = or(_T_8991, _T_8993) @[ifu_mem_ctl.scala 689:91] - node _T_9247 = or(_T_9246, _T_8995) @[ifu_mem_ctl.scala 689:91] - node _T_9248 = or(_T_9247, _T_8997) @[ifu_mem_ctl.scala 689:91] - node _T_9249 = or(_T_9248, _T_8999) @[ifu_mem_ctl.scala 689:91] - node _T_9250 = or(_T_9249, _T_9001) @[ifu_mem_ctl.scala 689:91] - node _T_9251 = or(_T_9250, _T_9003) @[ifu_mem_ctl.scala 689:91] - node _T_9252 = or(_T_9251, _T_9005) @[ifu_mem_ctl.scala 689:91] - node _T_9253 = or(_T_9252, _T_9007) @[ifu_mem_ctl.scala 689:91] - node _T_9254 = or(_T_9253, _T_9009) @[ifu_mem_ctl.scala 689:91] - node _T_9255 = or(_T_9254, _T_9011) @[ifu_mem_ctl.scala 689:91] - node _T_9256 = or(_T_9255, _T_9013) @[ifu_mem_ctl.scala 689:91] - node _T_9257 = or(_T_9256, _T_9015) @[ifu_mem_ctl.scala 689:91] - node _T_9258 = or(_T_9257, _T_9017) @[ifu_mem_ctl.scala 689:91] - node _T_9259 = or(_T_9258, _T_9019) @[ifu_mem_ctl.scala 689:91] - node _T_9260 = or(_T_9259, _T_9021) @[ifu_mem_ctl.scala 689:91] - node _T_9261 = or(_T_9260, _T_9023) @[ifu_mem_ctl.scala 689:91] - node _T_9262 = or(_T_9261, _T_9025) @[ifu_mem_ctl.scala 689:91] - node _T_9263 = or(_T_9262, _T_9027) @[ifu_mem_ctl.scala 689:91] - node _T_9264 = or(_T_9263, _T_9029) @[ifu_mem_ctl.scala 689:91] - node _T_9265 = or(_T_9264, _T_9031) @[ifu_mem_ctl.scala 689:91] - node _T_9266 = or(_T_9265, _T_9033) @[ifu_mem_ctl.scala 689:91] - node _T_9267 = or(_T_9266, _T_9035) @[ifu_mem_ctl.scala 689:91] - node _T_9268 = or(_T_9267, _T_9037) @[ifu_mem_ctl.scala 689:91] - node _T_9269 = or(_T_9268, _T_9039) @[ifu_mem_ctl.scala 689:91] - node _T_9270 = or(_T_9269, _T_9041) @[ifu_mem_ctl.scala 689:91] - node _T_9271 = or(_T_9270, _T_9043) @[ifu_mem_ctl.scala 689:91] - node _T_9272 = or(_T_9271, _T_9045) @[ifu_mem_ctl.scala 689:91] - node _T_9273 = or(_T_9272, _T_9047) @[ifu_mem_ctl.scala 689:91] - node _T_9274 = or(_T_9273, _T_9049) @[ifu_mem_ctl.scala 689:91] - node _T_9275 = or(_T_9274, _T_9051) @[ifu_mem_ctl.scala 689:91] - node _T_9276 = or(_T_9275, _T_9053) @[ifu_mem_ctl.scala 689:91] - node _T_9277 = or(_T_9276, _T_9055) @[ifu_mem_ctl.scala 689:91] - node _T_9278 = or(_T_9277, _T_9057) @[ifu_mem_ctl.scala 689:91] - node _T_9279 = or(_T_9278, _T_9059) @[ifu_mem_ctl.scala 689:91] - node _T_9280 = or(_T_9279, _T_9061) @[ifu_mem_ctl.scala 689:91] - node _T_9281 = or(_T_9280, _T_9063) @[ifu_mem_ctl.scala 689:91] - node _T_9282 = or(_T_9281, _T_9065) @[ifu_mem_ctl.scala 689:91] - node _T_9283 = or(_T_9282, _T_9067) @[ifu_mem_ctl.scala 689:91] - node _T_9284 = or(_T_9283, _T_9069) @[ifu_mem_ctl.scala 689:91] - node _T_9285 = or(_T_9284, _T_9071) @[ifu_mem_ctl.scala 689:91] - node _T_9286 = or(_T_9285, _T_9073) @[ifu_mem_ctl.scala 689:91] - node _T_9287 = or(_T_9286, _T_9075) @[ifu_mem_ctl.scala 689:91] - node _T_9288 = or(_T_9287, _T_9077) @[ifu_mem_ctl.scala 689:91] - node _T_9289 = or(_T_9288, _T_9079) @[ifu_mem_ctl.scala 689:91] - node _T_9290 = or(_T_9289, _T_9081) @[ifu_mem_ctl.scala 689:91] - node _T_9291 = or(_T_9290, _T_9083) @[ifu_mem_ctl.scala 689:91] - node _T_9292 = or(_T_9291, _T_9085) @[ifu_mem_ctl.scala 689:91] - node _T_9293 = or(_T_9292, _T_9087) @[ifu_mem_ctl.scala 689:91] - node _T_9294 = or(_T_9293, _T_9089) @[ifu_mem_ctl.scala 689:91] - node _T_9295 = or(_T_9294, _T_9091) @[ifu_mem_ctl.scala 689:91] - node _T_9296 = or(_T_9295, _T_9093) @[ifu_mem_ctl.scala 689:91] - node _T_9297 = or(_T_9296, _T_9095) @[ifu_mem_ctl.scala 689:91] - node _T_9298 = or(_T_9297, _T_9097) @[ifu_mem_ctl.scala 689:91] - node _T_9299 = or(_T_9298, _T_9099) @[ifu_mem_ctl.scala 689:91] - node _T_9300 = or(_T_9299, _T_9101) @[ifu_mem_ctl.scala 689:91] - node _T_9301 = or(_T_9300, _T_9103) @[ifu_mem_ctl.scala 689:91] - node _T_9302 = or(_T_9301, _T_9105) @[ifu_mem_ctl.scala 689:91] - node _T_9303 = or(_T_9302, _T_9107) @[ifu_mem_ctl.scala 689:91] - node _T_9304 = or(_T_9303, _T_9109) @[ifu_mem_ctl.scala 689:91] - node _T_9305 = or(_T_9304, _T_9111) @[ifu_mem_ctl.scala 689:91] - node _T_9306 = or(_T_9305, _T_9113) @[ifu_mem_ctl.scala 689:91] - node _T_9307 = or(_T_9306, _T_9115) @[ifu_mem_ctl.scala 689:91] - node _T_9308 = or(_T_9307, _T_9117) @[ifu_mem_ctl.scala 689:91] - node _T_9309 = or(_T_9308, _T_9119) @[ifu_mem_ctl.scala 689:91] - node _T_9310 = or(_T_9309, _T_9121) @[ifu_mem_ctl.scala 689:91] - node _T_9311 = or(_T_9310, _T_9123) @[ifu_mem_ctl.scala 689:91] - node _T_9312 = or(_T_9311, _T_9125) @[ifu_mem_ctl.scala 689:91] - node _T_9313 = or(_T_9312, _T_9127) @[ifu_mem_ctl.scala 689:91] - node _T_9314 = or(_T_9313, _T_9129) @[ifu_mem_ctl.scala 689:91] - node _T_9315 = or(_T_9314, _T_9131) @[ifu_mem_ctl.scala 689:91] - node _T_9316 = or(_T_9315, _T_9133) @[ifu_mem_ctl.scala 689:91] - node _T_9317 = or(_T_9316, _T_9135) @[ifu_mem_ctl.scala 689:91] - node _T_9318 = or(_T_9317, _T_9137) @[ifu_mem_ctl.scala 689:91] - node _T_9319 = or(_T_9318, _T_9139) @[ifu_mem_ctl.scala 689:91] - node _T_9320 = or(_T_9319, _T_9141) @[ifu_mem_ctl.scala 689:91] - node _T_9321 = or(_T_9320, _T_9143) @[ifu_mem_ctl.scala 689:91] - node _T_9322 = or(_T_9321, _T_9145) @[ifu_mem_ctl.scala 689:91] - node _T_9323 = or(_T_9322, _T_9147) @[ifu_mem_ctl.scala 689:91] - node _T_9324 = or(_T_9323, _T_9149) @[ifu_mem_ctl.scala 689:91] - node _T_9325 = or(_T_9324, _T_9151) @[ifu_mem_ctl.scala 689:91] - node _T_9326 = or(_T_9325, _T_9153) @[ifu_mem_ctl.scala 689:91] - node _T_9327 = or(_T_9326, _T_9155) @[ifu_mem_ctl.scala 689:91] - node _T_9328 = or(_T_9327, _T_9157) @[ifu_mem_ctl.scala 689:91] - node _T_9329 = or(_T_9328, _T_9159) @[ifu_mem_ctl.scala 689:91] - node _T_9330 = or(_T_9329, _T_9161) @[ifu_mem_ctl.scala 689:91] - node _T_9331 = or(_T_9330, _T_9163) @[ifu_mem_ctl.scala 689:91] - node _T_9332 = or(_T_9331, _T_9165) @[ifu_mem_ctl.scala 689:91] - node _T_9333 = or(_T_9332, _T_9167) @[ifu_mem_ctl.scala 689:91] - node _T_9334 = or(_T_9333, _T_9169) @[ifu_mem_ctl.scala 689:91] - node _T_9335 = or(_T_9334, _T_9171) @[ifu_mem_ctl.scala 689:91] - node _T_9336 = or(_T_9335, _T_9173) @[ifu_mem_ctl.scala 689:91] - node _T_9337 = or(_T_9336, _T_9175) @[ifu_mem_ctl.scala 689:91] - node _T_9338 = or(_T_9337, _T_9177) @[ifu_mem_ctl.scala 689:91] - node _T_9339 = or(_T_9338, _T_9179) @[ifu_mem_ctl.scala 689:91] - node _T_9340 = or(_T_9339, _T_9181) @[ifu_mem_ctl.scala 689:91] - node _T_9341 = or(_T_9340, _T_9183) @[ifu_mem_ctl.scala 689:91] - node _T_9342 = or(_T_9341, _T_9185) @[ifu_mem_ctl.scala 689:91] - node _T_9343 = or(_T_9342, _T_9187) @[ifu_mem_ctl.scala 689:91] - node _T_9344 = or(_T_9343, _T_9189) @[ifu_mem_ctl.scala 689:91] - node _T_9345 = or(_T_9344, _T_9191) @[ifu_mem_ctl.scala 689:91] - node _T_9346 = or(_T_9345, _T_9193) @[ifu_mem_ctl.scala 689:91] - node _T_9347 = or(_T_9346, _T_9195) @[ifu_mem_ctl.scala 689:91] - node _T_9348 = or(_T_9347, _T_9197) @[ifu_mem_ctl.scala 689:91] - node _T_9349 = or(_T_9348, _T_9199) @[ifu_mem_ctl.scala 689:91] - node _T_9350 = or(_T_9349, _T_9201) @[ifu_mem_ctl.scala 689:91] - node _T_9351 = or(_T_9350, _T_9203) @[ifu_mem_ctl.scala 689:91] - node _T_9352 = or(_T_9351, _T_9205) @[ifu_mem_ctl.scala 689:91] - node _T_9353 = or(_T_9352, _T_9207) @[ifu_mem_ctl.scala 689:91] - node _T_9354 = or(_T_9353, _T_9209) @[ifu_mem_ctl.scala 689:91] - node _T_9355 = or(_T_9354, _T_9211) @[ifu_mem_ctl.scala 689:91] - node _T_9356 = or(_T_9355, _T_9213) @[ifu_mem_ctl.scala 689:91] - node _T_9357 = or(_T_9356, _T_9215) @[ifu_mem_ctl.scala 689:91] - node _T_9358 = or(_T_9357, _T_9217) @[ifu_mem_ctl.scala 689:91] - node _T_9359 = or(_T_9358, _T_9219) @[ifu_mem_ctl.scala 689:91] - node _T_9360 = or(_T_9359, _T_9221) @[ifu_mem_ctl.scala 689:91] - node _T_9361 = or(_T_9360, _T_9223) @[ifu_mem_ctl.scala 689:91] - node _T_9362 = or(_T_9361, _T_9225) @[ifu_mem_ctl.scala 689:91] - node _T_9363 = or(_T_9362, _T_9227) @[ifu_mem_ctl.scala 689:91] - node _T_9364 = or(_T_9363, _T_9229) @[ifu_mem_ctl.scala 689:91] - node _T_9365 = or(_T_9364, _T_9231) @[ifu_mem_ctl.scala 689:91] - node _T_9366 = or(_T_9365, _T_9233) @[ifu_mem_ctl.scala 689:91] - node _T_9367 = or(_T_9366, _T_9235) @[ifu_mem_ctl.scala 689:91] - node _T_9368 = or(_T_9367, _T_9237) @[ifu_mem_ctl.scala 689:91] - node _T_9369 = or(_T_9368, _T_9239) @[ifu_mem_ctl.scala 689:91] - node _T_9370 = or(_T_9369, _T_9241) @[ifu_mem_ctl.scala 689:91] - node _T_9371 = or(_T_9370, _T_9243) @[ifu_mem_ctl.scala 689:91] - node _T_9372 = or(_T_9371, _T_9245) @[ifu_mem_ctl.scala 689:91] - node _T_9373 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 689:33] - node _T_9374 = mux(_T_9373, ic_tag_valid_out[1][0], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9375 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[ifu_mem_ctl.scala 689:33] - node _T_9376 = mux(_T_9375, ic_tag_valid_out[1][1], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9377 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[ifu_mem_ctl.scala 689:33] - node _T_9378 = mux(_T_9377, ic_tag_valid_out[1][2], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9379 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[ifu_mem_ctl.scala 689:33] - node _T_9380 = mux(_T_9379, ic_tag_valid_out[1][3], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9381 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[ifu_mem_ctl.scala 689:33] - node _T_9382 = mux(_T_9381, ic_tag_valid_out[1][4], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9383 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[ifu_mem_ctl.scala 689:33] - node _T_9384 = mux(_T_9383, ic_tag_valid_out[1][5], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9385 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[ifu_mem_ctl.scala 689:33] - node _T_9386 = mux(_T_9385, ic_tag_valid_out[1][6], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9387 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[ifu_mem_ctl.scala 689:33] - node _T_9388 = mux(_T_9387, ic_tag_valid_out[1][7], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9389 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[ifu_mem_ctl.scala 689:33] - node _T_9390 = mux(_T_9389, ic_tag_valid_out[1][8], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9391 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[ifu_mem_ctl.scala 689:33] - node _T_9392 = mux(_T_9391, ic_tag_valid_out[1][9], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9393 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[ifu_mem_ctl.scala 689:33] - node _T_9394 = mux(_T_9393, ic_tag_valid_out[1][10], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9395 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[ifu_mem_ctl.scala 689:33] - node _T_9396 = mux(_T_9395, ic_tag_valid_out[1][11], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9397 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[ifu_mem_ctl.scala 689:33] - node _T_9398 = mux(_T_9397, ic_tag_valid_out[1][12], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9399 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[ifu_mem_ctl.scala 689:33] - node _T_9400 = mux(_T_9399, ic_tag_valid_out[1][13], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9401 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[ifu_mem_ctl.scala 689:33] - node _T_9402 = mux(_T_9401, ic_tag_valid_out[1][14], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9403 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[ifu_mem_ctl.scala 689:33] - node _T_9404 = mux(_T_9403, ic_tag_valid_out[1][15], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9405 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[ifu_mem_ctl.scala 689:33] - node _T_9406 = mux(_T_9405, ic_tag_valid_out[1][16], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9407 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[ifu_mem_ctl.scala 689:33] - node _T_9408 = mux(_T_9407, ic_tag_valid_out[1][17], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9409 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[ifu_mem_ctl.scala 689:33] - node _T_9410 = mux(_T_9409, ic_tag_valid_out[1][18], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9411 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[ifu_mem_ctl.scala 689:33] - node _T_9412 = mux(_T_9411, ic_tag_valid_out[1][19], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9413 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[ifu_mem_ctl.scala 689:33] - node _T_9414 = mux(_T_9413, ic_tag_valid_out[1][20], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9415 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[ifu_mem_ctl.scala 689:33] - node _T_9416 = mux(_T_9415, ic_tag_valid_out[1][21], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9417 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[ifu_mem_ctl.scala 689:33] - node _T_9418 = mux(_T_9417, ic_tag_valid_out[1][22], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9419 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[ifu_mem_ctl.scala 689:33] - node _T_9420 = mux(_T_9419, ic_tag_valid_out[1][23], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9421 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[ifu_mem_ctl.scala 689:33] - node _T_9422 = mux(_T_9421, ic_tag_valid_out[1][24], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9423 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[ifu_mem_ctl.scala 689:33] - node _T_9424 = mux(_T_9423, ic_tag_valid_out[1][25], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9425 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[ifu_mem_ctl.scala 689:33] - node _T_9426 = mux(_T_9425, ic_tag_valid_out[1][26], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9427 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[ifu_mem_ctl.scala 689:33] - node _T_9428 = mux(_T_9427, ic_tag_valid_out[1][27], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9429 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[ifu_mem_ctl.scala 689:33] - node _T_9430 = mux(_T_9429, ic_tag_valid_out[1][28], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9431 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[ifu_mem_ctl.scala 689:33] - node _T_9432 = mux(_T_9431, ic_tag_valid_out[1][29], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9433 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[ifu_mem_ctl.scala 689:33] - node _T_9434 = mux(_T_9433, ic_tag_valid_out[1][30], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9435 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[ifu_mem_ctl.scala 689:33] - node _T_9436 = mux(_T_9435, ic_tag_valid_out[1][31], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9437 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[ifu_mem_ctl.scala 689:33] - node _T_9438 = mux(_T_9437, ic_tag_valid_out[1][32], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9439 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[ifu_mem_ctl.scala 689:33] - node _T_9440 = mux(_T_9439, ic_tag_valid_out[1][33], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9441 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[ifu_mem_ctl.scala 689:33] - node _T_9442 = mux(_T_9441, ic_tag_valid_out[1][34], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9443 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[ifu_mem_ctl.scala 689:33] - node _T_9444 = mux(_T_9443, ic_tag_valid_out[1][35], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9445 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[ifu_mem_ctl.scala 689:33] - node _T_9446 = mux(_T_9445, ic_tag_valid_out[1][36], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9447 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[ifu_mem_ctl.scala 689:33] - node _T_9448 = mux(_T_9447, ic_tag_valid_out[1][37], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9449 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[ifu_mem_ctl.scala 689:33] - node _T_9450 = mux(_T_9449, ic_tag_valid_out[1][38], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9451 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[ifu_mem_ctl.scala 689:33] - node _T_9452 = mux(_T_9451, ic_tag_valid_out[1][39], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9453 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[ifu_mem_ctl.scala 689:33] - node _T_9454 = mux(_T_9453, ic_tag_valid_out[1][40], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9455 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[ifu_mem_ctl.scala 689:33] - node _T_9456 = mux(_T_9455, ic_tag_valid_out[1][41], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9457 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[ifu_mem_ctl.scala 689:33] - node _T_9458 = mux(_T_9457, ic_tag_valid_out[1][42], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9459 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[ifu_mem_ctl.scala 689:33] - node _T_9460 = mux(_T_9459, ic_tag_valid_out[1][43], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9461 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[ifu_mem_ctl.scala 689:33] - node _T_9462 = mux(_T_9461, ic_tag_valid_out[1][44], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9463 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[ifu_mem_ctl.scala 689:33] - node _T_9464 = mux(_T_9463, ic_tag_valid_out[1][45], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9465 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[ifu_mem_ctl.scala 689:33] - node _T_9466 = mux(_T_9465, ic_tag_valid_out[1][46], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9467 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[ifu_mem_ctl.scala 689:33] - node _T_9468 = mux(_T_9467, ic_tag_valid_out[1][47], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9469 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[ifu_mem_ctl.scala 689:33] - node _T_9470 = mux(_T_9469, ic_tag_valid_out[1][48], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9471 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[ifu_mem_ctl.scala 689:33] - node _T_9472 = mux(_T_9471, ic_tag_valid_out[1][49], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9473 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[ifu_mem_ctl.scala 689:33] - node _T_9474 = mux(_T_9473, ic_tag_valid_out[1][50], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9475 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[ifu_mem_ctl.scala 689:33] - node _T_9476 = mux(_T_9475, ic_tag_valid_out[1][51], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9477 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[ifu_mem_ctl.scala 689:33] - node _T_9478 = mux(_T_9477, ic_tag_valid_out[1][52], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9479 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[ifu_mem_ctl.scala 689:33] - node _T_9480 = mux(_T_9479, ic_tag_valid_out[1][53], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9481 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[ifu_mem_ctl.scala 689:33] - node _T_9482 = mux(_T_9481, ic_tag_valid_out[1][54], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9483 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[ifu_mem_ctl.scala 689:33] - node _T_9484 = mux(_T_9483, ic_tag_valid_out[1][55], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9485 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[ifu_mem_ctl.scala 689:33] - node _T_9486 = mux(_T_9485, ic_tag_valid_out[1][56], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9487 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[ifu_mem_ctl.scala 689:33] - node _T_9488 = mux(_T_9487, ic_tag_valid_out[1][57], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9489 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[ifu_mem_ctl.scala 689:33] - node _T_9490 = mux(_T_9489, ic_tag_valid_out[1][58], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9491 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[ifu_mem_ctl.scala 689:33] - node _T_9492 = mux(_T_9491, ic_tag_valid_out[1][59], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9493 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[ifu_mem_ctl.scala 689:33] - node _T_9494 = mux(_T_9493, ic_tag_valid_out[1][60], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9495 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[ifu_mem_ctl.scala 689:33] - node _T_9496 = mux(_T_9495, ic_tag_valid_out[1][61], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9497 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[ifu_mem_ctl.scala 689:33] - node _T_9498 = mux(_T_9497, ic_tag_valid_out[1][62], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9499 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[ifu_mem_ctl.scala 689:33] - node _T_9500 = mux(_T_9499, ic_tag_valid_out[1][63], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9501 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[ifu_mem_ctl.scala 689:33] - node _T_9502 = mux(_T_9501, ic_tag_valid_out[1][64], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9503 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[ifu_mem_ctl.scala 689:33] - node _T_9504 = mux(_T_9503, ic_tag_valid_out[1][65], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9505 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[ifu_mem_ctl.scala 689:33] - node _T_9506 = mux(_T_9505, ic_tag_valid_out[1][66], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9507 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[ifu_mem_ctl.scala 689:33] - node _T_9508 = mux(_T_9507, ic_tag_valid_out[1][67], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9509 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[ifu_mem_ctl.scala 689:33] - node _T_9510 = mux(_T_9509, ic_tag_valid_out[1][68], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9511 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[ifu_mem_ctl.scala 689:33] - node _T_9512 = mux(_T_9511, ic_tag_valid_out[1][69], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9513 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[ifu_mem_ctl.scala 689:33] - node _T_9514 = mux(_T_9513, ic_tag_valid_out[1][70], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9515 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[ifu_mem_ctl.scala 689:33] - node _T_9516 = mux(_T_9515, ic_tag_valid_out[1][71], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9517 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[ifu_mem_ctl.scala 689:33] - node _T_9518 = mux(_T_9517, ic_tag_valid_out[1][72], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9519 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[ifu_mem_ctl.scala 689:33] - node _T_9520 = mux(_T_9519, ic_tag_valid_out[1][73], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9521 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[ifu_mem_ctl.scala 689:33] - node _T_9522 = mux(_T_9521, ic_tag_valid_out[1][74], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9523 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[ifu_mem_ctl.scala 689:33] - node _T_9524 = mux(_T_9523, ic_tag_valid_out[1][75], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9525 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[ifu_mem_ctl.scala 689:33] - node _T_9526 = mux(_T_9525, ic_tag_valid_out[1][76], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9527 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[ifu_mem_ctl.scala 689:33] - node _T_9528 = mux(_T_9527, ic_tag_valid_out[1][77], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9529 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[ifu_mem_ctl.scala 689:33] - node _T_9530 = mux(_T_9529, ic_tag_valid_out[1][78], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9531 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[ifu_mem_ctl.scala 689:33] - node _T_9532 = mux(_T_9531, ic_tag_valid_out[1][79], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9533 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[ifu_mem_ctl.scala 689:33] - node _T_9534 = mux(_T_9533, ic_tag_valid_out[1][80], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9535 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[ifu_mem_ctl.scala 689:33] - node _T_9536 = mux(_T_9535, ic_tag_valid_out[1][81], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9537 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[ifu_mem_ctl.scala 689:33] - node _T_9538 = mux(_T_9537, ic_tag_valid_out[1][82], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9539 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[ifu_mem_ctl.scala 689:33] - node _T_9540 = mux(_T_9539, ic_tag_valid_out[1][83], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9541 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[ifu_mem_ctl.scala 689:33] - node _T_9542 = mux(_T_9541, ic_tag_valid_out[1][84], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9543 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[ifu_mem_ctl.scala 689:33] - node _T_9544 = mux(_T_9543, ic_tag_valid_out[1][85], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9545 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[ifu_mem_ctl.scala 689:33] - node _T_9546 = mux(_T_9545, ic_tag_valid_out[1][86], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9547 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[ifu_mem_ctl.scala 689:33] - node _T_9548 = mux(_T_9547, ic_tag_valid_out[1][87], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9549 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[ifu_mem_ctl.scala 689:33] - node _T_9550 = mux(_T_9549, ic_tag_valid_out[1][88], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9551 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[ifu_mem_ctl.scala 689:33] - node _T_9552 = mux(_T_9551, ic_tag_valid_out[1][89], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9553 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[ifu_mem_ctl.scala 689:33] - node _T_9554 = mux(_T_9553, ic_tag_valid_out[1][90], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9555 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[ifu_mem_ctl.scala 689:33] - node _T_9556 = mux(_T_9555, ic_tag_valid_out[1][91], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9557 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[ifu_mem_ctl.scala 689:33] - node _T_9558 = mux(_T_9557, ic_tag_valid_out[1][92], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9559 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[ifu_mem_ctl.scala 689:33] - node _T_9560 = mux(_T_9559, ic_tag_valid_out[1][93], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9561 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[ifu_mem_ctl.scala 689:33] - node _T_9562 = mux(_T_9561, ic_tag_valid_out[1][94], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9563 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[ifu_mem_ctl.scala 689:33] - node _T_9564 = mux(_T_9563, ic_tag_valid_out[1][95], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9565 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[ifu_mem_ctl.scala 689:33] - node _T_9566 = mux(_T_9565, ic_tag_valid_out[1][96], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9567 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[ifu_mem_ctl.scala 689:33] - node _T_9568 = mux(_T_9567, ic_tag_valid_out[1][97], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9569 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[ifu_mem_ctl.scala 689:33] - node _T_9570 = mux(_T_9569, ic_tag_valid_out[1][98], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9571 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[ifu_mem_ctl.scala 689:33] - node _T_9572 = mux(_T_9571, ic_tag_valid_out[1][99], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9573 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[ifu_mem_ctl.scala 689:33] - node _T_9574 = mux(_T_9573, ic_tag_valid_out[1][100], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9575 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[ifu_mem_ctl.scala 689:33] - node _T_9576 = mux(_T_9575, ic_tag_valid_out[1][101], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9577 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[ifu_mem_ctl.scala 689:33] - node _T_9578 = mux(_T_9577, ic_tag_valid_out[1][102], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9579 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[ifu_mem_ctl.scala 689:33] - node _T_9580 = mux(_T_9579, ic_tag_valid_out[1][103], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9581 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[ifu_mem_ctl.scala 689:33] - node _T_9582 = mux(_T_9581, ic_tag_valid_out[1][104], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9583 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[ifu_mem_ctl.scala 689:33] - node _T_9584 = mux(_T_9583, ic_tag_valid_out[1][105], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9585 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[ifu_mem_ctl.scala 689:33] - node _T_9586 = mux(_T_9585, ic_tag_valid_out[1][106], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9587 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[ifu_mem_ctl.scala 689:33] - node _T_9588 = mux(_T_9587, ic_tag_valid_out[1][107], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9589 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[ifu_mem_ctl.scala 689:33] - node _T_9590 = mux(_T_9589, ic_tag_valid_out[1][108], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9591 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[ifu_mem_ctl.scala 689:33] - node _T_9592 = mux(_T_9591, ic_tag_valid_out[1][109], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9593 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[ifu_mem_ctl.scala 689:33] - node _T_9594 = mux(_T_9593, ic_tag_valid_out[1][110], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9595 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[ifu_mem_ctl.scala 689:33] - node _T_9596 = mux(_T_9595, ic_tag_valid_out[1][111], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9597 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[ifu_mem_ctl.scala 689:33] - node _T_9598 = mux(_T_9597, ic_tag_valid_out[1][112], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9599 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[ifu_mem_ctl.scala 689:33] - node _T_9600 = mux(_T_9599, ic_tag_valid_out[1][113], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9601 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[ifu_mem_ctl.scala 689:33] - node _T_9602 = mux(_T_9601, ic_tag_valid_out[1][114], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9603 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[ifu_mem_ctl.scala 689:33] - node _T_9604 = mux(_T_9603, ic_tag_valid_out[1][115], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9605 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[ifu_mem_ctl.scala 689:33] - node _T_9606 = mux(_T_9605, ic_tag_valid_out[1][116], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9607 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[ifu_mem_ctl.scala 689:33] - node _T_9608 = mux(_T_9607, ic_tag_valid_out[1][117], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9609 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[ifu_mem_ctl.scala 689:33] - node _T_9610 = mux(_T_9609, ic_tag_valid_out[1][118], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9611 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[ifu_mem_ctl.scala 689:33] - node _T_9612 = mux(_T_9611, ic_tag_valid_out[1][119], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9613 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[ifu_mem_ctl.scala 689:33] - node _T_9614 = mux(_T_9613, ic_tag_valid_out[1][120], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9615 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[ifu_mem_ctl.scala 689:33] - node _T_9616 = mux(_T_9615, ic_tag_valid_out[1][121], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9617 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[ifu_mem_ctl.scala 689:33] - node _T_9618 = mux(_T_9617, ic_tag_valid_out[1][122], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9619 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[ifu_mem_ctl.scala 689:33] - node _T_9620 = mux(_T_9619, ic_tag_valid_out[1][123], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9621 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[ifu_mem_ctl.scala 689:33] - node _T_9622 = mux(_T_9621, ic_tag_valid_out[1][124], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9623 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[ifu_mem_ctl.scala 689:33] - node _T_9624 = mux(_T_9623, ic_tag_valid_out[1][125], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9625 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[ifu_mem_ctl.scala 689:33] - node _T_9626 = mux(_T_9625, ic_tag_valid_out[1][126], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9627 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[ifu_mem_ctl.scala 689:33] - node _T_9628 = mux(_T_9627, ic_tag_valid_out[1][127], UInt<1>("h00")) @[ifu_mem_ctl.scala 689:10] - node _T_9629 = or(_T_9374, _T_9376) @[ifu_mem_ctl.scala 689:91] - node _T_9630 = or(_T_9629, _T_9378) @[ifu_mem_ctl.scala 689:91] - node _T_9631 = or(_T_9630, _T_9380) @[ifu_mem_ctl.scala 689:91] - node _T_9632 = or(_T_9631, _T_9382) @[ifu_mem_ctl.scala 689:91] - node _T_9633 = or(_T_9632, _T_9384) @[ifu_mem_ctl.scala 689:91] - node _T_9634 = or(_T_9633, _T_9386) @[ifu_mem_ctl.scala 689:91] - node _T_9635 = or(_T_9634, _T_9388) @[ifu_mem_ctl.scala 689:91] - node _T_9636 = or(_T_9635, _T_9390) @[ifu_mem_ctl.scala 689:91] - node _T_9637 = or(_T_9636, _T_9392) @[ifu_mem_ctl.scala 689:91] - node _T_9638 = or(_T_9637, _T_9394) @[ifu_mem_ctl.scala 689:91] - node _T_9639 = or(_T_9638, _T_9396) @[ifu_mem_ctl.scala 689:91] - node _T_9640 = or(_T_9639, _T_9398) @[ifu_mem_ctl.scala 689:91] - node _T_9641 = or(_T_9640, _T_9400) @[ifu_mem_ctl.scala 689:91] - node _T_9642 = or(_T_9641, _T_9402) @[ifu_mem_ctl.scala 689:91] - node _T_9643 = or(_T_9642, _T_9404) @[ifu_mem_ctl.scala 689:91] - node _T_9644 = or(_T_9643, _T_9406) @[ifu_mem_ctl.scala 689:91] - node _T_9645 = or(_T_9644, _T_9408) @[ifu_mem_ctl.scala 689:91] - node _T_9646 = or(_T_9645, _T_9410) @[ifu_mem_ctl.scala 689:91] - node _T_9647 = or(_T_9646, _T_9412) @[ifu_mem_ctl.scala 689:91] - node _T_9648 = or(_T_9647, _T_9414) @[ifu_mem_ctl.scala 689:91] - node _T_9649 = or(_T_9648, _T_9416) @[ifu_mem_ctl.scala 689:91] - node _T_9650 = or(_T_9649, _T_9418) @[ifu_mem_ctl.scala 689:91] - node _T_9651 = or(_T_9650, _T_9420) @[ifu_mem_ctl.scala 689:91] - node _T_9652 = or(_T_9651, _T_9422) @[ifu_mem_ctl.scala 689:91] - node _T_9653 = or(_T_9652, _T_9424) @[ifu_mem_ctl.scala 689:91] - node _T_9654 = or(_T_9653, _T_9426) @[ifu_mem_ctl.scala 689:91] - node _T_9655 = or(_T_9654, _T_9428) @[ifu_mem_ctl.scala 689:91] - node _T_9656 = or(_T_9655, _T_9430) @[ifu_mem_ctl.scala 689:91] - node _T_9657 = or(_T_9656, _T_9432) @[ifu_mem_ctl.scala 689:91] - node _T_9658 = or(_T_9657, _T_9434) @[ifu_mem_ctl.scala 689:91] - node _T_9659 = or(_T_9658, _T_9436) @[ifu_mem_ctl.scala 689:91] - node _T_9660 = or(_T_9659, _T_9438) @[ifu_mem_ctl.scala 689:91] - node _T_9661 = or(_T_9660, _T_9440) @[ifu_mem_ctl.scala 689:91] - node _T_9662 = or(_T_9661, _T_9442) @[ifu_mem_ctl.scala 689:91] - node _T_9663 = or(_T_9662, _T_9444) @[ifu_mem_ctl.scala 689:91] - node _T_9664 = or(_T_9663, _T_9446) @[ifu_mem_ctl.scala 689:91] - node _T_9665 = or(_T_9664, _T_9448) @[ifu_mem_ctl.scala 689:91] - node _T_9666 = or(_T_9665, _T_9450) @[ifu_mem_ctl.scala 689:91] - node _T_9667 = or(_T_9666, _T_9452) @[ifu_mem_ctl.scala 689:91] - node _T_9668 = or(_T_9667, _T_9454) @[ifu_mem_ctl.scala 689:91] - node _T_9669 = or(_T_9668, _T_9456) @[ifu_mem_ctl.scala 689:91] - node _T_9670 = or(_T_9669, _T_9458) @[ifu_mem_ctl.scala 689:91] - node _T_9671 = or(_T_9670, _T_9460) @[ifu_mem_ctl.scala 689:91] - node _T_9672 = or(_T_9671, _T_9462) @[ifu_mem_ctl.scala 689:91] - node _T_9673 = or(_T_9672, _T_9464) @[ifu_mem_ctl.scala 689:91] - node _T_9674 = or(_T_9673, _T_9466) @[ifu_mem_ctl.scala 689:91] - node _T_9675 = or(_T_9674, _T_9468) @[ifu_mem_ctl.scala 689:91] - node _T_9676 = or(_T_9675, _T_9470) @[ifu_mem_ctl.scala 689:91] - node _T_9677 = or(_T_9676, _T_9472) @[ifu_mem_ctl.scala 689:91] - node _T_9678 = or(_T_9677, _T_9474) @[ifu_mem_ctl.scala 689:91] - node _T_9679 = or(_T_9678, _T_9476) @[ifu_mem_ctl.scala 689:91] - node _T_9680 = or(_T_9679, _T_9478) @[ifu_mem_ctl.scala 689:91] - node _T_9681 = or(_T_9680, _T_9480) @[ifu_mem_ctl.scala 689:91] - node _T_9682 = or(_T_9681, _T_9482) @[ifu_mem_ctl.scala 689:91] - node _T_9683 = or(_T_9682, _T_9484) @[ifu_mem_ctl.scala 689:91] - node _T_9684 = or(_T_9683, _T_9486) @[ifu_mem_ctl.scala 689:91] - node _T_9685 = or(_T_9684, _T_9488) @[ifu_mem_ctl.scala 689:91] - node _T_9686 = or(_T_9685, _T_9490) @[ifu_mem_ctl.scala 689:91] - node _T_9687 = or(_T_9686, _T_9492) @[ifu_mem_ctl.scala 689:91] - node _T_9688 = or(_T_9687, _T_9494) @[ifu_mem_ctl.scala 689:91] - node _T_9689 = or(_T_9688, _T_9496) @[ifu_mem_ctl.scala 689:91] - node _T_9690 = or(_T_9689, _T_9498) @[ifu_mem_ctl.scala 689:91] - node _T_9691 = or(_T_9690, _T_9500) @[ifu_mem_ctl.scala 689:91] - node _T_9692 = or(_T_9691, _T_9502) @[ifu_mem_ctl.scala 689:91] - node _T_9693 = or(_T_9692, _T_9504) @[ifu_mem_ctl.scala 689:91] - node _T_9694 = or(_T_9693, _T_9506) @[ifu_mem_ctl.scala 689:91] - node _T_9695 = or(_T_9694, _T_9508) @[ifu_mem_ctl.scala 689:91] - node _T_9696 = or(_T_9695, _T_9510) @[ifu_mem_ctl.scala 689:91] - node _T_9697 = or(_T_9696, _T_9512) @[ifu_mem_ctl.scala 689:91] - node _T_9698 = or(_T_9697, _T_9514) @[ifu_mem_ctl.scala 689:91] - node _T_9699 = or(_T_9698, _T_9516) @[ifu_mem_ctl.scala 689:91] - node _T_9700 = or(_T_9699, _T_9518) @[ifu_mem_ctl.scala 689:91] - node _T_9701 = or(_T_9700, _T_9520) @[ifu_mem_ctl.scala 689:91] - node _T_9702 = or(_T_9701, _T_9522) @[ifu_mem_ctl.scala 689:91] - node _T_9703 = or(_T_9702, _T_9524) @[ifu_mem_ctl.scala 689:91] - node _T_9704 = or(_T_9703, _T_9526) @[ifu_mem_ctl.scala 689:91] - node _T_9705 = or(_T_9704, _T_9528) @[ifu_mem_ctl.scala 689:91] - node _T_9706 = or(_T_9705, _T_9530) @[ifu_mem_ctl.scala 689:91] - node _T_9707 = or(_T_9706, _T_9532) @[ifu_mem_ctl.scala 689:91] - node _T_9708 = or(_T_9707, _T_9534) @[ifu_mem_ctl.scala 689:91] - node _T_9709 = or(_T_9708, _T_9536) @[ifu_mem_ctl.scala 689:91] - node _T_9710 = or(_T_9709, _T_9538) @[ifu_mem_ctl.scala 689:91] - node _T_9711 = or(_T_9710, _T_9540) @[ifu_mem_ctl.scala 689:91] - node _T_9712 = or(_T_9711, _T_9542) @[ifu_mem_ctl.scala 689:91] - node _T_9713 = or(_T_9712, _T_9544) @[ifu_mem_ctl.scala 689:91] - node _T_9714 = or(_T_9713, _T_9546) @[ifu_mem_ctl.scala 689:91] - node _T_9715 = or(_T_9714, _T_9548) @[ifu_mem_ctl.scala 689:91] - node _T_9716 = or(_T_9715, _T_9550) @[ifu_mem_ctl.scala 689:91] - node _T_9717 = or(_T_9716, _T_9552) @[ifu_mem_ctl.scala 689:91] - node _T_9718 = or(_T_9717, _T_9554) @[ifu_mem_ctl.scala 689:91] - node _T_9719 = or(_T_9718, _T_9556) @[ifu_mem_ctl.scala 689:91] - node _T_9720 = or(_T_9719, _T_9558) @[ifu_mem_ctl.scala 689:91] - node _T_9721 = or(_T_9720, _T_9560) @[ifu_mem_ctl.scala 689:91] - node _T_9722 = or(_T_9721, _T_9562) @[ifu_mem_ctl.scala 689:91] - node _T_9723 = or(_T_9722, _T_9564) @[ifu_mem_ctl.scala 689:91] - node _T_9724 = or(_T_9723, _T_9566) @[ifu_mem_ctl.scala 689:91] - node _T_9725 = or(_T_9724, _T_9568) @[ifu_mem_ctl.scala 689:91] - node _T_9726 = or(_T_9725, _T_9570) @[ifu_mem_ctl.scala 689:91] - node _T_9727 = or(_T_9726, _T_9572) @[ifu_mem_ctl.scala 689:91] - node _T_9728 = or(_T_9727, _T_9574) @[ifu_mem_ctl.scala 689:91] - node _T_9729 = or(_T_9728, _T_9576) @[ifu_mem_ctl.scala 689:91] - node _T_9730 = or(_T_9729, _T_9578) @[ifu_mem_ctl.scala 689:91] - node _T_9731 = or(_T_9730, _T_9580) @[ifu_mem_ctl.scala 689:91] - node _T_9732 = or(_T_9731, _T_9582) @[ifu_mem_ctl.scala 689:91] - node _T_9733 = or(_T_9732, _T_9584) @[ifu_mem_ctl.scala 689:91] - node _T_9734 = or(_T_9733, _T_9586) @[ifu_mem_ctl.scala 689:91] - node _T_9735 = or(_T_9734, _T_9588) @[ifu_mem_ctl.scala 689:91] - node _T_9736 = or(_T_9735, _T_9590) @[ifu_mem_ctl.scala 689:91] - node _T_9737 = or(_T_9736, _T_9592) @[ifu_mem_ctl.scala 689:91] - node _T_9738 = or(_T_9737, _T_9594) @[ifu_mem_ctl.scala 689:91] - node _T_9739 = or(_T_9738, _T_9596) @[ifu_mem_ctl.scala 689:91] - node _T_9740 = or(_T_9739, _T_9598) @[ifu_mem_ctl.scala 689:91] - node _T_9741 = or(_T_9740, _T_9600) @[ifu_mem_ctl.scala 689:91] - node _T_9742 = or(_T_9741, _T_9602) @[ifu_mem_ctl.scala 689:91] - node _T_9743 = or(_T_9742, _T_9604) @[ifu_mem_ctl.scala 689:91] - node _T_9744 = or(_T_9743, _T_9606) @[ifu_mem_ctl.scala 689:91] - node _T_9745 = or(_T_9744, _T_9608) @[ifu_mem_ctl.scala 689:91] - node _T_9746 = or(_T_9745, _T_9610) @[ifu_mem_ctl.scala 689:91] - node _T_9747 = or(_T_9746, _T_9612) @[ifu_mem_ctl.scala 689:91] - node _T_9748 = or(_T_9747, _T_9614) @[ifu_mem_ctl.scala 689:91] - node _T_9749 = or(_T_9748, _T_9616) @[ifu_mem_ctl.scala 689:91] - node _T_9750 = or(_T_9749, _T_9618) @[ifu_mem_ctl.scala 689:91] - node _T_9751 = or(_T_9750, _T_9620) @[ifu_mem_ctl.scala 689:91] - node _T_9752 = or(_T_9751, _T_9622) @[ifu_mem_ctl.scala 689:91] - node _T_9753 = or(_T_9752, _T_9624) @[ifu_mem_ctl.scala 689:91] - node _T_9754 = or(_T_9753, _T_9626) @[ifu_mem_ctl.scala 689:91] - node _T_9755 = or(_T_9754, _T_9628) @[ifu_mem_ctl.scala 689:91] + ic_tag_valid_out[1][127] <= _T_8989 @[ifu_mem_ctl.scala 693:41] + node _T_8990 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 697:33] + node _T_8991 = mux(_T_8990, ic_tag_valid_out[0][0], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_8992 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[ifu_mem_ctl.scala 697:33] + node _T_8993 = mux(_T_8992, ic_tag_valid_out[0][1], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_8994 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[ifu_mem_ctl.scala 697:33] + node _T_8995 = mux(_T_8994, ic_tag_valid_out[0][2], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_8996 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[ifu_mem_ctl.scala 697:33] + node _T_8997 = mux(_T_8996, ic_tag_valid_out[0][3], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_8998 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[ifu_mem_ctl.scala 697:33] + node _T_8999 = mux(_T_8998, ic_tag_valid_out[0][4], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9000 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[ifu_mem_ctl.scala 697:33] + node _T_9001 = mux(_T_9000, ic_tag_valid_out[0][5], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9002 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[ifu_mem_ctl.scala 697:33] + node _T_9003 = mux(_T_9002, ic_tag_valid_out[0][6], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9004 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[ifu_mem_ctl.scala 697:33] + node _T_9005 = mux(_T_9004, ic_tag_valid_out[0][7], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9006 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[ifu_mem_ctl.scala 697:33] + node _T_9007 = mux(_T_9006, ic_tag_valid_out[0][8], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9008 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[ifu_mem_ctl.scala 697:33] + node _T_9009 = mux(_T_9008, ic_tag_valid_out[0][9], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9010 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[ifu_mem_ctl.scala 697:33] + node _T_9011 = mux(_T_9010, ic_tag_valid_out[0][10], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9012 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[ifu_mem_ctl.scala 697:33] + node _T_9013 = mux(_T_9012, ic_tag_valid_out[0][11], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9014 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[ifu_mem_ctl.scala 697:33] + node _T_9015 = mux(_T_9014, ic_tag_valid_out[0][12], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9016 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[ifu_mem_ctl.scala 697:33] + node _T_9017 = mux(_T_9016, ic_tag_valid_out[0][13], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9018 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[ifu_mem_ctl.scala 697:33] + node _T_9019 = mux(_T_9018, ic_tag_valid_out[0][14], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9020 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[ifu_mem_ctl.scala 697:33] + node _T_9021 = mux(_T_9020, ic_tag_valid_out[0][15], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9022 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[ifu_mem_ctl.scala 697:33] + node _T_9023 = mux(_T_9022, ic_tag_valid_out[0][16], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9024 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[ifu_mem_ctl.scala 697:33] + node _T_9025 = mux(_T_9024, ic_tag_valid_out[0][17], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9026 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[ifu_mem_ctl.scala 697:33] + node _T_9027 = mux(_T_9026, ic_tag_valid_out[0][18], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9028 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[ifu_mem_ctl.scala 697:33] + node _T_9029 = mux(_T_9028, ic_tag_valid_out[0][19], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9030 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[ifu_mem_ctl.scala 697:33] + node _T_9031 = mux(_T_9030, ic_tag_valid_out[0][20], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9032 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[ifu_mem_ctl.scala 697:33] + node _T_9033 = mux(_T_9032, ic_tag_valid_out[0][21], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9034 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[ifu_mem_ctl.scala 697:33] + node _T_9035 = mux(_T_9034, ic_tag_valid_out[0][22], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9036 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[ifu_mem_ctl.scala 697:33] + node _T_9037 = mux(_T_9036, ic_tag_valid_out[0][23], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9038 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[ifu_mem_ctl.scala 697:33] + node _T_9039 = mux(_T_9038, ic_tag_valid_out[0][24], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9040 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[ifu_mem_ctl.scala 697:33] + node _T_9041 = mux(_T_9040, ic_tag_valid_out[0][25], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9042 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[ifu_mem_ctl.scala 697:33] + node _T_9043 = mux(_T_9042, ic_tag_valid_out[0][26], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9044 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[ifu_mem_ctl.scala 697:33] + node _T_9045 = mux(_T_9044, ic_tag_valid_out[0][27], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9046 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[ifu_mem_ctl.scala 697:33] + node _T_9047 = mux(_T_9046, ic_tag_valid_out[0][28], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9048 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[ifu_mem_ctl.scala 697:33] + node _T_9049 = mux(_T_9048, ic_tag_valid_out[0][29], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9050 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[ifu_mem_ctl.scala 697:33] + node _T_9051 = mux(_T_9050, ic_tag_valid_out[0][30], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9052 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[ifu_mem_ctl.scala 697:33] + node _T_9053 = mux(_T_9052, ic_tag_valid_out[0][31], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9054 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[ifu_mem_ctl.scala 697:33] + node _T_9055 = mux(_T_9054, ic_tag_valid_out[0][32], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9056 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[ifu_mem_ctl.scala 697:33] + node _T_9057 = mux(_T_9056, ic_tag_valid_out[0][33], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9058 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[ifu_mem_ctl.scala 697:33] + node _T_9059 = mux(_T_9058, ic_tag_valid_out[0][34], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9060 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[ifu_mem_ctl.scala 697:33] + node _T_9061 = mux(_T_9060, ic_tag_valid_out[0][35], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9062 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[ifu_mem_ctl.scala 697:33] + node _T_9063 = mux(_T_9062, ic_tag_valid_out[0][36], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9064 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[ifu_mem_ctl.scala 697:33] + node _T_9065 = mux(_T_9064, ic_tag_valid_out[0][37], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9066 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[ifu_mem_ctl.scala 697:33] + node _T_9067 = mux(_T_9066, ic_tag_valid_out[0][38], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9068 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[ifu_mem_ctl.scala 697:33] + node _T_9069 = mux(_T_9068, ic_tag_valid_out[0][39], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9070 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[ifu_mem_ctl.scala 697:33] + node _T_9071 = mux(_T_9070, ic_tag_valid_out[0][40], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9072 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[ifu_mem_ctl.scala 697:33] + node _T_9073 = mux(_T_9072, ic_tag_valid_out[0][41], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9074 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[ifu_mem_ctl.scala 697:33] + node _T_9075 = mux(_T_9074, ic_tag_valid_out[0][42], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9076 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[ifu_mem_ctl.scala 697:33] + node _T_9077 = mux(_T_9076, ic_tag_valid_out[0][43], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9078 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[ifu_mem_ctl.scala 697:33] + node _T_9079 = mux(_T_9078, ic_tag_valid_out[0][44], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9080 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[ifu_mem_ctl.scala 697:33] + node _T_9081 = mux(_T_9080, ic_tag_valid_out[0][45], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9082 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[ifu_mem_ctl.scala 697:33] + node _T_9083 = mux(_T_9082, ic_tag_valid_out[0][46], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9084 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[ifu_mem_ctl.scala 697:33] + node _T_9085 = mux(_T_9084, ic_tag_valid_out[0][47], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9086 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[ifu_mem_ctl.scala 697:33] + node _T_9087 = mux(_T_9086, ic_tag_valid_out[0][48], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9088 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[ifu_mem_ctl.scala 697:33] + node _T_9089 = mux(_T_9088, ic_tag_valid_out[0][49], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9090 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[ifu_mem_ctl.scala 697:33] + node _T_9091 = mux(_T_9090, ic_tag_valid_out[0][50], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9092 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[ifu_mem_ctl.scala 697:33] + node _T_9093 = mux(_T_9092, ic_tag_valid_out[0][51], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9094 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[ifu_mem_ctl.scala 697:33] + node _T_9095 = mux(_T_9094, ic_tag_valid_out[0][52], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9096 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[ifu_mem_ctl.scala 697:33] + node _T_9097 = mux(_T_9096, ic_tag_valid_out[0][53], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9098 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[ifu_mem_ctl.scala 697:33] + node _T_9099 = mux(_T_9098, ic_tag_valid_out[0][54], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9100 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[ifu_mem_ctl.scala 697:33] + node _T_9101 = mux(_T_9100, ic_tag_valid_out[0][55], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9102 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[ifu_mem_ctl.scala 697:33] + node _T_9103 = mux(_T_9102, ic_tag_valid_out[0][56], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9104 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[ifu_mem_ctl.scala 697:33] + node _T_9105 = mux(_T_9104, ic_tag_valid_out[0][57], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9106 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[ifu_mem_ctl.scala 697:33] + node _T_9107 = mux(_T_9106, ic_tag_valid_out[0][58], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9108 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[ifu_mem_ctl.scala 697:33] + node _T_9109 = mux(_T_9108, ic_tag_valid_out[0][59], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9110 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[ifu_mem_ctl.scala 697:33] + node _T_9111 = mux(_T_9110, ic_tag_valid_out[0][60], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9112 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[ifu_mem_ctl.scala 697:33] + node _T_9113 = mux(_T_9112, ic_tag_valid_out[0][61], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9114 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[ifu_mem_ctl.scala 697:33] + node _T_9115 = mux(_T_9114, ic_tag_valid_out[0][62], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9116 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[ifu_mem_ctl.scala 697:33] + node _T_9117 = mux(_T_9116, ic_tag_valid_out[0][63], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9118 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[ifu_mem_ctl.scala 697:33] + node _T_9119 = mux(_T_9118, ic_tag_valid_out[0][64], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9120 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[ifu_mem_ctl.scala 697:33] + node _T_9121 = mux(_T_9120, ic_tag_valid_out[0][65], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9122 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[ifu_mem_ctl.scala 697:33] + node _T_9123 = mux(_T_9122, ic_tag_valid_out[0][66], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9124 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[ifu_mem_ctl.scala 697:33] + node _T_9125 = mux(_T_9124, ic_tag_valid_out[0][67], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9126 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[ifu_mem_ctl.scala 697:33] + node _T_9127 = mux(_T_9126, ic_tag_valid_out[0][68], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9128 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[ifu_mem_ctl.scala 697:33] + node _T_9129 = mux(_T_9128, ic_tag_valid_out[0][69], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9130 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[ifu_mem_ctl.scala 697:33] + node _T_9131 = mux(_T_9130, ic_tag_valid_out[0][70], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9132 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[ifu_mem_ctl.scala 697:33] + node _T_9133 = mux(_T_9132, ic_tag_valid_out[0][71], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9134 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[ifu_mem_ctl.scala 697:33] + node _T_9135 = mux(_T_9134, ic_tag_valid_out[0][72], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9136 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[ifu_mem_ctl.scala 697:33] + node _T_9137 = mux(_T_9136, ic_tag_valid_out[0][73], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9138 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[ifu_mem_ctl.scala 697:33] + node _T_9139 = mux(_T_9138, ic_tag_valid_out[0][74], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9140 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[ifu_mem_ctl.scala 697:33] + node _T_9141 = mux(_T_9140, ic_tag_valid_out[0][75], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9142 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[ifu_mem_ctl.scala 697:33] + node _T_9143 = mux(_T_9142, ic_tag_valid_out[0][76], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9144 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[ifu_mem_ctl.scala 697:33] + node _T_9145 = mux(_T_9144, ic_tag_valid_out[0][77], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9146 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[ifu_mem_ctl.scala 697:33] + node _T_9147 = mux(_T_9146, ic_tag_valid_out[0][78], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9148 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[ifu_mem_ctl.scala 697:33] + node _T_9149 = mux(_T_9148, ic_tag_valid_out[0][79], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9150 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[ifu_mem_ctl.scala 697:33] + node _T_9151 = mux(_T_9150, ic_tag_valid_out[0][80], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9152 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[ifu_mem_ctl.scala 697:33] + node _T_9153 = mux(_T_9152, ic_tag_valid_out[0][81], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9154 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[ifu_mem_ctl.scala 697:33] + node _T_9155 = mux(_T_9154, ic_tag_valid_out[0][82], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9156 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[ifu_mem_ctl.scala 697:33] + node _T_9157 = mux(_T_9156, ic_tag_valid_out[0][83], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9158 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[ifu_mem_ctl.scala 697:33] + node _T_9159 = mux(_T_9158, ic_tag_valid_out[0][84], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9160 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[ifu_mem_ctl.scala 697:33] + node _T_9161 = mux(_T_9160, ic_tag_valid_out[0][85], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9162 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[ifu_mem_ctl.scala 697:33] + node _T_9163 = mux(_T_9162, ic_tag_valid_out[0][86], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9164 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[ifu_mem_ctl.scala 697:33] + node _T_9165 = mux(_T_9164, ic_tag_valid_out[0][87], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9166 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[ifu_mem_ctl.scala 697:33] + node _T_9167 = mux(_T_9166, ic_tag_valid_out[0][88], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9168 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[ifu_mem_ctl.scala 697:33] + node _T_9169 = mux(_T_9168, ic_tag_valid_out[0][89], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9170 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[ifu_mem_ctl.scala 697:33] + node _T_9171 = mux(_T_9170, ic_tag_valid_out[0][90], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9172 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[ifu_mem_ctl.scala 697:33] + node _T_9173 = mux(_T_9172, ic_tag_valid_out[0][91], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9174 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[ifu_mem_ctl.scala 697:33] + node _T_9175 = mux(_T_9174, ic_tag_valid_out[0][92], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9176 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[ifu_mem_ctl.scala 697:33] + node _T_9177 = mux(_T_9176, ic_tag_valid_out[0][93], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9178 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[ifu_mem_ctl.scala 697:33] + node _T_9179 = mux(_T_9178, ic_tag_valid_out[0][94], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9180 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[ifu_mem_ctl.scala 697:33] + node _T_9181 = mux(_T_9180, ic_tag_valid_out[0][95], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9182 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[ifu_mem_ctl.scala 697:33] + node _T_9183 = mux(_T_9182, ic_tag_valid_out[0][96], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9184 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[ifu_mem_ctl.scala 697:33] + node _T_9185 = mux(_T_9184, ic_tag_valid_out[0][97], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9186 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[ifu_mem_ctl.scala 697:33] + node _T_9187 = mux(_T_9186, ic_tag_valid_out[0][98], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9188 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[ifu_mem_ctl.scala 697:33] + node _T_9189 = mux(_T_9188, ic_tag_valid_out[0][99], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9190 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[ifu_mem_ctl.scala 697:33] + node _T_9191 = mux(_T_9190, ic_tag_valid_out[0][100], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9192 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[ifu_mem_ctl.scala 697:33] + node _T_9193 = mux(_T_9192, ic_tag_valid_out[0][101], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9194 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[ifu_mem_ctl.scala 697:33] + node _T_9195 = mux(_T_9194, ic_tag_valid_out[0][102], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9196 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[ifu_mem_ctl.scala 697:33] + node _T_9197 = mux(_T_9196, ic_tag_valid_out[0][103], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9198 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[ifu_mem_ctl.scala 697:33] + node _T_9199 = mux(_T_9198, ic_tag_valid_out[0][104], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9200 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[ifu_mem_ctl.scala 697:33] + node _T_9201 = mux(_T_9200, ic_tag_valid_out[0][105], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9202 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[ifu_mem_ctl.scala 697:33] + node _T_9203 = mux(_T_9202, ic_tag_valid_out[0][106], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9204 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[ifu_mem_ctl.scala 697:33] + node _T_9205 = mux(_T_9204, ic_tag_valid_out[0][107], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9206 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[ifu_mem_ctl.scala 697:33] + node _T_9207 = mux(_T_9206, ic_tag_valid_out[0][108], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9208 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[ifu_mem_ctl.scala 697:33] + node _T_9209 = mux(_T_9208, ic_tag_valid_out[0][109], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9210 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[ifu_mem_ctl.scala 697:33] + node _T_9211 = mux(_T_9210, ic_tag_valid_out[0][110], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9212 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[ifu_mem_ctl.scala 697:33] + node _T_9213 = mux(_T_9212, ic_tag_valid_out[0][111], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9214 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[ifu_mem_ctl.scala 697:33] + node _T_9215 = mux(_T_9214, ic_tag_valid_out[0][112], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9216 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[ifu_mem_ctl.scala 697:33] + node _T_9217 = mux(_T_9216, ic_tag_valid_out[0][113], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9218 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[ifu_mem_ctl.scala 697:33] + node _T_9219 = mux(_T_9218, ic_tag_valid_out[0][114], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9220 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[ifu_mem_ctl.scala 697:33] + node _T_9221 = mux(_T_9220, ic_tag_valid_out[0][115], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9222 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[ifu_mem_ctl.scala 697:33] + node _T_9223 = mux(_T_9222, ic_tag_valid_out[0][116], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9224 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[ifu_mem_ctl.scala 697:33] + node _T_9225 = mux(_T_9224, ic_tag_valid_out[0][117], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9226 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[ifu_mem_ctl.scala 697:33] + node _T_9227 = mux(_T_9226, ic_tag_valid_out[0][118], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9228 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[ifu_mem_ctl.scala 697:33] + node _T_9229 = mux(_T_9228, ic_tag_valid_out[0][119], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9230 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[ifu_mem_ctl.scala 697:33] + node _T_9231 = mux(_T_9230, ic_tag_valid_out[0][120], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9232 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[ifu_mem_ctl.scala 697:33] + node _T_9233 = mux(_T_9232, ic_tag_valid_out[0][121], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9234 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[ifu_mem_ctl.scala 697:33] + node _T_9235 = mux(_T_9234, ic_tag_valid_out[0][122], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9236 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[ifu_mem_ctl.scala 697:33] + node _T_9237 = mux(_T_9236, ic_tag_valid_out[0][123], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9238 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[ifu_mem_ctl.scala 697:33] + node _T_9239 = mux(_T_9238, ic_tag_valid_out[0][124], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9240 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[ifu_mem_ctl.scala 697:33] + node _T_9241 = mux(_T_9240, ic_tag_valid_out[0][125], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9242 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[ifu_mem_ctl.scala 697:33] + node _T_9243 = mux(_T_9242, ic_tag_valid_out[0][126], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9244 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[ifu_mem_ctl.scala 697:33] + node _T_9245 = mux(_T_9244, ic_tag_valid_out[0][127], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9246 = or(_T_8991, _T_8993) @[ifu_mem_ctl.scala 697:91] + node _T_9247 = or(_T_9246, _T_8995) @[ifu_mem_ctl.scala 697:91] + node _T_9248 = or(_T_9247, _T_8997) @[ifu_mem_ctl.scala 697:91] + node _T_9249 = or(_T_9248, _T_8999) @[ifu_mem_ctl.scala 697:91] + node _T_9250 = or(_T_9249, _T_9001) @[ifu_mem_ctl.scala 697:91] + node _T_9251 = or(_T_9250, _T_9003) @[ifu_mem_ctl.scala 697:91] + node _T_9252 = or(_T_9251, _T_9005) @[ifu_mem_ctl.scala 697:91] + node _T_9253 = or(_T_9252, _T_9007) @[ifu_mem_ctl.scala 697:91] + node _T_9254 = or(_T_9253, _T_9009) @[ifu_mem_ctl.scala 697:91] + node _T_9255 = or(_T_9254, _T_9011) @[ifu_mem_ctl.scala 697:91] + node _T_9256 = or(_T_9255, _T_9013) @[ifu_mem_ctl.scala 697:91] + node _T_9257 = or(_T_9256, _T_9015) @[ifu_mem_ctl.scala 697:91] + node _T_9258 = or(_T_9257, _T_9017) @[ifu_mem_ctl.scala 697:91] + node _T_9259 = or(_T_9258, _T_9019) @[ifu_mem_ctl.scala 697:91] + node _T_9260 = or(_T_9259, _T_9021) @[ifu_mem_ctl.scala 697:91] + node _T_9261 = or(_T_9260, _T_9023) @[ifu_mem_ctl.scala 697:91] + node _T_9262 = or(_T_9261, _T_9025) @[ifu_mem_ctl.scala 697:91] + node _T_9263 = or(_T_9262, _T_9027) @[ifu_mem_ctl.scala 697:91] + node _T_9264 = or(_T_9263, _T_9029) @[ifu_mem_ctl.scala 697:91] + node _T_9265 = or(_T_9264, _T_9031) @[ifu_mem_ctl.scala 697:91] + node _T_9266 = or(_T_9265, _T_9033) @[ifu_mem_ctl.scala 697:91] + node _T_9267 = or(_T_9266, _T_9035) @[ifu_mem_ctl.scala 697:91] + node _T_9268 = or(_T_9267, _T_9037) @[ifu_mem_ctl.scala 697:91] + node _T_9269 = or(_T_9268, _T_9039) @[ifu_mem_ctl.scala 697:91] + node _T_9270 = or(_T_9269, _T_9041) @[ifu_mem_ctl.scala 697:91] + node _T_9271 = or(_T_9270, _T_9043) @[ifu_mem_ctl.scala 697:91] + node _T_9272 = or(_T_9271, _T_9045) @[ifu_mem_ctl.scala 697:91] + node _T_9273 = or(_T_9272, _T_9047) @[ifu_mem_ctl.scala 697:91] + node _T_9274 = or(_T_9273, _T_9049) @[ifu_mem_ctl.scala 697:91] + node _T_9275 = or(_T_9274, _T_9051) @[ifu_mem_ctl.scala 697:91] + node _T_9276 = or(_T_9275, _T_9053) @[ifu_mem_ctl.scala 697:91] + node _T_9277 = or(_T_9276, _T_9055) @[ifu_mem_ctl.scala 697:91] + node _T_9278 = or(_T_9277, _T_9057) @[ifu_mem_ctl.scala 697:91] + node _T_9279 = or(_T_9278, _T_9059) @[ifu_mem_ctl.scala 697:91] + node _T_9280 = or(_T_9279, _T_9061) @[ifu_mem_ctl.scala 697:91] + node _T_9281 = or(_T_9280, _T_9063) @[ifu_mem_ctl.scala 697:91] + node _T_9282 = or(_T_9281, _T_9065) @[ifu_mem_ctl.scala 697:91] + node _T_9283 = or(_T_9282, _T_9067) @[ifu_mem_ctl.scala 697:91] + node _T_9284 = or(_T_9283, _T_9069) @[ifu_mem_ctl.scala 697:91] + node _T_9285 = or(_T_9284, _T_9071) @[ifu_mem_ctl.scala 697:91] + node _T_9286 = or(_T_9285, _T_9073) @[ifu_mem_ctl.scala 697:91] + node _T_9287 = or(_T_9286, _T_9075) @[ifu_mem_ctl.scala 697:91] + node _T_9288 = or(_T_9287, _T_9077) @[ifu_mem_ctl.scala 697:91] + node _T_9289 = or(_T_9288, _T_9079) @[ifu_mem_ctl.scala 697:91] + node _T_9290 = or(_T_9289, _T_9081) @[ifu_mem_ctl.scala 697:91] + node _T_9291 = or(_T_9290, _T_9083) @[ifu_mem_ctl.scala 697:91] + node _T_9292 = or(_T_9291, _T_9085) @[ifu_mem_ctl.scala 697:91] + node _T_9293 = or(_T_9292, _T_9087) @[ifu_mem_ctl.scala 697:91] + node _T_9294 = or(_T_9293, _T_9089) @[ifu_mem_ctl.scala 697:91] + node _T_9295 = or(_T_9294, _T_9091) @[ifu_mem_ctl.scala 697:91] + node _T_9296 = or(_T_9295, _T_9093) @[ifu_mem_ctl.scala 697:91] + node _T_9297 = or(_T_9296, _T_9095) @[ifu_mem_ctl.scala 697:91] + node _T_9298 = or(_T_9297, _T_9097) @[ifu_mem_ctl.scala 697:91] + node _T_9299 = or(_T_9298, _T_9099) @[ifu_mem_ctl.scala 697:91] + node _T_9300 = or(_T_9299, _T_9101) @[ifu_mem_ctl.scala 697:91] + node _T_9301 = or(_T_9300, _T_9103) @[ifu_mem_ctl.scala 697:91] + node _T_9302 = or(_T_9301, _T_9105) @[ifu_mem_ctl.scala 697:91] + node _T_9303 = or(_T_9302, _T_9107) @[ifu_mem_ctl.scala 697:91] + node _T_9304 = or(_T_9303, _T_9109) @[ifu_mem_ctl.scala 697:91] + node _T_9305 = or(_T_9304, _T_9111) @[ifu_mem_ctl.scala 697:91] + node _T_9306 = or(_T_9305, _T_9113) @[ifu_mem_ctl.scala 697:91] + node _T_9307 = or(_T_9306, _T_9115) @[ifu_mem_ctl.scala 697:91] + node _T_9308 = or(_T_9307, _T_9117) @[ifu_mem_ctl.scala 697:91] + node _T_9309 = or(_T_9308, _T_9119) @[ifu_mem_ctl.scala 697:91] + node _T_9310 = or(_T_9309, _T_9121) @[ifu_mem_ctl.scala 697:91] + node _T_9311 = or(_T_9310, _T_9123) @[ifu_mem_ctl.scala 697:91] + node _T_9312 = or(_T_9311, _T_9125) @[ifu_mem_ctl.scala 697:91] + node _T_9313 = or(_T_9312, _T_9127) @[ifu_mem_ctl.scala 697:91] + node _T_9314 = or(_T_9313, _T_9129) @[ifu_mem_ctl.scala 697:91] + node _T_9315 = or(_T_9314, _T_9131) @[ifu_mem_ctl.scala 697:91] + node _T_9316 = or(_T_9315, _T_9133) @[ifu_mem_ctl.scala 697:91] + node _T_9317 = or(_T_9316, _T_9135) @[ifu_mem_ctl.scala 697:91] + node _T_9318 = or(_T_9317, _T_9137) @[ifu_mem_ctl.scala 697:91] + node _T_9319 = or(_T_9318, _T_9139) @[ifu_mem_ctl.scala 697:91] + node _T_9320 = or(_T_9319, _T_9141) @[ifu_mem_ctl.scala 697:91] + node _T_9321 = or(_T_9320, _T_9143) @[ifu_mem_ctl.scala 697:91] + node _T_9322 = or(_T_9321, _T_9145) @[ifu_mem_ctl.scala 697:91] + node _T_9323 = or(_T_9322, _T_9147) @[ifu_mem_ctl.scala 697:91] + node _T_9324 = or(_T_9323, _T_9149) @[ifu_mem_ctl.scala 697:91] + node _T_9325 = or(_T_9324, _T_9151) @[ifu_mem_ctl.scala 697:91] + node _T_9326 = or(_T_9325, _T_9153) @[ifu_mem_ctl.scala 697:91] + node _T_9327 = or(_T_9326, _T_9155) @[ifu_mem_ctl.scala 697:91] + node _T_9328 = or(_T_9327, _T_9157) @[ifu_mem_ctl.scala 697:91] + node _T_9329 = or(_T_9328, _T_9159) @[ifu_mem_ctl.scala 697:91] + node _T_9330 = or(_T_9329, _T_9161) @[ifu_mem_ctl.scala 697:91] + node _T_9331 = or(_T_9330, _T_9163) @[ifu_mem_ctl.scala 697:91] + node _T_9332 = or(_T_9331, _T_9165) @[ifu_mem_ctl.scala 697:91] + node _T_9333 = or(_T_9332, _T_9167) @[ifu_mem_ctl.scala 697:91] + node _T_9334 = or(_T_9333, _T_9169) @[ifu_mem_ctl.scala 697:91] + node _T_9335 = or(_T_9334, _T_9171) @[ifu_mem_ctl.scala 697:91] + node _T_9336 = or(_T_9335, _T_9173) @[ifu_mem_ctl.scala 697:91] + node _T_9337 = or(_T_9336, _T_9175) @[ifu_mem_ctl.scala 697:91] + node _T_9338 = or(_T_9337, _T_9177) @[ifu_mem_ctl.scala 697:91] + node _T_9339 = or(_T_9338, _T_9179) @[ifu_mem_ctl.scala 697:91] + node _T_9340 = or(_T_9339, _T_9181) @[ifu_mem_ctl.scala 697:91] + node _T_9341 = or(_T_9340, _T_9183) @[ifu_mem_ctl.scala 697:91] + node _T_9342 = or(_T_9341, _T_9185) @[ifu_mem_ctl.scala 697:91] + node _T_9343 = or(_T_9342, _T_9187) @[ifu_mem_ctl.scala 697:91] + node _T_9344 = or(_T_9343, _T_9189) @[ifu_mem_ctl.scala 697:91] + node _T_9345 = or(_T_9344, _T_9191) @[ifu_mem_ctl.scala 697:91] + node _T_9346 = or(_T_9345, _T_9193) @[ifu_mem_ctl.scala 697:91] + node _T_9347 = or(_T_9346, _T_9195) @[ifu_mem_ctl.scala 697:91] + node _T_9348 = or(_T_9347, _T_9197) @[ifu_mem_ctl.scala 697:91] + node _T_9349 = or(_T_9348, _T_9199) @[ifu_mem_ctl.scala 697:91] + node _T_9350 = or(_T_9349, _T_9201) @[ifu_mem_ctl.scala 697:91] + node _T_9351 = or(_T_9350, _T_9203) @[ifu_mem_ctl.scala 697:91] + node _T_9352 = or(_T_9351, _T_9205) @[ifu_mem_ctl.scala 697:91] + node _T_9353 = or(_T_9352, _T_9207) @[ifu_mem_ctl.scala 697:91] + node _T_9354 = or(_T_9353, _T_9209) @[ifu_mem_ctl.scala 697:91] + node _T_9355 = or(_T_9354, _T_9211) @[ifu_mem_ctl.scala 697:91] + node _T_9356 = or(_T_9355, _T_9213) @[ifu_mem_ctl.scala 697:91] + node _T_9357 = or(_T_9356, _T_9215) @[ifu_mem_ctl.scala 697:91] + node _T_9358 = or(_T_9357, _T_9217) @[ifu_mem_ctl.scala 697:91] + node _T_9359 = or(_T_9358, _T_9219) @[ifu_mem_ctl.scala 697:91] + node _T_9360 = or(_T_9359, _T_9221) @[ifu_mem_ctl.scala 697:91] + node _T_9361 = or(_T_9360, _T_9223) @[ifu_mem_ctl.scala 697:91] + node _T_9362 = or(_T_9361, _T_9225) @[ifu_mem_ctl.scala 697:91] + node _T_9363 = or(_T_9362, _T_9227) @[ifu_mem_ctl.scala 697:91] + node _T_9364 = or(_T_9363, _T_9229) @[ifu_mem_ctl.scala 697:91] + node _T_9365 = or(_T_9364, _T_9231) @[ifu_mem_ctl.scala 697:91] + node _T_9366 = or(_T_9365, _T_9233) @[ifu_mem_ctl.scala 697:91] + node _T_9367 = or(_T_9366, _T_9235) @[ifu_mem_ctl.scala 697:91] + node _T_9368 = or(_T_9367, _T_9237) @[ifu_mem_ctl.scala 697:91] + node _T_9369 = or(_T_9368, _T_9239) @[ifu_mem_ctl.scala 697:91] + node _T_9370 = or(_T_9369, _T_9241) @[ifu_mem_ctl.scala 697:91] + node _T_9371 = or(_T_9370, _T_9243) @[ifu_mem_ctl.scala 697:91] + node _T_9372 = or(_T_9371, _T_9245) @[ifu_mem_ctl.scala 697:91] + node _T_9373 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 697:33] + node _T_9374 = mux(_T_9373, ic_tag_valid_out[1][0], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9375 = eq(ifu_ic_rw_int_addr_ff, UInt<1>("h01")) @[ifu_mem_ctl.scala 697:33] + node _T_9376 = mux(_T_9375, ic_tag_valid_out[1][1], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9377 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h02")) @[ifu_mem_ctl.scala 697:33] + node _T_9378 = mux(_T_9377, ic_tag_valid_out[1][2], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9379 = eq(ifu_ic_rw_int_addr_ff, UInt<2>("h03")) @[ifu_mem_ctl.scala 697:33] + node _T_9380 = mux(_T_9379, ic_tag_valid_out[1][3], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9381 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h04")) @[ifu_mem_ctl.scala 697:33] + node _T_9382 = mux(_T_9381, ic_tag_valid_out[1][4], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9383 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h05")) @[ifu_mem_ctl.scala 697:33] + node _T_9384 = mux(_T_9383, ic_tag_valid_out[1][5], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9385 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h06")) @[ifu_mem_ctl.scala 697:33] + node _T_9386 = mux(_T_9385, ic_tag_valid_out[1][6], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9387 = eq(ifu_ic_rw_int_addr_ff, UInt<3>("h07")) @[ifu_mem_ctl.scala 697:33] + node _T_9388 = mux(_T_9387, ic_tag_valid_out[1][7], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9389 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h08")) @[ifu_mem_ctl.scala 697:33] + node _T_9390 = mux(_T_9389, ic_tag_valid_out[1][8], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9391 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h09")) @[ifu_mem_ctl.scala 697:33] + node _T_9392 = mux(_T_9391, ic_tag_valid_out[1][9], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9393 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0a")) @[ifu_mem_ctl.scala 697:33] + node _T_9394 = mux(_T_9393, ic_tag_valid_out[1][10], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9395 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0b")) @[ifu_mem_ctl.scala 697:33] + node _T_9396 = mux(_T_9395, ic_tag_valid_out[1][11], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9397 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0c")) @[ifu_mem_ctl.scala 697:33] + node _T_9398 = mux(_T_9397, ic_tag_valid_out[1][12], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9399 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0d")) @[ifu_mem_ctl.scala 697:33] + node _T_9400 = mux(_T_9399, ic_tag_valid_out[1][13], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9401 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0e")) @[ifu_mem_ctl.scala 697:33] + node _T_9402 = mux(_T_9401, ic_tag_valid_out[1][14], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9403 = eq(ifu_ic_rw_int_addr_ff, UInt<4>("h0f")) @[ifu_mem_ctl.scala 697:33] + node _T_9404 = mux(_T_9403, ic_tag_valid_out[1][15], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9405 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h010")) @[ifu_mem_ctl.scala 697:33] + node _T_9406 = mux(_T_9405, ic_tag_valid_out[1][16], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9407 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h011")) @[ifu_mem_ctl.scala 697:33] + node _T_9408 = mux(_T_9407, ic_tag_valid_out[1][17], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9409 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h012")) @[ifu_mem_ctl.scala 697:33] + node _T_9410 = mux(_T_9409, ic_tag_valid_out[1][18], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9411 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h013")) @[ifu_mem_ctl.scala 697:33] + node _T_9412 = mux(_T_9411, ic_tag_valid_out[1][19], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9413 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h014")) @[ifu_mem_ctl.scala 697:33] + node _T_9414 = mux(_T_9413, ic_tag_valid_out[1][20], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9415 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h015")) @[ifu_mem_ctl.scala 697:33] + node _T_9416 = mux(_T_9415, ic_tag_valid_out[1][21], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9417 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h016")) @[ifu_mem_ctl.scala 697:33] + node _T_9418 = mux(_T_9417, ic_tag_valid_out[1][22], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9419 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h017")) @[ifu_mem_ctl.scala 697:33] + node _T_9420 = mux(_T_9419, ic_tag_valid_out[1][23], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9421 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h018")) @[ifu_mem_ctl.scala 697:33] + node _T_9422 = mux(_T_9421, ic_tag_valid_out[1][24], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9423 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h019")) @[ifu_mem_ctl.scala 697:33] + node _T_9424 = mux(_T_9423, ic_tag_valid_out[1][25], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9425 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01a")) @[ifu_mem_ctl.scala 697:33] + node _T_9426 = mux(_T_9425, ic_tag_valid_out[1][26], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9427 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01b")) @[ifu_mem_ctl.scala 697:33] + node _T_9428 = mux(_T_9427, ic_tag_valid_out[1][27], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9429 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01c")) @[ifu_mem_ctl.scala 697:33] + node _T_9430 = mux(_T_9429, ic_tag_valid_out[1][28], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9431 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01d")) @[ifu_mem_ctl.scala 697:33] + node _T_9432 = mux(_T_9431, ic_tag_valid_out[1][29], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9433 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01e")) @[ifu_mem_ctl.scala 697:33] + node _T_9434 = mux(_T_9433, ic_tag_valid_out[1][30], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9435 = eq(ifu_ic_rw_int_addr_ff, UInt<5>("h01f")) @[ifu_mem_ctl.scala 697:33] + node _T_9436 = mux(_T_9435, ic_tag_valid_out[1][31], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9437 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h020")) @[ifu_mem_ctl.scala 697:33] + node _T_9438 = mux(_T_9437, ic_tag_valid_out[1][32], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9439 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h021")) @[ifu_mem_ctl.scala 697:33] + node _T_9440 = mux(_T_9439, ic_tag_valid_out[1][33], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9441 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h022")) @[ifu_mem_ctl.scala 697:33] + node _T_9442 = mux(_T_9441, ic_tag_valid_out[1][34], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9443 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h023")) @[ifu_mem_ctl.scala 697:33] + node _T_9444 = mux(_T_9443, ic_tag_valid_out[1][35], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9445 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h024")) @[ifu_mem_ctl.scala 697:33] + node _T_9446 = mux(_T_9445, ic_tag_valid_out[1][36], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9447 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h025")) @[ifu_mem_ctl.scala 697:33] + node _T_9448 = mux(_T_9447, ic_tag_valid_out[1][37], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9449 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h026")) @[ifu_mem_ctl.scala 697:33] + node _T_9450 = mux(_T_9449, ic_tag_valid_out[1][38], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9451 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h027")) @[ifu_mem_ctl.scala 697:33] + node _T_9452 = mux(_T_9451, ic_tag_valid_out[1][39], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9453 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h028")) @[ifu_mem_ctl.scala 697:33] + node _T_9454 = mux(_T_9453, ic_tag_valid_out[1][40], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9455 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h029")) @[ifu_mem_ctl.scala 697:33] + node _T_9456 = mux(_T_9455, ic_tag_valid_out[1][41], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9457 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02a")) @[ifu_mem_ctl.scala 697:33] + node _T_9458 = mux(_T_9457, ic_tag_valid_out[1][42], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9459 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02b")) @[ifu_mem_ctl.scala 697:33] + node _T_9460 = mux(_T_9459, ic_tag_valid_out[1][43], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9461 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02c")) @[ifu_mem_ctl.scala 697:33] + node _T_9462 = mux(_T_9461, ic_tag_valid_out[1][44], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9463 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02d")) @[ifu_mem_ctl.scala 697:33] + node _T_9464 = mux(_T_9463, ic_tag_valid_out[1][45], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9465 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02e")) @[ifu_mem_ctl.scala 697:33] + node _T_9466 = mux(_T_9465, ic_tag_valid_out[1][46], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9467 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h02f")) @[ifu_mem_ctl.scala 697:33] + node _T_9468 = mux(_T_9467, ic_tag_valid_out[1][47], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9469 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h030")) @[ifu_mem_ctl.scala 697:33] + node _T_9470 = mux(_T_9469, ic_tag_valid_out[1][48], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9471 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h031")) @[ifu_mem_ctl.scala 697:33] + node _T_9472 = mux(_T_9471, ic_tag_valid_out[1][49], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9473 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h032")) @[ifu_mem_ctl.scala 697:33] + node _T_9474 = mux(_T_9473, ic_tag_valid_out[1][50], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9475 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h033")) @[ifu_mem_ctl.scala 697:33] + node _T_9476 = mux(_T_9475, ic_tag_valid_out[1][51], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9477 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h034")) @[ifu_mem_ctl.scala 697:33] + node _T_9478 = mux(_T_9477, ic_tag_valid_out[1][52], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9479 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h035")) @[ifu_mem_ctl.scala 697:33] + node _T_9480 = mux(_T_9479, ic_tag_valid_out[1][53], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9481 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h036")) @[ifu_mem_ctl.scala 697:33] + node _T_9482 = mux(_T_9481, ic_tag_valid_out[1][54], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9483 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h037")) @[ifu_mem_ctl.scala 697:33] + node _T_9484 = mux(_T_9483, ic_tag_valid_out[1][55], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9485 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h038")) @[ifu_mem_ctl.scala 697:33] + node _T_9486 = mux(_T_9485, ic_tag_valid_out[1][56], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9487 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h039")) @[ifu_mem_ctl.scala 697:33] + node _T_9488 = mux(_T_9487, ic_tag_valid_out[1][57], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9489 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03a")) @[ifu_mem_ctl.scala 697:33] + node _T_9490 = mux(_T_9489, ic_tag_valid_out[1][58], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9491 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03b")) @[ifu_mem_ctl.scala 697:33] + node _T_9492 = mux(_T_9491, ic_tag_valid_out[1][59], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9493 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03c")) @[ifu_mem_ctl.scala 697:33] + node _T_9494 = mux(_T_9493, ic_tag_valid_out[1][60], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9495 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03d")) @[ifu_mem_ctl.scala 697:33] + node _T_9496 = mux(_T_9495, ic_tag_valid_out[1][61], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9497 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03e")) @[ifu_mem_ctl.scala 697:33] + node _T_9498 = mux(_T_9497, ic_tag_valid_out[1][62], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9499 = eq(ifu_ic_rw_int_addr_ff, UInt<6>("h03f")) @[ifu_mem_ctl.scala 697:33] + node _T_9500 = mux(_T_9499, ic_tag_valid_out[1][63], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9501 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h040")) @[ifu_mem_ctl.scala 697:33] + node _T_9502 = mux(_T_9501, ic_tag_valid_out[1][64], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9503 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h041")) @[ifu_mem_ctl.scala 697:33] + node _T_9504 = mux(_T_9503, ic_tag_valid_out[1][65], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9505 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h042")) @[ifu_mem_ctl.scala 697:33] + node _T_9506 = mux(_T_9505, ic_tag_valid_out[1][66], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9507 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h043")) @[ifu_mem_ctl.scala 697:33] + node _T_9508 = mux(_T_9507, ic_tag_valid_out[1][67], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9509 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h044")) @[ifu_mem_ctl.scala 697:33] + node _T_9510 = mux(_T_9509, ic_tag_valid_out[1][68], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9511 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h045")) @[ifu_mem_ctl.scala 697:33] + node _T_9512 = mux(_T_9511, ic_tag_valid_out[1][69], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9513 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h046")) @[ifu_mem_ctl.scala 697:33] + node _T_9514 = mux(_T_9513, ic_tag_valid_out[1][70], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9515 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h047")) @[ifu_mem_ctl.scala 697:33] + node _T_9516 = mux(_T_9515, ic_tag_valid_out[1][71], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9517 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h048")) @[ifu_mem_ctl.scala 697:33] + node _T_9518 = mux(_T_9517, ic_tag_valid_out[1][72], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9519 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h049")) @[ifu_mem_ctl.scala 697:33] + node _T_9520 = mux(_T_9519, ic_tag_valid_out[1][73], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9521 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04a")) @[ifu_mem_ctl.scala 697:33] + node _T_9522 = mux(_T_9521, ic_tag_valid_out[1][74], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9523 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04b")) @[ifu_mem_ctl.scala 697:33] + node _T_9524 = mux(_T_9523, ic_tag_valid_out[1][75], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9525 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04c")) @[ifu_mem_ctl.scala 697:33] + node _T_9526 = mux(_T_9525, ic_tag_valid_out[1][76], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9527 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04d")) @[ifu_mem_ctl.scala 697:33] + node _T_9528 = mux(_T_9527, ic_tag_valid_out[1][77], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9529 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04e")) @[ifu_mem_ctl.scala 697:33] + node _T_9530 = mux(_T_9529, ic_tag_valid_out[1][78], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9531 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h04f")) @[ifu_mem_ctl.scala 697:33] + node _T_9532 = mux(_T_9531, ic_tag_valid_out[1][79], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9533 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h050")) @[ifu_mem_ctl.scala 697:33] + node _T_9534 = mux(_T_9533, ic_tag_valid_out[1][80], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9535 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h051")) @[ifu_mem_ctl.scala 697:33] + node _T_9536 = mux(_T_9535, ic_tag_valid_out[1][81], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9537 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h052")) @[ifu_mem_ctl.scala 697:33] + node _T_9538 = mux(_T_9537, ic_tag_valid_out[1][82], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9539 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h053")) @[ifu_mem_ctl.scala 697:33] + node _T_9540 = mux(_T_9539, ic_tag_valid_out[1][83], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9541 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h054")) @[ifu_mem_ctl.scala 697:33] + node _T_9542 = mux(_T_9541, ic_tag_valid_out[1][84], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9543 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h055")) @[ifu_mem_ctl.scala 697:33] + node _T_9544 = mux(_T_9543, ic_tag_valid_out[1][85], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9545 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h056")) @[ifu_mem_ctl.scala 697:33] + node _T_9546 = mux(_T_9545, ic_tag_valid_out[1][86], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9547 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h057")) @[ifu_mem_ctl.scala 697:33] + node _T_9548 = mux(_T_9547, ic_tag_valid_out[1][87], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9549 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h058")) @[ifu_mem_ctl.scala 697:33] + node _T_9550 = mux(_T_9549, ic_tag_valid_out[1][88], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9551 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h059")) @[ifu_mem_ctl.scala 697:33] + node _T_9552 = mux(_T_9551, ic_tag_valid_out[1][89], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9553 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05a")) @[ifu_mem_ctl.scala 697:33] + node _T_9554 = mux(_T_9553, ic_tag_valid_out[1][90], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9555 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05b")) @[ifu_mem_ctl.scala 697:33] + node _T_9556 = mux(_T_9555, ic_tag_valid_out[1][91], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9557 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05c")) @[ifu_mem_ctl.scala 697:33] + node _T_9558 = mux(_T_9557, ic_tag_valid_out[1][92], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9559 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05d")) @[ifu_mem_ctl.scala 697:33] + node _T_9560 = mux(_T_9559, ic_tag_valid_out[1][93], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9561 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05e")) @[ifu_mem_ctl.scala 697:33] + node _T_9562 = mux(_T_9561, ic_tag_valid_out[1][94], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9563 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h05f")) @[ifu_mem_ctl.scala 697:33] + node _T_9564 = mux(_T_9563, ic_tag_valid_out[1][95], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9565 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h060")) @[ifu_mem_ctl.scala 697:33] + node _T_9566 = mux(_T_9565, ic_tag_valid_out[1][96], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9567 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h061")) @[ifu_mem_ctl.scala 697:33] + node _T_9568 = mux(_T_9567, ic_tag_valid_out[1][97], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9569 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h062")) @[ifu_mem_ctl.scala 697:33] + node _T_9570 = mux(_T_9569, ic_tag_valid_out[1][98], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9571 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h063")) @[ifu_mem_ctl.scala 697:33] + node _T_9572 = mux(_T_9571, ic_tag_valid_out[1][99], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9573 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h064")) @[ifu_mem_ctl.scala 697:33] + node _T_9574 = mux(_T_9573, ic_tag_valid_out[1][100], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9575 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h065")) @[ifu_mem_ctl.scala 697:33] + node _T_9576 = mux(_T_9575, ic_tag_valid_out[1][101], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9577 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h066")) @[ifu_mem_ctl.scala 697:33] + node _T_9578 = mux(_T_9577, ic_tag_valid_out[1][102], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9579 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h067")) @[ifu_mem_ctl.scala 697:33] + node _T_9580 = mux(_T_9579, ic_tag_valid_out[1][103], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9581 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h068")) @[ifu_mem_ctl.scala 697:33] + node _T_9582 = mux(_T_9581, ic_tag_valid_out[1][104], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9583 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h069")) @[ifu_mem_ctl.scala 697:33] + node _T_9584 = mux(_T_9583, ic_tag_valid_out[1][105], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9585 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06a")) @[ifu_mem_ctl.scala 697:33] + node _T_9586 = mux(_T_9585, ic_tag_valid_out[1][106], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9587 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06b")) @[ifu_mem_ctl.scala 697:33] + node _T_9588 = mux(_T_9587, ic_tag_valid_out[1][107], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9589 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06c")) @[ifu_mem_ctl.scala 697:33] + node _T_9590 = mux(_T_9589, ic_tag_valid_out[1][108], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9591 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06d")) @[ifu_mem_ctl.scala 697:33] + node _T_9592 = mux(_T_9591, ic_tag_valid_out[1][109], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9593 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06e")) @[ifu_mem_ctl.scala 697:33] + node _T_9594 = mux(_T_9593, ic_tag_valid_out[1][110], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9595 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h06f")) @[ifu_mem_ctl.scala 697:33] + node _T_9596 = mux(_T_9595, ic_tag_valid_out[1][111], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9597 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h070")) @[ifu_mem_ctl.scala 697:33] + node _T_9598 = mux(_T_9597, ic_tag_valid_out[1][112], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9599 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h071")) @[ifu_mem_ctl.scala 697:33] + node _T_9600 = mux(_T_9599, ic_tag_valid_out[1][113], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9601 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h072")) @[ifu_mem_ctl.scala 697:33] + node _T_9602 = mux(_T_9601, ic_tag_valid_out[1][114], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9603 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h073")) @[ifu_mem_ctl.scala 697:33] + node _T_9604 = mux(_T_9603, ic_tag_valid_out[1][115], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9605 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h074")) @[ifu_mem_ctl.scala 697:33] + node _T_9606 = mux(_T_9605, ic_tag_valid_out[1][116], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9607 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h075")) @[ifu_mem_ctl.scala 697:33] + node _T_9608 = mux(_T_9607, ic_tag_valid_out[1][117], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9609 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h076")) @[ifu_mem_ctl.scala 697:33] + node _T_9610 = mux(_T_9609, ic_tag_valid_out[1][118], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9611 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h077")) @[ifu_mem_ctl.scala 697:33] + node _T_9612 = mux(_T_9611, ic_tag_valid_out[1][119], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9613 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h078")) @[ifu_mem_ctl.scala 697:33] + node _T_9614 = mux(_T_9613, ic_tag_valid_out[1][120], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9615 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h079")) @[ifu_mem_ctl.scala 697:33] + node _T_9616 = mux(_T_9615, ic_tag_valid_out[1][121], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9617 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07a")) @[ifu_mem_ctl.scala 697:33] + node _T_9618 = mux(_T_9617, ic_tag_valid_out[1][122], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9619 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07b")) @[ifu_mem_ctl.scala 697:33] + node _T_9620 = mux(_T_9619, ic_tag_valid_out[1][123], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9621 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07c")) @[ifu_mem_ctl.scala 697:33] + node _T_9622 = mux(_T_9621, ic_tag_valid_out[1][124], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9623 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07d")) @[ifu_mem_ctl.scala 697:33] + node _T_9624 = mux(_T_9623, ic_tag_valid_out[1][125], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9625 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07e")) @[ifu_mem_ctl.scala 697:33] + node _T_9626 = mux(_T_9625, ic_tag_valid_out[1][126], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9627 = eq(ifu_ic_rw_int_addr_ff, UInt<7>("h07f")) @[ifu_mem_ctl.scala 697:33] + node _T_9628 = mux(_T_9627, ic_tag_valid_out[1][127], UInt<1>("h00")) @[ifu_mem_ctl.scala 697:10] + node _T_9629 = or(_T_9374, _T_9376) @[ifu_mem_ctl.scala 697:91] + node _T_9630 = or(_T_9629, _T_9378) @[ifu_mem_ctl.scala 697:91] + node _T_9631 = or(_T_9630, _T_9380) @[ifu_mem_ctl.scala 697:91] + node _T_9632 = or(_T_9631, _T_9382) @[ifu_mem_ctl.scala 697:91] + node _T_9633 = or(_T_9632, _T_9384) @[ifu_mem_ctl.scala 697:91] + node _T_9634 = or(_T_9633, _T_9386) @[ifu_mem_ctl.scala 697:91] + node _T_9635 = or(_T_9634, _T_9388) @[ifu_mem_ctl.scala 697:91] + node _T_9636 = or(_T_9635, _T_9390) @[ifu_mem_ctl.scala 697:91] + node _T_9637 = or(_T_9636, _T_9392) @[ifu_mem_ctl.scala 697:91] + node _T_9638 = or(_T_9637, _T_9394) @[ifu_mem_ctl.scala 697:91] + node _T_9639 = or(_T_9638, _T_9396) @[ifu_mem_ctl.scala 697:91] + node _T_9640 = or(_T_9639, _T_9398) @[ifu_mem_ctl.scala 697:91] + node _T_9641 = or(_T_9640, _T_9400) @[ifu_mem_ctl.scala 697:91] + node _T_9642 = or(_T_9641, _T_9402) @[ifu_mem_ctl.scala 697:91] + node _T_9643 = or(_T_9642, _T_9404) @[ifu_mem_ctl.scala 697:91] + node _T_9644 = or(_T_9643, _T_9406) @[ifu_mem_ctl.scala 697:91] + node _T_9645 = or(_T_9644, _T_9408) @[ifu_mem_ctl.scala 697:91] + node _T_9646 = or(_T_9645, _T_9410) @[ifu_mem_ctl.scala 697:91] + node _T_9647 = or(_T_9646, _T_9412) @[ifu_mem_ctl.scala 697:91] + node _T_9648 = or(_T_9647, _T_9414) @[ifu_mem_ctl.scala 697:91] + node _T_9649 = or(_T_9648, _T_9416) @[ifu_mem_ctl.scala 697:91] + node _T_9650 = or(_T_9649, _T_9418) @[ifu_mem_ctl.scala 697:91] + node _T_9651 = or(_T_9650, _T_9420) @[ifu_mem_ctl.scala 697:91] + node _T_9652 = or(_T_9651, _T_9422) @[ifu_mem_ctl.scala 697:91] + node _T_9653 = or(_T_9652, _T_9424) @[ifu_mem_ctl.scala 697:91] + node _T_9654 = or(_T_9653, _T_9426) @[ifu_mem_ctl.scala 697:91] + node _T_9655 = or(_T_9654, _T_9428) @[ifu_mem_ctl.scala 697:91] + node _T_9656 = or(_T_9655, _T_9430) @[ifu_mem_ctl.scala 697:91] + node _T_9657 = or(_T_9656, _T_9432) @[ifu_mem_ctl.scala 697:91] + node _T_9658 = or(_T_9657, _T_9434) @[ifu_mem_ctl.scala 697:91] + node _T_9659 = or(_T_9658, _T_9436) @[ifu_mem_ctl.scala 697:91] + node _T_9660 = or(_T_9659, _T_9438) @[ifu_mem_ctl.scala 697:91] + node _T_9661 = or(_T_9660, _T_9440) @[ifu_mem_ctl.scala 697:91] + node _T_9662 = or(_T_9661, _T_9442) @[ifu_mem_ctl.scala 697:91] + node _T_9663 = or(_T_9662, _T_9444) @[ifu_mem_ctl.scala 697:91] + node _T_9664 = or(_T_9663, _T_9446) @[ifu_mem_ctl.scala 697:91] + node _T_9665 = or(_T_9664, _T_9448) @[ifu_mem_ctl.scala 697:91] + node _T_9666 = or(_T_9665, _T_9450) @[ifu_mem_ctl.scala 697:91] + node _T_9667 = or(_T_9666, _T_9452) @[ifu_mem_ctl.scala 697:91] + node _T_9668 = or(_T_9667, _T_9454) @[ifu_mem_ctl.scala 697:91] + node _T_9669 = or(_T_9668, _T_9456) @[ifu_mem_ctl.scala 697:91] + node _T_9670 = or(_T_9669, _T_9458) @[ifu_mem_ctl.scala 697:91] + node _T_9671 = or(_T_9670, _T_9460) @[ifu_mem_ctl.scala 697:91] + node _T_9672 = or(_T_9671, _T_9462) @[ifu_mem_ctl.scala 697:91] + node _T_9673 = or(_T_9672, _T_9464) @[ifu_mem_ctl.scala 697:91] + node _T_9674 = or(_T_9673, _T_9466) @[ifu_mem_ctl.scala 697:91] + node _T_9675 = or(_T_9674, _T_9468) @[ifu_mem_ctl.scala 697:91] + node _T_9676 = or(_T_9675, _T_9470) @[ifu_mem_ctl.scala 697:91] + node _T_9677 = or(_T_9676, _T_9472) @[ifu_mem_ctl.scala 697:91] + node _T_9678 = or(_T_9677, _T_9474) @[ifu_mem_ctl.scala 697:91] + node _T_9679 = or(_T_9678, _T_9476) @[ifu_mem_ctl.scala 697:91] + node _T_9680 = or(_T_9679, _T_9478) @[ifu_mem_ctl.scala 697:91] + node _T_9681 = or(_T_9680, _T_9480) @[ifu_mem_ctl.scala 697:91] + node _T_9682 = or(_T_9681, _T_9482) @[ifu_mem_ctl.scala 697:91] + node _T_9683 = or(_T_9682, _T_9484) @[ifu_mem_ctl.scala 697:91] + node _T_9684 = or(_T_9683, _T_9486) @[ifu_mem_ctl.scala 697:91] + node _T_9685 = or(_T_9684, _T_9488) @[ifu_mem_ctl.scala 697:91] + node _T_9686 = or(_T_9685, _T_9490) @[ifu_mem_ctl.scala 697:91] + node _T_9687 = or(_T_9686, _T_9492) @[ifu_mem_ctl.scala 697:91] + node _T_9688 = or(_T_9687, _T_9494) @[ifu_mem_ctl.scala 697:91] + node _T_9689 = or(_T_9688, _T_9496) @[ifu_mem_ctl.scala 697:91] + node _T_9690 = or(_T_9689, _T_9498) @[ifu_mem_ctl.scala 697:91] + node _T_9691 = or(_T_9690, _T_9500) @[ifu_mem_ctl.scala 697:91] + node _T_9692 = or(_T_9691, _T_9502) @[ifu_mem_ctl.scala 697:91] + node _T_9693 = or(_T_9692, _T_9504) @[ifu_mem_ctl.scala 697:91] + node _T_9694 = or(_T_9693, _T_9506) @[ifu_mem_ctl.scala 697:91] + node _T_9695 = or(_T_9694, _T_9508) @[ifu_mem_ctl.scala 697:91] + node _T_9696 = or(_T_9695, _T_9510) @[ifu_mem_ctl.scala 697:91] + node _T_9697 = or(_T_9696, _T_9512) @[ifu_mem_ctl.scala 697:91] + node _T_9698 = or(_T_9697, _T_9514) @[ifu_mem_ctl.scala 697:91] + node _T_9699 = or(_T_9698, _T_9516) @[ifu_mem_ctl.scala 697:91] + node _T_9700 = or(_T_9699, _T_9518) @[ifu_mem_ctl.scala 697:91] + node _T_9701 = or(_T_9700, _T_9520) @[ifu_mem_ctl.scala 697:91] + node _T_9702 = or(_T_9701, _T_9522) @[ifu_mem_ctl.scala 697:91] + node _T_9703 = or(_T_9702, _T_9524) @[ifu_mem_ctl.scala 697:91] + node _T_9704 = or(_T_9703, _T_9526) @[ifu_mem_ctl.scala 697:91] + node _T_9705 = or(_T_9704, _T_9528) @[ifu_mem_ctl.scala 697:91] + node _T_9706 = or(_T_9705, _T_9530) @[ifu_mem_ctl.scala 697:91] + node _T_9707 = or(_T_9706, _T_9532) @[ifu_mem_ctl.scala 697:91] + node _T_9708 = or(_T_9707, _T_9534) @[ifu_mem_ctl.scala 697:91] + node _T_9709 = or(_T_9708, _T_9536) @[ifu_mem_ctl.scala 697:91] + node _T_9710 = or(_T_9709, _T_9538) @[ifu_mem_ctl.scala 697:91] + node _T_9711 = or(_T_9710, _T_9540) @[ifu_mem_ctl.scala 697:91] + node _T_9712 = or(_T_9711, _T_9542) @[ifu_mem_ctl.scala 697:91] + node _T_9713 = or(_T_9712, _T_9544) @[ifu_mem_ctl.scala 697:91] + node _T_9714 = or(_T_9713, _T_9546) @[ifu_mem_ctl.scala 697:91] + node _T_9715 = or(_T_9714, _T_9548) @[ifu_mem_ctl.scala 697:91] + node _T_9716 = or(_T_9715, _T_9550) @[ifu_mem_ctl.scala 697:91] + node _T_9717 = or(_T_9716, _T_9552) @[ifu_mem_ctl.scala 697:91] + node _T_9718 = or(_T_9717, _T_9554) @[ifu_mem_ctl.scala 697:91] + node _T_9719 = or(_T_9718, _T_9556) @[ifu_mem_ctl.scala 697:91] + node _T_9720 = or(_T_9719, _T_9558) @[ifu_mem_ctl.scala 697:91] + node _T_9721 = or(_T_9720, _T_9560) @[ifu_mem_ctl.scala 697:91] + node _T_9722 = or(_T_9721, _T_9562) @[ifu_mem_ctl.scala 697:91] + node _T_9723 = or(_T_9722, _T_9564) @[ifu_mem_ctl.scala 697:91] + node _T_9724 = or(_T_9723, _T_9566) @[ifu_mem_ctl.scala 697:91] + node _T_9725 = or(_T_9724, _T_9568) @[ifu_mem_ctl.scala 697:91] + node _T_9726 = or(_T_9725, _T_9570) @[ifu_mem_ctl.scala 697:91] + node _T_9727 = or(_T_9726, _T_9572) @[ifu_mem_ctl.scala 697:91] + node _T_9728 = or(_T_9727, _T_9574) @[ifu_mem_ctl.scala 697:91] + node _T_9729 = or(_T_9728, _T_9576) @[ifu_mem_ctl.scala 697:91] + node _T_9730 = or(_T_9729, _T_9578) @[ifu_mem_ctl.scala 697:91] + node _T_9731 = or(_T_9730, _T_9580) @[ifu_mem_ctl.scala 697:91] + node _T_9732 = or(_T_9731, _T_9582) @[ifu_mem_ctl.scala 697:91] + node _T_9733 = or(_T_9732, _T_9584) @[ifu_mem_ctl.scala 697:91] + node _T_9734 = or(_T_9733, _T_9586) @[ifu_mem_ctl.scala 697:91] + node _T_9735 = or(_T_9734, _T_9588) @[ifu_mem_ctl.scala 697:91] + node _T_9736 = or(_T_9735, _T_9590) @[ifu_mem_ctl.scala 697:91] + node _T_9737 = or(_T_9736, _T_9592) @[ifu_mem_ctl.scala 697:91] + node _T_9738 = or(_T_9737, _T_9594) @[ifu_mem_ctl.scala 697:91] + node _T_9739 = or(_T_9738, _T_9596) @[ifu_mem_ctl.scala 697:91] + node _T_9740 = or(_T_9739, _T_9598) @[ifu_mem_ctl.scala 697:91] + node _T_9741 = or(_T_9740, _T_9600) @[ifu_mem_ctl.scala 697:91] + node _T_9742 = or(_T_9741, _T_9602) @[ifu_mem_ctl.scala 697:91] + node _T_9743 = or(_T_9742, _T_9604) @[ifu_mem_ctl.scala 697:91] + node _T_9744 = or(_T_9743, _T_9606) @[ifu_mem_ctl.scala 697:91] + node _T_9745 = or(_T_9744, _T_9608) @[ifu_mem_ctl.scala 697:91] + node _T_9746 = or(_T_9745, _T_9610) @[ifu_mem_ctl.scala 697:91] + node _T_9747 = or(_T_9746, _T_9612) @[ifu_mem_ctl.scala 697:91] + node _T_9748 = or(_T_9747, _T_9614) @[ifu_mem_ctl.scala 697:91] + node _T_9749 = or(_T_9748, _T_9616) @[ifu_mem_ctl.scala 697:91] + node _T_9750 = or(_T_9749, _T_9618) @[ifu_mem_ctl.scala 697:91] + node _T_9751 = or(_T_9750, _T_9620) @[ifu_mem_ctl.scala 697:91] + node _T_9752 = or(_T_9751, _T_9622) @[ifu_mem_ctl.scala 697:91] + node _T_9753 = or(_T_9752, _T_9624) @[ifu_mem_ctl.scala 697:91] + node _T_9754 = or(_T_9753, _T_9626) @[ifu_mem_ctl.scala 697:91] + node _T_9755 = or(_T_9754, _T_9628) @[ifu_mem_ctl.scala 697:91] node ic_tag_valid_unq = cat(_T_9755, _T_9372) @[Cat.scala 29:58] wire way_status_hit_new : UInt<1> way_status_hit_new <= UInt<1>("h00") - node _T_9756 = eq(way_status_mb_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 714:33] - node _T_9757 = bits(tagv_mb_ff, 0, 0) @[ifu_mem_ctl.scala 714:63] - node _T_9758 = and(_T_9756, _T_9757) @[ifu_mem_ctl.scala 714:51] - node _T_9759 = bits(tagv_mb_ff, 1, 1) @[ifu_mem_ctl.scala 714:79] - node _T_9760 = and(_T_9758, _T_9759) @[ifu_mem_ctl.scala 714:67] - node _T_9761 = bits(tagv_mb_ff, 0, 0) @[ifu_mem_ctl.scala 714:97] - node _T_9762 = eq(_T_9761, UInt<1>("h00")) @[ifu_mem_ctl.scala 714:86] - node _T_9763 = or(_T_9760, _T_9762) @[ifu_mem_ctl.scala 714:84] - replace_way_mb_any[0] <= _T_9763 @[ifu_mem_ctl.scala 714:29] - node _T_9764 = bits(tagv_mb_ff, 0, 0) @[ifu_mem_ctl.scala 715:62] - node _T_9765 = and(way_status_mb_ff, _T_9764) @[ifu_mem_ctl.scala 715:50] - node _T_9766 = bits(tagv_mb_ff, 1, 1) @[ifu_mem_ctl.scala 715:78] - node _T_9767 = and(_T_9765, _T_9766) @[ifu_mem_ctl.scala 715:66] - node _T_9768 = bits(tagv_mb_ff, 1, 1) @[ifu_mem_ctl.scala 715:96] - node _T_9769 = eq(_T_9768, UInt<1>("h00")) @[ifu_mem_ctl.scala 715:85] - node _T_9770 = bits(tagv_mb_ff, 0, 0) @[ifu_mem_ctl.scala 715:112] - node _T_9771 = and(_T_9769, _T_9770) @[ifu_mem_ctl.scala 715:100] - node _T_9772 = or(_T_9767, _T_9771) @[ifu_mem_ctl.scala 715:83] - replace_way_mb_any[1] <= _T_9772 @[ifu_mem_ctl.scala 715:29] - node _T_9773 = bits(io.ic.rd_hit, 0, 0) @[ifu_mem_ctl.scala 716:41] - way_status_hit_new <= _T_9773 @[ifu_mem_ctl.scala 716:26] - way_status_rep_new <= replace_way_mb_any[0] @[ifu_mem_ctl.scala 717:26] - node _T_9774 = and(bus_ifu_wr_en_ff_q, last_beat) @[ifu_mem_ctl.scala 719:47] - node _T_9775 = bits(_T_9774, 0, 0) @[ifu_mem_ctl.scala 719:60] - node _T_9776 = mux(_T_9775, way_status_rep_new, way_status_hit_new) @[ifu_mem_ctl.scala 719:26] - way_status_new <= _T_9776 @[ifu_mem_ctl.scala 719:20] - node _T_9777 = and(bus_ifu_wr_en_ff_q, last_beat) @[ifu_mem_ctl.scala 720:45] - node _T_9778 = or(_T_9777, ic_act_hit_f) @[ifu_mem_ctl.scala 720:58] - way_status_wr_en <= _T_9778 @[ifu_mem_ctl.scala 720:22] - node _T_9779 = and(bus_ifu_wr_en_ff_q, replace_way_mb_any[0]) @[ifu_mem_ctl.scala 721:74] - node bus_wren_0 = and(_T_9779, miss_pending) @[ifu_mem_ctl.scala 721:98] - node _T_9780 = and(bus_ifu_wr_en_ff_q, replace_way_mb_any[1]) @[ifu_mem_ctl.scala 721:74] - node bus_wren_1 = and(_T_9780, miss_pending) @[ifu_mem_ctl.scala 721:98] - node _T_9781 = and(bus_ifu_wr_en_ff_wo_err, replace_way_mb_any[0]) @[ifu_mem_ctl.scala 723:84] - node _T_9782 = and(_T_9781, miss_pending) @[ifu_mem_ctl.scala 723:108] - node bus_wren_last_0 = and(_T_9782, bus_last_data_beat) @[ifu_mem_ctl.scala 723:123] - node _T_9783 = and(bus_ifu_wr_en_ff_wo_err, replace_way_mb_any[1]) @[ifu_mem_ctl.scala 723:84] - node _T_9784 = and(_T_9783, miss_pending) @[ifu_mem_ctl.scala 723:108] - node bus_wren_last_1 = and(_T_9784, bus_last_data_beat) @[ifu_mem_ctl.scala 723:123] - node wren_reset_miss_0 = and(replace_way_mb_any[0], reset_tag_valid_for_miss) @[ifu_mem_ctl.scala 724:84] - node wren_reset_miss_1 = and(replace_way_mb_any[1], reset_tag_valid_for_miss) @[ifu_mem_ctl.scala 724:84] - node _T_9785 = or(bus_wren_last_0, wren_reset_miss_0) @[ifu_mem_ctl.scala 725:73] - node _T_9786 = or(bus_wren_last_1, wren_reset_miss_1) @[ifu_mem_ctl.scala 725:73] + node _T_9756 = eq(way_status_mb_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 721:33] + node _T_9757 = bits(tagv_mb_ff, 0, 0) @[ifu_mem_ctl.scala 721:63] + node _T_9758 = and(_T_9756, _T_9757) @[ifu_mem_ctl.scala 721:51] + node _T_9759 = bits(tagv_mb_ff, 1, 1) @[ifu_mem_ctl.scala 721:79] + node _T_9760 = and(_T_9758, _T_9759) @[ifu_mem_ctl.scala 721:67] + node _T_9761 = bits(tagv_mb_ff, 0, 0) @[ifu_mem_ctl.scala 721:97] + node _T_9762 = eq(_T_9761, UInt<1>("h00")) @[ifu_mem_ctl.scala 721:86] + node _T_9763 = or(_T_9760, _T_9762) @[ifu_mem_ctl.scala 721:84] + replace_way_mb_any[0] <= _T_9763 @[ifu_mem_ctl.scala 721:29] + node _T_9764 = bits(tagv_mb_ff, 0, 0) @[ifu_mem_ctl.scala 722:62] + node _T_9765 = and(way_status_mb_ff, _T_9764) @[ifu_mem_ctl.scala 722:50] + node _T_9766 = bits(tagv_mb_ff, 1, 1) @[ifu_mem_ctl.scala 722:78] + node _T_9767 = and(_T_9765, _T_9766) @[ifu_mem_ctl.scala 722:66] + node _T_9768 = bits(tagv_mb_ff, 1, 1) @[ifu_mem_ctl.scala 722:96] + node _T_9769 = eq(_T_9768, UInt<1>("h00")) @[ifu_mem_ctl.scala 722:85] + node _T_9770 = bits(tagv_mb_ff, 0, 0) @[ifu_mem_ctl.scala 722:112] + node _T_9771 = and(_T_9769, _T_9770) @[ifu_mem_ctl.scala 722:100] + node _T_9772 = or(_T_9767, _T_9771) @[ifu_mem_ctl.scala 722:83] + replace_way_mb_any[1] <= _T_9772 @[ifu_mem_ctl.scala 722:29] + node _T_9773 = bits(io.ic.rd_hit, 0, 0) @[ifu_mem_ctl.scala 723:41] + way_status_hit_new <= _T_9773 @[ifu_mem_ctl.scala 723:26] + way_status_rep_new <= replace_way_mb_any[0] @[ifu_mem_ctl.scala 724:26] + node _T_9774 = and(bus_ifu_wr_en_ff_q, last_beat) @[ifu_mem_ctl.scala 726:47] + node _T_9775 = bits(_T_9774, 0, 0) @[ifu_mem_ctl.scala 726:60] + node _T_9776 = mux(_T_9775, way_status_rep_new, way_status_hit_new) @[ifu_mem_ctl.scala 726:26] + way_status_new <= _T_9776 @[ifu_mem_ctl.scala 726:20] + node _T_9777 = and(bus_ifu_wr_en_ff_q, last_beat) @[ifu_mem_ctl.scala 727:45] + node _T_9778 = or(_T_9777, ic_act_hit_f) @[ifu_mem_ctl.scala 727:58] + way_status_wr_en <= _T_9778 @[ifu_mem_ctl.scala 727:22] + node _T_9779 = and(bus_ifu_wr_en_ff_q, replace_way_mb_any[0]) @[ifu_mem_ctl.scala 728:74] + node bus_wren_0 = and(_T_9779, miss_pending) @[ifu_mem_ctl.scala 728:98] + node _T_9780 = and(bus_ifu_wr_en_ff_q, replace_way_mb_any[1]) @[ifu_mem_ctl.scala 728:74] + node bus_wren_1 = and(_T_9780, miss_pending) @[ifu_mem_ctl.scala 728:98] + node _T_9781 = and(bus_ifu_wr_en_ff_wo_err, replace_way_mb_any[0]) @[ifu_mem_ctl.scala 730:84] + node _T_9782 = and(_T_9781, miss_pending) @[ifu_mem_ctl.scala 730:108] + node bus_wren_last_0 = and(_T_9782, bus_last_data_beat) @[ifu_mem_ctl.scala 730:123] + node _T_9783 = and(bus_ifu_wr_en_ff_wo_err, replace_way_mb_any[1]) @[ifu_mem_ctl.scala 730:84] + node _T_9784 = and(_T_9783, miss_pending) @[ifu_mem_ctl.scala 730:108] + node bus_wren_last_1 = and(_T_9784, bus_last_data_beat) @[ifu_mem_ctl.scala 730:123] + node wren_reset_miss_0 = and(replace_way_mb_any[0], reset_tag_valid_for_miss) @[ifu_mem_ctl.scala 731:84] + node wren_reset_miss_1 = and(replace_way_mb_any[1], reset_tag_valid_for_miss) @[ifu_mem_ctl.scala 731:84] + node _T_9785 = or(bus_wren_last_0, wren_reset_miss_0) @[ifu_mem_ctl.scala 732:73] + node _T_9786 = or(bus_wren_last_1, wren_reset_miss_1) @[ifu_mem_ctl.scala 732:73] node _T_9787 = cat(_T_9786, _T_9785) @[Cat.scala 29:58] - ifu_tag_wren <= _T_9787 @[ifu_mem_ctl.scala 725:18] + ifu_tag_wren <= _T_9787 @[ifu_mem_ctl.scala 732:18] node _T_9788 = cat(bus_wren_1, bus_wren_0) @[Cat.scala 29:58] - bus_ic_wr_en <= _T_9788 @[ifu_mem_ctl.scala 727:16] - node _T_9789 = eq(fetch_uncacheable_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 741:63] - node _T_9790 = and(_T_9789, ifc_fetch_req_f) @[ifu_mem_ctl.scala 741:85] + bus_ic_wr_en <= _T_9788 @[ifu_mem_ctl.scala 734:16] + node _T_9789 = eq(fetch_uncacheable_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 748:63] + node _T_9790 = and(_T_9789, ifc_fetch_req_f) @[ifu_mem_ctl.scala 748:85] node _T_9791 = bits(_T_9790, 0, 0) @[Bitwise.scala 72:15] node _T_9792 = mux(_T_9791, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_9793 = and(ic_tag_valid_unq, _T_9792) @[ifu_mem_ctl.scala 741:39] - io.ic.tag_valid <= _T_9793 @[ifu_mem_ctl.scala 741:19] + node _T_9793 = and(ic_tag_valid_unq, _T_9792) @[ifu_mem_ctl.scala 748:39] + io.ic.tag_valid <= _T_9793 @[ifu_mem_ctl.scala 748:19] wire ic_debug_way_ff : UInt<2> ic_debug_way_ff <= UInt<1>("h00") node _T_9794 = bits(ic_debug_rd_en_ff, 0, 0) @[Bitwise.scala 72:15] node _T_9795 = mux(_T_9794, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_9796 = and(ic_debug_way_ff, _T_9795) @[ifu_mem_ctl.scala 744:67] - node _T_9797 = and(ic_tag_valid_unq, _T_9796) @[ifu_mem_ctl.scala 744:48] - node _T_9798 = orr(_T_9797) @[ifu_mem_ctl.scala 744:115] - ic_debug_tag_val_rd_out <= _T_9798 @[ifu_mem_ctl.scala 744:27] - reg _T_9799 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 746:70] - _T_9799 <= ic_act_miss_f @[ifu_mem_ctl.scala 746:70] - io.dec_mem_ctrl.ifu_pmu_ic_miss <= _T_9799 @[ifu_mem_ctl.scala 746:35] - reg _T_9800 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 747:69] - _T_9800 <= ic_act_hit_f @[ifu_mem_ctl.scala 747:69] - io.dec_mem_ctrl.ifu_pmu_ic_hit <= _T_9800 @[ifu_mem_ctl.scala 747:34] - reg _T_9801 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 748:72] - _T_9801 <= ifc_bus_acc_fault_f @[ifu_mem_ctl.scala 748:72] - io.dec_mem_ctrl.ifu_pmu_bus_error <= _T_9801 @[ifu_mem_ctl.scala 748:37] - node _T_9802 = eq(ifu_bus_arready_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 749:93] - node _T_9803 = and(ifu_bus_arvalid_ff, _T_9802) @[ifu_mem_ctl.scala 749:91] - node _T_9804 = and(_T_9803, miss_pending) @[ifu_mem_ctl.scala 749:113] - reg _T_9805 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 749:71] - _T_9805 <= _T_9804 @[ifu_mem_ctl.scala 749:71] - io.dec_mem_ctrl.ifu_pmu_bus_busy <= _T_9805 @[ifu_mem_ctl.scala 749:36] - reg _T_9806 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 750:71] - _T_9806 <= bus_cmd_sent @[ifu_mem_ctl.scala 750:71] - io.dec_mem_ctrl.ifu_pmu_bus_trxn <= _T_9806 @[ifu_mem_ctl.scala 750:36] - io.ic.debug_addr <= io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics @[ifu_mem_ctl.scala 753:20] - node _T_9807 = bits(io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics, 16, 16) @[ifu_mem_ctl.scala 754:79] - io.ic.debug_tag_array <= _T_9807 @[ifu_mem_ctl.scala 754:25] - io.ic.debug_rd_en <= io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_rd_valid @[ifu_mem_ctl.scala 755:21] - io.ic.debug_wr_en <= io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_wr_valid @[ifu_mem_ctl.scala 756:21] - node _T_9808 = bits(io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics, 15, 14) @[ifu_mem_ctl.scala 757:77] - node _T_9809 = eq(_T_9808, UInt<2>("h03")) @[ifu_mem_ctl.scala 757:84] - node _T_9810 = bits(io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics, 15, 14) @[ifu_mem_ctl.scala 757:143] - node _T_9811 = eq(_T_9810, UInt<2>("h02")) @[ifu_mem_ctl.scala 757:150] - node _T_9812 = bits(io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics, 15, 14) @[ifu_mem_ctl.scala 758:56] - node _T_9813 = eq(_T_9812, UInt<1>("h01")) @[ifu_mem_ctl.scala 758:63] - node _T_9814 = bits(io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics, 15, 14) @[ifu_mem_ctl.scala 758:122] - node _T_9815 = eq(_T_9814, UInt<1>("h00")) @[ifu_mem_ctl.scala 758:129] + node _T_9796 = and(ic_debug_way_ff, _T_9795) @[ifu_mem_ctl.scala 751:67] + node _T_9797 = and(ic_tag_valid_unq, _T_9796) @[ifu_mem_ctl.scala 751:48] + node _T_9798 = orr(_T_9797) @[ifu_mem_ctl.scala 751:115] + ic_debug_tag_val_rd_out <= _T_9798 @[ifu_mem_ctl.scala 751:27] + reg _T_9799 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 753:70] + _T_9799 <= ic_act_miss_f @[ifu_mem_ctl.scala 753:70] + io.dec_mem_ctrl.ifu_pmu_ic_miss <= _T_9799 @[ifu_mem_ctl.scala 753:35] + reg _T_9800 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 754:69] + _T_9800 <= ic_act_hit_f @[ifu_mem_ctl.scala 754:69] + io.dec_mem_ctrl.ifu_pmu_ic_hit <= _T_9800 @[ifu_mem_ctl.scala 754:34] + reg _T_9801 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 755:72] + _T_9801 <= ifc_bus_acc_fault_f @[ifu_mem_ctl.scala 755:72] + io.dec_mem_ctrl.ifu_pmu_bus_error <= _T_9801 @[ifu_mem_ctl.scala 755:37] + node _T_9802 = eq(ifu_bus_arready_ff, UInt<1>("h00")) @[ifu_mem_ctl.scala 756:93] + node _T_9803 = and(ifu_bus_arvalid_ff, _T_9802) @[ifu_mem_ctl.scala 756:91] + node _T_9804 = and(_T_9803, miss_pending) @[ifu_mem_ctl.scala 756:113] + reg _T_9805 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 756:71] + _T_9805 <= _T_9804 @[ifu_mem_ctl.scala 756:71] + io.dec_mem_ctrl.ifu_pmu_bus_busy <= _T_9805 @[ifu_mem_ctl.scala 756:36] + reg _T_9806 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 757:71] + _T_9806 <= bus_cmd_sent @[ifu_mem_ctl.scala 757:71] + io.dec_mem_ctrl.ifu_pmu_bus_trxn <= _T_9806 @[ifu_mem_ctl.scala 757:36] + io.ic.debug_addr <= io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics @[ifu_mem_ctl.scala 760:20] + node _T_9807 = bits(io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics, 16, 16) @[ifu_mem_ctl.scala 761:79] + io.ic.debug_tag_array <= _T_9807 @[ifu_mem_ctl.scala 761:25] + io.ic.debug_rd_en <= io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_rd_valid @[ifu_mem_ctl.scala 762:21] + io.ic.debug_wr_en <= io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_wr_valid @[ifu_mem_ctl.scala 763:21] + node _T_9808 = bits(io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics, 15, 14) @[ifu_mem_ctl.scala 764:77] + node _T_9809 = eq(_T_9808, UInt<2>("h03")) @[ifu_mem_ctl.scala 764:84] + node _T_9810 = bits(io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics, 15, 14) @[ifu_mem_ctl.scala 764:143] + node _T_9811 = eq(_T_9810, UInt<2>("h02")) @[ifu_mem_ctl.scala 764:150] + node _T_9812 = bits(io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics, 15, 14) @[ifu_mem_ctl.scala 765:56] + node _T_9813 = eq(_T_9812, UInt<1>("h01")) @[ifu_mem_ctl.scala 765:63] + node _T_9814 = bits(io.dec_mem_ctrl.dec_tlu_ic_diag_pkt.icache_dicawics, 15, 14) @[ifu_mem_ctl.scala 765:122] + node _T_9815 = eq(_T_9814, UInt<1>("h00")) @[ifu_mem_ctl.scala 765:129] node _T_9816 = cat(_T_9813, _T_9815) @[Cat.scala 29:58] node _T_9817 = cat(_T_9809, _T_9811) @[Cat.scala 29:58] node _T_9818 = cat(_T_9817, _T_9816) @[Cat.scala 29:58] - io.ic.debug_way <= _T_9818 @[ifu_mem_ctl.scala 757:19] - node _T_9819 = and(io.ic.debug_wr_en, io.ic.debug_tag_array) @[ifu_mem_ctl.scala 759:65] + io.ic.debug_way <= _T_9818 @[ifu_mem_ctl.scala 764:19] + node _T_9819 = and(io.ic.debug_wr_en, io.ic.debug_tag_array) @[ifu_mem_ctl.scala 766:65] node _T_9820 = bits(_T_9819, 0, 0) @[Bitwise.scala 72:15] node _T_9821 = mux(_T_9820, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_9822 = and(_T_9821, io.ic.debug_way) @[ifu_mem_ctl.scala 759:90] - ic_debug_tag_wr_en <= _T_9822 @[ifu_mem_ctl.scala 759:22] - node ic_debug_ict_array_sel_in = and(io.ic.debug_rd_en, io.ic.debug_tag_array) @[ifu_mem_ctl.scala 760:53] - reg _T_9823 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 761:53] - _T_9823 <= io.ic.debug_way @[ifu_mem_ctl.scala 761:53] - ic_debug_way_ff <= _T_9823 @[ifu_mem_ctl.scala 761:19] - reg _T_9824 : UInt<1>, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 762:63] - _T_9824 <= ic_debug_ict_array_sel_in @[ifu_mem_ctl.scala 762:63] - ic_debug_ict_array_sel_ff <= _T_9824 @[ifu_mem_ctl.scala 762:29] - reg _T_9825 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 763:54] - _T_9825 <= io.ic.debug_rd_en @[ifu_mem_ctl.scala 763:54] - ic_debug_rd_en_ff <= _T_9825 @[ifu_mem_ctl.scala 763:21] - reg _T_9826 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 764:79] - _T_9826 <= ic_debug_rd_en_ff @[ifu_mem_ctl.scala 764:79] - io.dec_mem_ctrl.ifu_ic_debug_rd_data_valid <= _T_9826 @[ifu_mem_ctl.scala 764:46] + node _T_9822 = and(_T_9821, io.ic.debug_way) @[ifu_mem_ctl.scala 766:90] + ic_debug_tag_wr_en <= _T_9822 @[ifu_mem_ctl.scala 766:22] + node ic_debug_ict_array_sel_in = and(io.ic.debug_rd_en, io.ic.debug_tag_array) @[ifu_mem_ctl.scala 767:53] + reg _T_9823 : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 768:53] + _T_9823 <= io.ic.debug_way @[ifu_mem_ctl.scala 768:53] + ic_debug_way_ff <= _T_9823 @[ifu_mem_ctl.scala 768:19] + reg _T_9824 : UInt<1>, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 769:63] + _T_9824 <= ic_debug_ict_array_sel_in @[ifu_mem_ctl.scala 769:63] + ic_debug_ict_array_sel_ff <= _T_9824 @[ifu_mem_ctl.scala 769:29] + reg _T_9825 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 770:54] + _T_9825 <= io.ic.debug_rd_en @[ifu_mem_ctl.scala 770:54] + ic_debug_rd_en_ff <= _T_9825 @[ifu_mem_ctl.scala 770:21] + reg _T_9826 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 771:79] + _T_9826 <= ic_debug_rd_en_ff @[ifu_mem_ctl.scala 771:79] + io.dec_mem_ctrl.ifu_ic_debug_rd_data_valid <= _T_9826 @[ifu_mem_ctl.scala 771:46] node _T_9827 = cat(UInt<1>("h00"), UInt<1>("h00")) @[Cat.scala 29:58] node _T_9828 = cat(UInt<1>("h00"), UInt<1>("h00")) @[Cat.scala 29:58] node _T_9829 = cat(_T_9828, _T_9827) @[Cat.scala 29:58] @@ -15747,65 +15747,65 @@ circuit quasar_wrapper : node _T_9831 = cat(UInt<1>("h01"), UInt<1>("h01")) @[Cat.scala 29:58] node _T_9832 = cat(_T_9831, _T_9830) @[Cat.scala 29:58] node _T_9833 = cat(_T_9832, _T_9829) @[Cat.scala 29:58] - node _T_9834 = orr(_T_9833) @[ifu_mem_ctl.scala 765:215] - node _T_9835 = eq(_T_9834, UInt<1>("h00")) @[ifu_mem_ctl.scala 765:29] + node _T_9834 = orr(_T_9833) @[ifu_mem_ctl.scala 773:215] + node _T_9835 = eq(_T_9834, UInt<1>("h00")) @[ifu_mem_ctl.scala 773:29] node _T_9836 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_9837 = or(_T_9836, UInt<31>("h07fffffff")) @[ifu_mem_ctl.scala 766:65] - node _T_9838 = or(UInt<1>("h00"), UInt<31>("h07fffffff")) @[ifu_mem_ctl.scala 766:129] - node _T_9839 = eq(_T_9837, _T_9838) @[ifu_mem_ctl.scala 766:96] - node _T_9840 = and(UInt<1>("h01"), _T_9839) @[ifu_mem_ctl.scala 766:30] - node _T_9841 = or(_T_9835, _T_9840) @[ifu_mem_ctl.scala 765:219] + node _T_9837 = or(_T_9836, UInt<31>("h07fffffff")) @[ifu_mem_ctl.scala 774:65] + node _T_9838 = or(UInt<1>("h00"), UInt<31>("h07fffffff")) @[ifu_mem_ctl.scala 774:129] + node _T_9839 = eq(_T_9837, _T_9838) @[ifu_mem_ctl.scala 774:96] + node _T_9840 = and(UInt<1>("h01"), _T_9839) @[ifu_mem_ctl.scala 774:30] + node _T_9841 = or(_T_9835, _T_9840) @[ifu_mem_ctl.scala 773:219] node _T_9842 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_9843 = or(_T_9842, UInt<30>("h03fffffff")) @[ifu_mem_ctl.scala 767:65] - node _T_9844 = or(UInt<32>("h0c0000000"), UInt<30>("h03fffffff")) @[ifu_mem_ctl.scala 767:129] - node _T_9845 = eq(_T_9843, _T_9844) @[ifu_mem_ctl.scala 767:96] - node _T_9846 = and(UInt<1>("h01"), _T_9845) @[ifu_mem_ctl.scala 767:30] - node _T_9847 = or(_T_9841, _T_9846) @[ifu_mem_ctl.scala 766:162] + node _T_9843 = or(_T_9842, UInt<30>("h03fffffff")) @[ifu_mem_ctl.scala 775:65] + node _T_9844 = or(UInt<32>("h0c0000000"), UInt<30>("h03fffffff")) @[ifu_mem_ctl.scala 775:129] + node _T_9845 = eq(_T_9843, _T_9844) @[ifu_mem_ctl.scala 775:96] + node _T_9846 = and(UInt<1>("h01"), _T_9845) @[ifu_mem_ctl.scala 775:30] + node _T_9847 = or(_T_9841, _T_9846) @[ifu_mem_ctl.scala 774:162] node _T_9848 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_9849 = or(_T_9848, UInt<29>("h01fffffff")) @[ifu_mem_ctl.scala 768:65] - node _T_9850 = or(UInt<32>("h0a0000000"), UInt<29>("h01fffffff")) @[ifu_mem_ctl.scala 768:129] - node _T_9851 = eq(_T_9849, _T_9850) @[ifu_mem_ctl.scala 768:96] - node _T_9852 = and(UInt<1>("h01"), _T_9851) @[ifu_mem_ctl.scala 768:30] - node _T_9853 = or(_T_9847, _T_9852) @[ifu_mem_ctl.scala 767:162] + node _T_9849 = or(_T_9848, UInt<29>("h01fffffff")) @[ifu_mem_ctl.scala 776:65] + node _T_9850 = or(UInt<32>("h0a0000000"), UInt<29>("h01fffffff")) @[ifu_mem_ctl.scala 776:129] + node _T_9851 = eq(_T_9849, _T_9850) @[ifu_mem_ctl.scala 776:96] + node _T_9852 = and(UInt<1>("h01"), _T_9851) @[ifu_mem_ctl.scala 776:30] + node _T_9853 = or(_T_9847, _T_9852) @[ifu_mem_ctl.scala 775:162] node _T_9854 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_9855 = or(_T_9854, UInt<28>("h0fffffff")) @[ifu_mem_ctl.scala 769:65] - node _T_9856 = or(UInt<32>("h080000000"), UInt<28>("h0fffffff")) @[ifu_mem_ctl.scala 769:129] - node _T_9857 = eq(_T_9855, _T_9856) @[ifu_mem_ctl.scala 769:96] - node _T_9858 = and(UInt<1>("h01"), _T_9857) @[ifu_mem_ctl.scala 769:30] - node _T_9859 = or(_T_9853, _T_9858) @[ifu_mem_ctl.scala 768:162] + node _T_9855 = or(_T_9854, UInt<28>("h0fffffff")) @[ifu_mem_ctl.scala 777:65] + node _T_9856 = or(UInt<32>("h080000000"), UInt<28>("h0fffffff")) @[ifu_mem_ctl.scala 777:129] + node _T_9857 = eq(_T_9855, _T_9856) @[ifu_mem_ctl.scala 777:96] + node _T_9858 = and(UInt<1>("h01"), _T_9857) @[ifu_mem_ctl.scala 777:30] + node _T_9859 = or(_T_9853, _T_9858) @[ifu_mem_ctl.scala 776:162] node _T_9860 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_9861 = or(_T_9860, UInt<32>("h0ffffffff")) @[ifu_mem_ctl.scala 770:65] - node _T_9862 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[ifu_mem_ctl.scala 770:129] - node _T_9863 = eq(_T_9861, _T_9862) @[ifu_mem_ctl.scala 770:96] - node _T_9864 = and(UInt<1>("h00"), _T_9863) @[ifu_mem_ctl.scala 770:30] - node _T_9865 = or(_T_9859, _T_9864) @[ifu_mem_ctl.scala 769:162] + node _T_9861 = or(_T_9860, UInt<32>("h0ffffffff")) @[ifu_mem_ctl.scala 778:65] + node _T_9862 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[ifu_mem_ctl.scala 778:129] + node _T_9863 = eq(_T_9861, _T_9862) @[ifu_mem_ctl.scala 778:96] + node _T_9864 = and(UInt<1>("h00"), _T_9863) @[ifu_mem_ctl.scala 778:30] + node _T_9865 = or(_T_9859, _T_9864) @[ifu_mem_ctl.scala 777:162] node _T_9866 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_9867 = or(_T_9866, UInt<32>("h0ffffffff")) @[ifu_mem_ctl.scala 771:65] - node _T_9868 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[ifu_mem_ctl.scala 771:129] - node _T_9869 = eq(_T_9867, _T_9868) @[ifu_mem_ctl.scala 771:96] - node _T_9870 = and(UInt<1>("h00"), _T_9869) @[ifu_mem_ctl.scala 771:30] - node _T_9871 = or(_T_9865, _T_9870) @[ifu_mem_ctl.scala 770:162] + node _T_9867 = or(_T_9866, UInt<32>("h0ffffffff")) @[ifu_mem_ctl.scala 779:65] + node _T_9868 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[ifu_mem_ctl.scala 779:129] + node _T_9869 = eq(_T_9867, _T_9868) @[ifu_mem_ctl.scala 779:96] + node _T_9870 = and(UInt<1>("h00"), _T_9869) @[ifu_mem_ctl.scala 779:30] + node _T_9871 = or(_T_9865, _T_9870) @[ifu_mem_ctl.scala 778:162] node _T_9872 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_9873 = or(_T_9872, UInt<32>("h0ffffffff")) @[ifu_mem_ctl.scala 772:65] - node _T_9874 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[ifu_mem_ctl.scala 772:129] - node _T_9875 = eq(_T_9873, _T_9874) @[ifu_mem_ctl.scala 772:96] - node _T_9876 = and(UInt<1>("h00"), _T_9875) @[ifu_mem_ctl.scala 772:30] - node _T_9877 = or(_T_9871, _T_9876) @[ifu_mem_ctl.scala 771:162] + node _T_9873 = or(_T_9872, UInt<32>("h0ffffffff")) @[ifu_mem_ctl.scala 780:65] + node _T_9874 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[ifu_mem_ctl.scala 780:129] + node _T_9875 = eq(_T_9873, _T_9874) @[ifu_mem_ctl.scala 780:96] + node _T_9876 = and(UInt<1>("h00"), _T_9875) @[ifu_mem_ctl.scala 780:30] + node _T_9877 = or(_T_9871, _T_9876) @[ifu_mem_ctl.scala 779:162] node _T_9878 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_9879 = or(_T_9878, UInt<32>("h0ffffffff")) @[ifu_mem_ctl.scala 773:65] - node _T_9880 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[ifu_mem_ctl.scala 773:129] - node _T_9881 = eq(_T_9879, _T_9880) @[ifu_mem_ctl.scala 773:96] - node _T_9882 = and(UInt<1>("h00"), _T_9881) @[ifu_mem_ctl.scala 773:30] - node ifc_region_acc_okay = or(_T_9877, _T_9882) @[ifu_mem_ctl.scala 772:162] - node _T_9883 = eq(io.ifc_iccm_access_bf, UInt<1>("h00")) @[ifu_mem_ctl.scala 774:40] - node _T_9884 = eq(ifc_region_acc_okay, UInt<1>("h00")) @[ifu_mem_ctl.scala 774:65] - node _T_9885 = and(_T_9883, _T_9884) @[ifu_mem_ctl.scala 774:63] - node ifc_region_acc_fault_memory_bf = and(_T_9885, io.ifc_fetch_req_bf) @[ifu_mem_ctl.scala 774:86] - node _T_9886 = or(io.ifc_region_acc_fault_bf, ifc_region_acc_fault_memory_bf) @[ifu_mem_ctl.scala 775:63] - ifc_region_acc_fault_final_bf <= _T_9886 @[ifu_mem_ctl.scala 775:33] - reg _T_9887 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 776:66] - _T_9887 <= ifc_region_acc_fault_memory_bf @[ifu_mem_ctl.scala 776:66] - ifc_region_acc_fault_memory_f <= _T_9887 @[ifu_mem_ctl.scala 776:33] + node _T_9879 = or(_T_9878, UInt<32>("h0ffffffff")) @[ifu_mem_ctl.scala 781:65] + node _T_9880 = or(UInt<1>("h00"), UInt<32>("h0ffffffff")) @[ifu_mem_ctl.scala 781:129] + node _T_9881 = eq(_T_9879, _T_9880) @[ifu_mem_ctl.scala 781:96] + node _T_9882 = and(UInt<1>("h00"), _T_9881) @[ifu_mem_ctl.scala 781:30] + node ifc_region_acc_okay = or(_T_9877, _T_9882) @[ifu_mem_ctl.scala 780:162] + node _T_9883 = eq(io.ifc_iccm_access_bf, UInt<1>("h00")) @[ifu_mem_ctl.scala 782:40] + node _T_9884 = eq(ifc_region_acc_okay, UInt<1>("h00")) @[ifu_mem_ctl.scala 782:65] + node _T_9885 = and(_T_9883, _T_9884) @[ifu_mem_ctl.scala 782:63] + node ifc_region_acc_fault_memory_bf = and(_T_9885, io.ifc_fetch_req_bf) @[ifu_mem_ctl.scala 782:86] + node _T_9886 = or(io.ifc_region_acc_fault_bf, ifc_region_acc_fault_memory_bf) @[ifu_mem_ctl.scala 783:63] + ifc_region_acc_fault_final_bf <= _T_9886 @[ifu_mem_ctl.scala 783:33] + reg _T_9887 : UInt<1>, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_mem_ctl.scala 784:66] + _T_9887 <= ifc_region_acc_fault_memory_bf @[ifu_mem_ctl.scala 784:66] + ifc_region_acc_fault_memory_f <= _T_9887 @[ifu_mem_ctl.scala 784:33] extmodule gated_latch_94 : output Q : Clock @@ -62636,30 +62636,30 @@ circuit quasar_wrapper : shift_2B <= UInt<1>("h00") wire f0_shift_2B : UInt<1> f0_shift_2B <= UInt<1>("h00") - node _T = or(error_stall, io.ifu_async_error_start) @[ifu_aln_ctl.scala 98:34] - node _T_1 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 98:64] - node _T_2 = and(_T, _T_1) @[ifu_aln_ctl.scala 98:62] - error_stall_in <= _T_2 @[ifu_aln_ctl.scala 98:18] - reg _T_3 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_aln_ctl.scala 100:51] - _T_3 <= error_stall_in @[ifu_aln_ctl.scala 100:51] - error_stall <= _T_3 @[ifu_aln_ctl.scala 100:15] - reg wrptr : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_aln_ctl.scala 101:48] - wrptr <= wrptr_in @[ifu_aln_ctl.scala 101:48] - reg rdptr : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_aln_ctl.scala 102:48] - rdptr <= rdptr_in @[ifu_aln_ctl.scala 102:48] - reg f2val : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_aln_ctl.scala 104:48] - f2val <= f2val_in @[ifu_aln_ctl.scala 104:48] - reg f1val : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_aln_ctl.scala 105:48] - f1val <= f1val_in @[ifu_aln_ctl.scala 105:48] - reg f0val : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_aln_ctl.scala 106:48] - f0val <= f0val_in @[ifu_aln_ctl.scala 106:48] - reg q2off : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_aln_ctl.scala 108:48] - q2off <= q2off_in @[ifu_aln_ctl.scala 108:48] - reg q1off : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_aln_ctl.scala 109:48] - q1off <= q1off_in @[ifu_aln_ctl.scala 109:48] - reg q0off : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_aln_ctl.scala 110:48] - q0off <= q0off_in @[ifu_aln_ctl.scala 110:48] - node _T_4 = bits(f2_wr_en, 0, 0) @[ifu_aln_ctl.scala 112:47] + node _T = or(error_stall, io.ifu_async_error_start) @[ifu_aln_ctl.scala 99:34] + node _T_1 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 99:64] + node _T_2 = and(_T, _T_1) @[ifu_aln_ctl.scala 99:62] + error_stall_in <= _T_2 @[ifu_aln_ctl.scala 99:18] + reg _T_3 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_aln_ctl.scala 102:51] + _T_3 <= error_stall_in @[ifu_aln_ctl.scala 102:51] + error_stall <= _T_3 @[ifu_aln_ctl.scala 102:15] + reg wrptr : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_aln_ctl.scala 104:48] + wrptr <= wrptr_in @[ifu_aln_ctl.scala 104:48] + reg rdptr : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_aln_ctl.scala 106:48] + rdptr <= rdptr_in @[ifu_aln_ctl.scala 106:48] + reg f2val : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_aln_ctl.scala 108:48] + f2val <= f2val_in @[ifu_aln_ctl.scala 108:48] + reg f1val : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_aln_ctl.scala 109:48] + f1val <= f1val_in @[ifu_aln_ctl.scala 109:48] + reg f0val : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_aln_ctl.scala 110:48] + f0val <= f0val_in @[ifu_aln_ctl.scala 110:48] + reg q2off : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_aln_ctl.scala 112:48] + q2off <= q2off_in @[ifu_aln_ctl.scala 112:48] + reg q1off : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_aln_ctl.scala 113:48] + q1off <= q1off_in @[ifu_aln_ctl.scala 113:48] + reg q0off : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_aln_ctl.scala 114:48] + q0off <= q0off_in @[ifu_aln_ctl.scala 114:48] + node _T_4 = bits(f2_wr_en, 0, 0) @[ifu_aln_ctl.scala 116:47] inst rvclkhdr of rvclkhdr_648 @[lib.scala 352:23] rvclkhdr.clock <= clock rvclkhdr.reset <= reset @@ -62668,7 +62668,7 @@ circuit quasar_wrapper : rvclkhdr.io.scan_mode <= io.scan_mode @[lib.scala 356:24] reg f2pc : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] f2pc <= io.ifu_fetch_pc @[lib.scala 358:16] - node _T_5 = bits(f1_shift_wr_en, 0, 0) @[ifu_aln_ctl.scala 113:45] + node _T_5 = bits(f1_shift_wr_en, 0, 0) @[ifu_aln_ctl.scala 117:45] inst rvclkhdr_1 of rvclkhdr_649 @[lib.scala 352:23] rvclkhdr_1.clock <= clock rvclkhdr_1.reset <= reset @@ -62677,7 +62677,7 @@ circuit quasar_wrapper : rvclkhdr_1.io.scan_mode <= io.scan_mode @[lib.scala 356:24] reg f1pc : UInt, rvclkhdr_1.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] f1pc <= f1pc_in @[lib.scala 358:16] - node _T_6 = bits(f0_shift_wr_en, 0, 0) @[ifu_aln_ctl.scala 114:45] + node _T_6 = bits(f0_shift_wr_en, 0, 0) @[ifu_aln_ctl.scala 118:45] inst rvclkhdr_2 of rvclkhdr_650 @[lib.scala 352:23] rvclkhdr_2.clock <= clock rvclkhdr_2.reset <= reset @@ -62686,7 +62686,7 @@ circuit quasar_wrapper : rvclkhdr_2.io.scan_mode <= io.scan_mode @[lib.scala 356:24] reg f0pc : UInt, rvclkhdr_2.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] f0pc <= f0pc_in @[lib.scala 358:16] - node _T_7 = bits(qwen, 2, 2) @[ifu_aln_ctl.scala 116:36] + node _T_7 = bits(qwen, 2, 2) @[ifu_aln_ctl.scala 120:36] inst rvclkhdr_3 of rvclkhdr_651 @[lib.scala 352:23] rvclkhdr_3.clock <= clock rvclkhdr_3.reset <= reset @@ -62695,8 +62695,8 @@ circuit quasar_wrapper : rvclkhdr_3.io.scan_mode <= io.scan_mode @[lib.scala 356:24] reg _T_8 : UInt, rvclkhdr_3.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] _T_8 <= brdata_in @[lib.scala 358:16] - brdata2 <= _T_8 @[ifu_aln_ctl.scala 116:11] - node _T_9 = bits(qwen, 1, 1) @[ifu_aln_ctl.scala 117:36] + brdata2 <= _T_8 @[ifu_aln_ctl.scala 120:11] + node _T_9 = bits(qwen, 1, 1) @[ifu_aln_ctl.scala 121:36] inst rvclkhdr_4 of rvclkhdr_652 @[lib.scala 352:23] rvclkhdr_4.clock <= clock rvclkhdr_4.reset <= reset @@ -62705,8 +62705,8 @@ circuit quasar_wrapper : rvclkhdr_4.io.scan_mode <= io.scan_mode @[lib.scala 356:24] reg _T_10 : UInt, rvclkhdr_4.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] _T_10 <= brdata_in @[lib.scala 358:16] - brdata1 <= _T_10 @[ifu_aln_ctl.scala 117:11] - node _T_11 = bits(qwen, 0, 0) @[ifu_aln_ctl.scala 118:36] + brdata1 <= _T_10 @[ifu_aln_ctl.scala 121:11] + node _T_11 = bits(qwen, 0, 0) @[ifu_aln_ctl.scala 122:36] inst rvclkhdr_5 of rvclkhdr_653 @[lib.scala 352:23] rvclkhdr_5.clock <= clock rvclkhdr_5.reset <= reset @@ -62715,8 +62715,8 @@ circuit quasar_wrapper : rvclkhdr_5.io.scan_mode <= io.scan_mode @[lib.scala 356:24] reg _T_12 : UInt, rvclkhdr_5.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] _T_12 <= brdata_in @[lib.scala 358:16] - brdata0 <= _T_12 @[ifu_aln_ctl.scala 118:11] - node _T_13 = bits(qwen, 2, 2) @[ifu_aln_ctl.scala 120:37] + brdata0 <= _T_12 @[ifu_aln_ctl.scala 122:11] + node _T_13 = bits(qwen, 2, 2) @[ifu_aln_ctl.scala 124:37] inst rvclkhdr_6 of rvclkhdr_654 @[lib.scala 352:23] rvclkhdr_6.clock <= clock rvclkhdr_6.reset <= reset @@ -62725,8 +62725,8 @@ circuit quasar_wrapper : rvclkhdr_6.io.scan_mode <= io.scan_mode @[lib.scala 356:24] reg _T_14 : UInt, rvclkhdr_6.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] _T_14 <= misc_data_in @[lib.scala 358:16] - misc2 <= _T_14 @[ifu_aln_ctl.scala 120:9] - node _T_15 = bits(qwen, 1, 1) @[ifu_aln_ctl.scala 121:37] + misc2 <= _T_14 @[ifu_aln_ctl.scala 124:9] + node _T_15 = bits(qwen, 1, 1) @[ifu_aln_ctl.scala 125:37] inst rvclkhdr_7 of rvclkhdr_655 @[lib.scala 352:23] rvclkhdr_7.clock <= clock rvclkhdr_7.reset <= reset @@ -62735,8 +62735,8 @@ circuit quasar_wrapper : rvclkhdr_7.io.scan_mode <= io.scan_mode @[lib.scala 356:24] reg _T_16 : UInt, rvclkhdr_7.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] _T_16 <= misc_data_in @[lib.scala 358:16] - misc1 <= _T_16 @[ifu_aln_ctl.scala 121:9] - node _T_17 = bits(qwen, 0, 0) @[ifu_aln_ctl.scala 122:37] + misc1 <= _T_16 @[ifu_aln_ctl.scala 125:9] + node _T_17 = bits(qwen, 0, 0) @[ifu_aln_ctl.scala 126:37] inst rvclkhdr_8 of rvclkhdr_656 @[lib.scala 352:23] rvclkhdr_8.clock <= clock rvclkhdr_8.reset <= reset @@ -62745,8 +62745,8 @@ circuit quasar_wrapper : rvclkhdr_8.io.scan_mode <= io.scan_mode @[lib.scala 356:24] reg _T_18 : UInt, rvclkhdr_8.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] _T_18 <= misc_data_in @[lib.scala 358:16] - misc0 <= _T_18 @[ifu_aln_ctl.scala 122:9] - node _T_19 = bits(qwen, 2, 2) @[ifu_aln_ctl.scala 124:41] + misc0 <= _T_18 @[ifu_aln_ctl.scala 126:9] + node _T_19 = bits(qwen, 2, 2) @[ifu_aln_ctl.scala 128:41] inst rvclkhdr_9 of rvclkhdr_657 @[lib.scala 352:23] rvclkhdr_9.clock <= clock rvclkhdr_9.reset <= reset @@ -62755,8 +62755,8 @@ circuit quasar_wrapper : rvclkhdr_9.io.scan_mode <= io.scan_mode @[lib.scala 356:24] reg _T_20 : UInt, rvclkhdr_9.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] _T_20 <= io.ifu_fetch_data_f @[lib.scala 358:16] - q2 <= _T_20 @[ifu_aln_ctl.scala 124:6] - node _T_21 = bits(qwen, 1, 1) @[ifu_aln_ctl.scala 125:41] + q2 <= _T_20 @[ifu_aln_ctl.scala 128:6] + node _T_21 = bits(qwen, 1, 1) @[ifu_aln_ctl.scala 129:41] inst rvclkhdr_10 of rvclkhdr_658 @[lib.scala 352:23] rvclkhdr_10.clock <= clock rvclkhdr_10.reset <= reset @@ -62765,8 +62765,8 @@ circuit quasar_wrapper : rvclkhdr_10.io.scan_mode <= io.scan_mode @[lib.scala 356:24] reg _T_22 : UInt, rvclkhdr_10.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] _T_22 <= io.ifu_fetch_data_f @[lib.scala 358:16] - q1 <= _T_22 @[ifu_aln_ctl.scala 125:6] - node _T_23 = bits(qwen, 0, 0) @[ifu_aln_ctl.scala 126:41] + q1 <= _T_22 @[ifu_aln_ctl.scala 129:6] + node _T_23 = bits(qwen, 0, 0) @[ifu_aln_ctl.scala 130:41] inst rvclkhdr_11 of rvclkhdr_659 @[lib.scala 352:23] rvclkhdr_11.clock <= clock rvclkhdr_11.reset <= reset @@ -62775,66 +62775,66 @@ circuit quasar_wrapper : rvclkhdr_11.io.scan_mode <= io.scan_mode @[lib.scala 356:24] reg _T_24 : UInt, rvclkhdr_11.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] _T_24 <= io.ifu_fetch_data_f @[lib.scala 358:16] - q0 <= _T_24 @[ifu_aln_ctl.scala 126:6] - f2_wr_en <= fetch_to_f2 @[ifu_aln_ctl.scala 128:18] - node _T_25 = or(fetch_to_f1, shift_f2_f1) @[ifu_aln_ctl.scala 129:33] - node _T_26 = or(_T_25, f1_shift_2B) @[ifu_aln_ctl.scala 129:47] - f1_shift_wr_en <= _T_26 @[ifu_aln_ctl.scala 129:18] - node _T_27 = or(fetch_to_f0, shift_f2_f0) @[ifu_aln_ctl.scala 130:33] - node _T_28 = or(_T_27, shift_f1_f0) @[ifu_aln_ctl.scala 130:47] - node _T_29 = or(_T_28, shift_2B) @[ifu_aln_ctl.scala 130:61] - node _T_30 = or(_T_29, shift_4B) @[ifu_aln_ctl.scala 130:72] - f0_shift_wr_en <= _T_30 @[ifu_aln_ctl.scala 130:18] - node _T_31 = eq(rdptr, UInt<2>("h02")) @[ifu_aln_ctl.scala 132:24] - node _T_32 = eq(rdptr, UInt<1>("h01")) @[ifu_aln_ctl.scala 132:39] - node _T_33 = eq(rdptr, UInt<1>("h00")) @[ifu_aln_ctl.scala 132:54] + q0 <= _T_24 @[ifu_aln_ctl.scala 130:6] + f2_wr_en <= fetch_to_f2 @[ifu_aln_ctl.scala 133:18] + node _T_25 = or(fetch_to_f1, shift_f2_f1) @[ifu_aln_ctl.scala 134:33] + node _T_26 = or(_T_25, f1_shift_2B) @[ifu_aln_ctl.scala 134:47] + f1_shift_wr_en <= _T_26 @[ifu_aln_ctl.scala 134:18] + node _T_27 = or(fetch_to_f0, shift_f2_f0) @[ifu_aln_ctl.scala 135:33] + node _T_28 = or(_T_27, shift_f1_f0) @[ifu_aln_ctl.scala 135:47] + node _T_29 = or(_T_28, shift_2B) @[ifu_aln_ctl.scala 135:61] + node _T_30 = or(_T_29, shift_4B) @[ifu_aln_ctl.scala 135:72] + f0_shift_wr_en <= _T_30 @[ifu_aln_ctl.scala 135:18] + node _T_31 = eq(rdptr, UInt<2>("h02")) @[ifu_aln_ctl.scala 137:24] + node _T_32 = eq(rdptr, UInt<1>("h01")) @[ifu_aln_ctl.scala 137:39] + node _T_33 = eq(rdptr, UInt<1>("h00")) @[ifu_aln_ctl.scala 137:54] node _T_34 = cat(_T_31, _T_32) @[Cat.scala 29:58] node qren = cat(_T_34, _T_33) @[Cat.scala 29:58] - node _T_35 = eq(wrptr, UInt<2>("h02")) @[ifu_aln_ctl.scala 133:21] - node _T_36 = and(_T_35, ifvalid) @[ifu_aln_ctl.scala 133:29] - node _T_37 = eq(wrptr, UInt<1>("h01")) @[ifu_aln_ctl.scala 133:46] - node _T_38 = and(_T_37, ifvalid) @[ifu_aln_ctl.scala 133:54] - node _T_39 = eq(wrptr, UInt<1>("h00")) @[ifu_aln_ctl.scala 133:71] - node _T_40 = and(_T_39, ifvalid) @[ifu_aln_ctl.scala 133:79] + node _T_35 = eq(wrptr, UInt<2>("h02")) @[ifu_aln_ctl.scala 139:21] + node _T_36 = and(_T_35, ifvalid) @[ifu_aln_ctl.scala 139:29] + node _T_37 = eq(wrptr, UInt<1>("h01")) @[ifu_aln_ctl.scala 139:46] + node _T_38 = and(_T_37, ifvalid) @[ifu_aln_ctl.scala 139:54] + node _T_39 = eq(wrptr, UInt<1>("h00")) @[ifu_aln_ctl.scala 139:71] + node _T_40 = and(_T_39, ifvalid) @[ifu_aln_ctl.scala 139:79] node _T_41 = cat(_T_36, _T_38) @[Cat.scala 29:58] node _T_42 = cat(_T_41, _T_40) @[Cat.scala 29:58] - qwen <= _T_42 @[ifu_aln_ctl.scala 133:8] - node _T_43 = bits(qren, 0, 0) @[ifu_aln_ctl.scala 135:30] - node _T_44 = and(_T_43, io.ifu_fb_consume1) @[ifu_aln_ctl.scala 135:34] - node _T_45 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 135:57] - node _T_46 = and(_T_44, _T_45) @[ifu_aln_ctl.scala 135:55] - node _T_47 = bits(_T_46, 0, 0) @[ifu_aln_ctl.scala 135:78] - node _T_48 = bits(qren, 1, 1) @[ifu_aln_ctl.scala 136:10] - node _T_49 = and(_T_48, io.ifu_fb_consume1) @[ifu_aln_ctl.scala 136:14] - node _T_50 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 136:37] - node _T_51 = and(_T_49, _T_50) @[ifu_aln_ctl.scala 136:35] - node _T_52 = bits(_T_51, 0, 0) @[ifu_aln_ctl.scala 136:58] - node _T_53 = bits(qren, 2, 2) @[ifu_aln_ctl.scala 137:10] - node _T_54 = and(_T_53, io.ifu_fb_consume1) @[ifu_aln_ctl.scala 137:14] - node _T_55 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 137:37] - node _T_56 = and(_T_54, _T_55) @[ifu_aln_ctl.scala 137:35] - node _T_57 = bits(_T_56, 0, 0) @[ifu_aln_ctl.scala 137:58] - node _T_58 = bits(qren, 0, 0) @[ifu_aln_ctl.scala 138:10] - node _T_59 = and(_T_58, io.ifu_fb_consume2) @[ifu_aln_ctl.scala 138:14] - node _T_60 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 138:37] - node _T_61 = and(_T_59, _T_60) @[ifu_aln_ctl.scala 138:35] - node _T_62 = bits(_T_61, 0, 0) @[ifu_aln_ctl.scala 138:58] - node _T_63 = bits(qren, 1, 1) @[ifu_aln_ctl.scala 139:10] - node _T_64 = and(_T_63, io.ifu_fb_consume2) @[ifu_aln_ctl.scala 139:14] - node _T_65 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 139:37] - node _T_66 = and(_T_64, _T_65) @[ifu_aln_ctl.scala 139:35] - node _T_67 = bits(_T_66, 0, 0) @[ifu_aln_ctl.scala 139:58] - node _T_68 = bits(qren, 2, 2) @[ifu_aln_ctl.scala 140:10] - node _T_69 = and(_T_68, io.ifu_fb_consume2) @[ifu_aln_ctl.scala 140:14] - node _T_70 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 140:37] - node _T_71 = and(_T_69, _T_70) @[ifu_aln_ctl.scala 140:35] - node _T_72 = bits(_T_71, 0, 0) @[ifu_aln_ctl.scala 140:58] - node _T_73 = eq(io.ifu_fb_consume1, UInt<1>("h00")) @[ifu_aln_ctl.scala 141:6] - node _T_74 = eq(io.ifu_fb_consume2, UInt<1>("h00")) @[ifu_aln_ctl.scala 141:28] - node _T_75 = and(_T_73, _T_74) @[ifu_aln_ctl.scala 141:26] - node _T_76 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 141:50] - node _T_77 = and(_T_75, _T_76) @[ifu_aln_ctl.scala 141:48] - node _T_78 = bits(_T_77, 0, 0) @[ifu_aln_ctl.scala 141:71] + qwen <= _T_42 @[ifu_aln_ctl.scala 139:8] + node _T_43 = bits(qren, 0, 0) @[ifu_aln_ctl.scala 143:30] + node _T_44 = and(_T_43, io.ifu_fb_consume1) @[ifu_aln_ctl.scala 143:34] + node _T_45 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 143:57] + node _T_46 = and(_T_44, _T_45) @[ifu_aln_ctl.scala 143:55] + node _T_47 = bits(_T_46, 0, 0) @[ifu_aln_ctl.scala 143:78] + node _T_48 = bits(qren, 1, 1) @[ifu_aln_ctl.scala 144:10] + node _T_49 = and(_T_48, io.ifu_fb_consume1) @[ifu_aln_ctl.scala 144:14] + node _T_50 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 144:37] + node _T_51 = and(_T_49, _T_50) @[ifu_aln_ctl.scala 144:35] + node _T_52 = bits(_T_51, 0, 0) @[ifu_aln_ctl.scala 144:58] + node _T_53 = bits(qren, 2, 2) @[ifu_aln_ctl.scala 145:10] + node _T_54 = and(_T_53, io.ifu_fb_consume1) @[ifu_aln_ctl.scala 145:14] + node _T_55 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 145:37] + node _T_56 = and(_T_54, _T_55) @[ifu_aln_ctl.scala 145:35] + node _T_57 = bits(_T_56, 0, 0) @[ifu_aln_ctl.scala 145:58] + node _T_58 = bits(qren, 0, 0) @[ifu_aln_ctl.scala 146:10] + node _T_59 = and(_T_58, io.ifu_fb_consume2) @[ifu_aln_ctl.scala 146:14] + node _T_60 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 146:37] + node _T_61 = and(_T_59, _T_60) @[ifu_aln_ctl.scala 146:35] + node _T_62 = bits(_T_61, 0, 0) @[ifu_aln_ctl.scala 146:58] + node _T_63 = bits(qren, 1, 1) @[ifu_aln_ctl.scala 147:10] + node _T_64 = and(_T_63, io.ifu_fb_consume2) @[ifu_aln_ctl.scala 147:14] + node _T_65 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 147:37] + node _T_66 = and(_T_64, _T_65) @[ifu_aln_ctl.scala 147:35] + node _T_67 = bits(_T_66, 0, 0) @[ifu_aln_ctl.scala 147:58] + node _T_68 = bits(qren, 2, 2) @[ifu_aln_ctl.scala 148:10] + node _T_69 = and(_T_68, io.ifu_fb_consume2) @[ifu_aln_ctl.scala 148:14] + node _T_70 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 148:37] + node _T_71 = and(_T_69, _T_70) @[ifu_aln_ctl.scala 148:35] + node _T_72 = bits(_T_71, 0, 0) @[ifu_aln_ctl.scala 148:58] + node _T_73 = eq(io.ifu_fb_consume1, UInt<1>("h00")) @[ifu_aln_ctl.scala 149:6] + node _T_74 = eq(io.ifu_fb_consume2, UInt<1>("h00")) @[ifu_aln_ctl.scala 149:28] + node _T_75 = and(_T_73, _T_74) @[ifu_aln_ctl.scala 149:26] + node _T_76 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 149:50] + node _T_77 = and(_T_75, _T_76) @[ifu_aln_ctl.scala 149:48] + node _T_78 = bits(_T_77, 0, 0) @[ifu_aln_ctl.scala 149:71] node _T_79 = mux(_T_47, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_80 = mux(_T_52, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_81 = mux(_T_57, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] @@ -62850,23 +62850,23 @@ circuit quasar_wrapper : node _T_91 = or(_T_90, _T_85) @[Mux.scala 27:72] wire _T_92 : UInt @[Mux.scala 27:72] _T_92 <= _T_91 @[Mux.scala 27:72] - rdptr_in <= _T_92 @[ifu_aln_ctl.scala 135:12] - node _T_93 = bits(qwen, 0, 0) @[ifu_aln_ctl.scala 143:30] - node _T_94 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 143:36] - node _T_95 = and(_T_93, _T_94) @[ifu_aln_ctl.scala 143:34] - node _T_96 = bits(_T_95, 0, 0) @[ifu_aln_ctl.scala 143:57] - node _T_97 = bits(qwen, 1, 1) @[ifu_aln_ctl.scala 144:10] - node _T_98 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 144:16] - node _T_99 = and(_T_97, _T_98) @[ifu_aln_ctl.scala 144:14] - node _T_100 = bits(_T_99, 0, 0) @[ifu_aln_ctl.scala 144:37] - node _T_101 = bits(qwen, 2, 2) @[ifu_aln_ctl.scala 145:10] - node _T_102 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 145:16] - node _T_103 = and(_T_101, _T_102) @[ifu_aln_ctl.scala 145:14] - node _T_104 = bits(_T_103, 0, 0) @[ifu_aln_ctl.scala 145:37] - node _T_105 = eq(ifvalid, UInt<1>("h00")) @[ifu_aln_ctl.scala 146:6] - node _T_106 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 146:17] - node _T_107 = and(_T_105, _T_106) @[ifu_aln_ctl.scala 146:15] - node _T_108 = bits(_T_107, 0, 0) @[ifu_aln_ctl.scala 146:38] + rdptr_in <= _T_92 @[ifu_aln_ctl.scala 143:12] + node _T_93 = bits(qwen, 0, 0) @[ifu_aln_ctl.scala 152:30] + node _T_94 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 152:36] + node _T_95 = and(_T_93, _T_94) @[ifu_aln_ctl.scala 152:34] + node _T_96 = bits(_T_95, 0, 0) @[ifu_aln_ctl.scala 152:57] + node _T_97 = bits(qwen, 1, 1) @[ifu_aln_ctl.scala 153:10] + node _T_98 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 153:16] + node _T_99 = and(_T_97, _T_98) @[ifu_aln_ctl.scala 153:14] + node _T_100 = bits(_T_99, 0, 0) @[ifu_aln_ctl.scala 153:37] + node _T_101 = bits(qwen, 2, 2) @[ifu_aln_ctl.scala 154:10] + node _T_102 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 154:16] + node _T_103 = and(_T_101, _T_102) @[ifu_aln_ctl.scala 154:14] + node _T_104 = bits(_T_103, 0, 0) @[ifu_aln_ctl.scala 154:37] + node _T_105 = eq(ifvalid, UInt<1>("h00")) @[ifu_aln_ctl.scala 155:6] + node _T_106 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 155:17] + node _T_107 = and(_T_105, _T_106) @[ifu_aln_ctl.scala 155:15] + node _T_108 = bits(_T_107, 0, 0) @[ifu_aln_ctl.scala 155:38] node _T_109 = mux(_T_96, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_110 = mux(_T_100, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_111 = mux(_T_104, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] @@ -62876,24 +62876,24 @@ circuit quasar_wrapper : node _T_115 = or(_T_114, _T_112) @[Mux.scala 27:72] wire _T_116 : UInt @[Mux.scala 27:72] _T_116 <= _T_115 @[Mux.scala 27:72] - wrptr_in <= _T_116 @[ifu_aln_ctl.scala 143:12] - node _T_117 = bits(qwen, 2, 2) @[ifu_aln_ctl.scala 148:31] - node _T_118 = eq(_T_117, UInt<1>("h00")) @[ifu_aln_ctl.scala 148:26] - node _T_119 = eq(rdptr, UInt<2>("h02")) @[ifu_aln_ctl.scala 148:43] - node _T_120 = and(_T_118, _T_119) @[ifu_aln_ctl.scala 148:35] - node _T_121 = bits(_T_120, 0, 0) @[ifu_aln_ctl.scala 148:52] - node _T_122 = or(q2off, f0_shift_2B) @[ifu_aln_ctl.scala 148:74] - node _T_123 = bits(qwen, 2, 2) @[ifu_aln_ctl.scala 149:11] - node _T_124 = eq(_T_123, UInt<1>("h00")) @[ifu_aln_ctl.scala 149:6] - node _T_125 = eq(rdptr, UInt<1>("h01")) @[ifu_aln_ctl.scala 149:23] - node _T_126 = and(_T_124, _T_125) @[ifu_aln_ctl.scala 149:15] - node _T_127 = bits(_T_126, 0, 0) @[ifu_aln_ctl.scala 149:32] - node _T_128 = or(q2off, f1_shift_2B) @[ifu_aln_ctl.scala 149:54] - node _T_129 = bits(qwen, 2, 2) @[ifu_aln_ctl.scala 150:11] - node _T_130 = eq(_T_129, UInt<1>("h00")) @[ifu_aln_ctl.scala 150:6] - node _T_131 = eq(rdptr, UInt<1>("h00")) @[ifu_aln_ctl.scala 150:23] - node _T_132 = and(_T_130, _T_131) @[ifu_aln_ctl.scala 150:15] - node _T_133 = bits(_T_132, 0, 0) @[ifu_aln_ctl.scala 150:32] + wrptr_in <= _T_116 @[ifu_aln_ctl.scala 152:12] + node _T_117 = bits(qwen, 2, 2) @[ifu_aln_ctl.scala 157:31] + node _T_118 = eq(_T_117, UInt<1>("h00")) @[ifu_aln_ctl.scala 157:26] + node _T_119 = eq(rdptr, UInt<2>("h02")) @[ifu_aln_ctl.scala 157:43] + node _T_120 = and(_T_118, _T_119) @[ifu_aln_ctl.scala 157:35] + node _T_121 = bits(_T_120, 0, 0) @[ifu_aln_ctl.scala 157:52] + node _T_122 = or(q2off, f0_shift_2B) @[ifu_aln_ctl.scala 157:74] + node _T_123 = bits(qwen, 2, 2) @[ifu_aln_ctl.scala 158:11] + node _T_124 = eq(_T_123, UInt<1>("h00")) @[ifu_aln_ctl.scala 158:6] + node _T_125 = eq(rdptr, UInt<1>("h01")) @[ifu_aln_ctl.scala 158:23] + node _T_126 = and(_T_124, _T_125) @[ifu_aln_ctl.scala 158:15] + node _T_127 = bits(_T_126, 0, 0) @[ifu_aln_ctl.scala 158:32] + node _T_128 = or(q2off, f1_shift_2B) @[ifu_aln_ctl.scala 158:54] + node _T_129 = bits(qwen, 2, 2) @[ifu_aln_ctl.scala 159:11] + node _T_130 = eq(_T_129, UInt<1>("h00")) @[ifu_aln_ctl.scala 159:6] + node _T_131 = eq(rdptr, UInt<1>("h00")) @[ifu_aln_ctl.scala 159:23] + node _T_132 = and(_T_130, _T_131) @[ifu_aln_ctl.scala 159:15] + node _T_133 = bits(_T_132, 0, 0) @[ifu_aln_ctl.scala 159:32] node _T_134 = mux(_T_121, _T_122, UInt<1>("h00")) @[Mux.scala 27:72] node _T_135 = mux(_T_127, _T_128, UInt<1>("h00")) @[Mux.scala 27:72] node _T_136 = mux(_T_133, q2off, UInt<1>("h00")) @[Mux.scala 27:72] @@ -62901,24 +62901,24 @@ circuit quasar_wrapper : node _T_138 = or(_T_137, _T_136) @[Mux.scala 27:72] wire _T_139 : UInt @[Mux.scala 27:72] _T_139 <= _T_138 @[Mux.scala 27:72] - q2off_in <= _T_139 @[ifu_aln_ctl.scala 148:12] - node _T_140 = bits(qwen, 1, 1) @[ifu_aln_ctl.scala 152:31] - node _T_141 = eq(_T_140, UInt<1>("h00")) @[ifu_aln_ctl.scala 152:26] - node _T_142 = eq(rdptr, UInt<1>("h01")) @[ifu_aln_ctl.scala 152:43] - node _T_143 = and(_T_141, _T_142) @[ifu_aln_ctl.scala 152:35] - node _T_144 = bits(_T_143, 0, 0) @[ifu_aln_ctl.scala 152:52] - node _T_145 = or(q1off, f0_shift_2B) @[ifu_aln_ctl.scala 152:74] - node _T_146 = bits(qwen, 1, 1) @[ifu_aln_ctl.scala 153:11] - node _T_147 = eq(_T_146, UInt<1>("h00")) @[ifu_aln_ctl.scala 153:6] - node _T_148 = eq(rdptr, UInt<1>("h00")) @[ifu_aln_ctl.scala 153:23] - node _T_149 = and(_T_147, _T_148) @[ifu_aln_ctl.scala 153:15] - node _T_150 = bits(_T_149, 0, 0) @[ifu_aln_ctl.scala 153:32] - node _T_151 = or(q1off, f1_shift_2B) @[ifu_aln_ctl.scala 153:54] - node _T_152 = bits(qwen, 1, 1) @[ifu_aln_ctl.scala 154:11] - node _T_153 = eq(_T_152, UInt<1>("h00")) @[ifu_aln_ctl.scala 154:6] - node _T_154 = eq(rdptr, UInt<2>("h02")) @[ifu_aln_ctl.scala 154:23] - node _T_155 = and(_T_153, _T_154) @[ifu_aln_ctl.scala 154:15] - node _T_156 = bits(_T_155, 0, 0) @[ifu_aln_ctl.scala 154:32] + q2off_in <= _T_139 @[ifu_aln_ctl.scala 157:12] + node _T_140 = bits(qwen, 1, 1) @[ifu_aln_ctl.scala 161:31] + node _T_141 = eq(_T_140, UInt<1>("h00")) @[ifu_aln_ctl.scala 161:26] + node _T_142 = eq(rdptr, UInt<1>("h01")) @[ifu_aln_ctl.scala 161:43] + node _T_143 = and(_T_141, _T_142) @[ifu_aln_ctl.scala 161:35] + node _T_144 = bits(_T_143, 0, 0) @[ifu_aln_ctl.scala 161:52] + node _T_145 = or(q1off, f0_shift_2B) @[ifu_aln_ctl.scala 161:74] + node _T_146 = bits(qwen, 1, 1) @[ifu_aln_ctl.scala 162:11] + node _T_147 = eq(_T_146, UInt<1>("h00")) @[ifu_aln_ctl.scala 162:6] + node _T_148 = eq(rdptr, UInt<1>("h00")) @[ifu_aln_ctl.scala 162:23] + node _T_149 = and(_T_147, _T_148) @[ifu_aln_ctl.scala 162:15] + node _T_150 = bits(_T_149, 0, 0) @[ifu_aln_ctl.scala 162:32] + node _T_151 = or(q1off, f1_shift_2B) @[ifu_aln_ctl.scala 162:54] + node _T_152 = bits(qwen, 1, 1) @[ifu_aln_ctl.scala 163:11] + node _T_153 = eq(_T_152, UInt<1>("h00")) @[ifu_aln_ctl.scala 163:6] + node _T_154 = eq(rdptr, UInt<2>("h02")) @[ifu_aln_ctl.scala 163:23] + node _T_155 = and(_T_153, _T_154) @[ifu_aln_ctl.scala 163:15] + node _T_156 = bits(_T_155, 0, 0) @[ifu_aln_ctl.scala 163:32] node _T_157 = mux(_T_144, _T_145, UInt<1>("h00")) @[Mux.scala 27:72] node _T_158 = mux(_T_150, _T_151, UInt<1>("h00")) @[Mux.scala 27:72] node _T_159 = mux(_T_156, q1off, UInt<1>("h00")) @[Mux.scala 27:72] @@ -62926,24 +62926,24 @@ circuit quasar_wrapper : node _T_161 = or(_T_160, _T_159) @[Mux.scala 27:72] wire _T_162 : UInt @[Mux.scala 27:72] _T_162 <= _T_161 @[Mux.scala 27:72] - q1off_in <= _T_162 @[ifu_aln_ctl.scala 152:12] - node _T_163 = bits(qwen, 0, 0) @[ifu_aln_ctl.scala 156:31] - node _T_164 = eq(_T_163, UInt<1>("h00")) @[ifu_aln_ctl.scala 156:26] - node _T_165 = eq(rdptr, UInt<1>("h00")) @[ifu_aln_ctl.scala 156:43] - node _T_166 = and(_T_164, _T_165) @[ifu_aln_ctl.scala 156:35] - node _T_167 = bits(_T_166, 0, 0) @[ifu_aln_ctl.scala 156:52] - node _T_168 = or(q0off, f0_shift_2B) @[ifu_aln_ctl.scala 156:76] - node _T_169 = bits(qwen, 0, 0) @[ifu_aln_ctl.scala 157:31] - node _T_170 = eq(_T_169, UInt<1>("h00")) @[ifu_aln_ctl.scala 157:26] - node _T_171 = eq(rdptr, UInt<2>("h02")) @[ifu_aln_ctl.scala 157:43] - node _T_172 = and(_T_170, _T_171) @[ifu_aln_ctl.scala 157:35] - node _T_173 = bits(_T_172, 0, 0) @[ifu_aln_ctl.scala 157:52] - node _T_174 = or(q0off, f1_shift_2B) @[ifu_aln_ctl.scala 157:76] - node _T_175 = bits(qwen, 0, 0) @[ifu_aln_ctl.scala 158:31] - node _T_176 = eq(_T_175, UInt<1>("h00")) @[ifu_aln_ctl.scala 158:26] - node _T_177 = eq(rdptr, UInt<1>("h01")) @[ifu_aln_ctl.scala 158:43] - node _T_178 = and(_T_176, _T_177) @[ifu_aln_ctl.scala 158:35] - node _T_179 = bits(_T_178, 0, 0) @[ifu_aln_ctl.scala 158:52] + q1off_in <= _T_162 @[ifu_aln_ctl.scala 161:12] + node _T_163 = bits(qwen, 0, 0) @[ifu_aln_ctl.scala 165:31] + node _T_164 = eq(_T_163, UInt<1>("h00")) @[ifu_aln_ctl.scala 165:26] + node _T_165 = eq(rdptr, UInt<1>("h00")) @[ifu_aln_ctl.scala 165:43] + node _T_166 = and(_T_164, _T_165) @[ifu_aln_ctl.scala 165:35] + node _T_167 = bits(_T_166, 0, 0) @[ifu_aln_ctl.scala 165:52] + node _T_168 = or(q0off, f0_shift_2B) @[ifu_aln_ctl.scala 165:76] + node _T_169 = bits(qwen, 0, 0) @[ifu_aln_ctl.scala 166:31] + node _T_170 = eq(_T_169, UInt<1>("h00")) @[ifu_aln_ctl.scala 166:26] + node _T_171 = eq(rdptr, UInt<2>("h02")) @[ifu_aln_ctl.scala 166:43] + node _T_172 = and(_T_170, _T_171) @[ifu_aln_ctl.scala 166:35] + node _T_173 = bits(_T_172, 0, 0) @[ifu_aln_ctl.scala 166:52] + node _T_174 = or(q0off, f1_shift_2B) @[ifu_aln_ctl.scala 166:76] + node _T_175 = bits(qwen, 0, 0) @[ifu_aln_ctl.scala 167:31] + node _T_176 = eq(_T_175, UInt<1>("h00")) @[ifu_aln_ctl.scala 167:26] + node _T_177 = eq(rdptr, UInt<1>("h01")) @[ifu_aln_ctl.scala 167:43] + node _T_178 = and(_T_176, _T_177) @[ifu_aln_ctl.scala 167:35] + node _T_179 = bits(_T_178, 0, 0) @[ifu_aln_ctl.scala 167:52] node _T_180 = mux(_T_167, _T_168, UInt<1>("h00")) @[Mux.scala 27:72] node _T_181 = mux(_T_173, _T_174, UInt<1>("h00")) @[Mux.scala 27:72] node _T_182 = mux(_T_179, q0off, UInt<1>("h00")) @[Mux.scala 27:72] @@ -62951,10 +62951,10 @@ circuit quasar_wrapper : node _T_184 = or(_T_183, _T_182) @[Mux.scala 27:72] wire _T_185 : UInt @[Mux.scala 27:72] _T_185 <= _T_184 @[Mux.scala 27:72] - q0off_in <= _T_185 @[ifu_aln_ctl.scala 156:12] - node _T_186 = eq(rdptr, UInt<1>("h00")) @[ifu_aln_ctl.scala 160:31] - node _T_187 = eq(rdptr, UInt<1>("h01")) @[ifu_aln_ctl.scala 161:11] - node _T_188 = eq(rdptr, UInt<2>("h02")) @[ifu_aln_ctl.scala 162:11] + q0off_in <= _T_185 @[ifu_aln_ctl.scala 165:12] + node _T_186 = eq(rdptr, UInt<1>("h00")) @[ifu_aln_ctl.scala 169:31] + node _T_187 = eq(rdptr, UInt<1>("h01")) @[ifu_aln_ctl.scala 170:11] + node _T_188 = eq(rdptr, UInt<2>("h02")) @[ifu_aln_ctl.scala 171:11] node _T_189 = mux(_T_186, q0off, UInt<1>("h00")) @[Mux.scala 27:72] node _T_190 = mux(_T_187, q1off, UInt<1>("h00")) @[Mux.scala 27:72] node _T_191 = mux(_T_188, q2off, UInt<1>("h00")) @[Mux.scala 27:72] @@ -62962,9 +62962,9 @@ circuit quasar_wrapper : node _T_193 = or(_T_192, _T_191) @[Mux.scala 27:72] wire q0ptr : UInt @[Mux.scala 27:72] q0ptr <= _T_193 @[Mux.scala 27:72] - node _T_194 = eq(rdptr, UInt<1>("h00")) @[ifu_aln_ctl.scala 164:32] - node _T_195 = eq(rdptr, UInt<1>("h01")) @[ifu_aln_ctl.scala 164:57] - node _T_196 = eq(rdptr, UInt<2>("h02")) @[ifu_aln_ctl.scala 164:83] + node _T_194 = eq(rdptr, UInt<1>("h00")) @[ifu_aln_ctl.scala 173:32] + node _T_195 = eq(rdptr, UInt<1>("h01")) @[ifu_aln_ctl.scala 173:57] + node _T_196 = eq(rdptr, UInt<2>("h02")) @[ifu_aln_ctl.scala 173:83] node _T_197 = mux(_T_194, q1off, UInt<1>("h00")) @[Mux.scala 27:72] node _T_198 = mux(_T_195, q2off, UInt<1>("h00")) @[Mux.scala 27:72] node _T_199 = mux(_T_196, q0off, UInt<1>("h00")) @[Mux.scala 27:72] @@ -62972,24 +62972,24 @@ circuit quasar_wrapper : node _T_201 = or(_T_200, _T_199) @[Mux.scala 27:72] wire q1ptr : UInt @[Mux.scala 27:72] q1ptr <= _T_201 @[Mux.scala 27:72] - node _T_202 = eq(q0ptr, UInt<1>("h00")) @[ifu_aln_ctl.scala 166:26] + node _T_202 = eq(q0ptr, UInt<1>("h00")) @[ifu_aln_ctl.scala 175:26] node q0sel = cat(q0ptr, _T_202) @[Cat.scala 29:58] - node _T_203 = eq(q1ptr, UInt<1>("h00")) @[ifu_aln_ctl.scala 168:26] + node _T_203 = eq(q1ptr, UInt<1>("h00")) @[ifu_aln_ctl.scala 177:26] node q1sel = cat(q1ptr, _T_203) @[Cat.scala 29:58] node _T_204 = cat(io.ifu_bp_btb_target_f, io.ifu_bp_poffset_f) @[Cat.scala 29:58] node _T_205 = cat(_T_204, io.ifu_bp_fghr_f) @[Cat.scala 29:58] node _T_206 = cat(io.iccm_rd_ecc_double_err, io.ic_access_fault_f) @[Cat.scala 29:58] node _T_207 = cat(_T_206, io.ic_access_fault_type_f) @[Cat.scala 29:58] node _T_208 = cat(_T_207, _T_205) @[Cat.scala 29:58] - misc_data_in <= _T_208 @[ifu_aln_ctl.scala 170:16] - node _T_209 = bits(qren, 0, 0) @[ifu_aln_ctl.scala 173:31] - node _T_210 = bits(_T_209, 0, 0) @[ifu_aln_ctl.scala 173:41] + misc_data_in <= _T_208 @[ifu_aln_ctl.scala 179:16] + node _T_209 = bits(qren, 0, 0) @[ifu_aln_ctl.scala 182:31] + node _T_210 = bits(_T_209, 0, 0) @[ifu_aln_ctl.scala 182:41] node _T_211 = cat(misc1, misc0) @[Cat.scala 29:58] - node _T_212 = bits(qren, 1, 1) @[ifu_aln_ctl.scala 174:9] - node _T_213 = bits(_T_212, 0, 0) @[ifu_aln_ctl.scala 174:19] + node _T_212 = bits(qren, 1, 1) @[ifu_aln_ctl.scala 183:9] + node _T_213 = bits(_T_212, 0, 0) @[ifu_aln_ctl.scala 183:19] node _T_214 = cat(misc2, misc1) @[Cat.scala 29:58] - node _T_215 = bits(qren, 2, 2) @[ifu_aln_ctl.scala 175:9] - node _T_216 = bits(_T_215, 0, 0) @[ifu_aln_ctl.scala 175:19] + node _T_215 = bits(qren, 2, 2) @[ifu_aln_ctl.scala 184:9] + node _T_216 = bits(_T_215, 0, 0) @[ifu_aln_ctl.scala 184:19] node _T_217 = cat(misc0, misc2) @[Cat.scala 29:58] node _T_218 = mux(_T_210, _T_211, UInt<1>("h00")) @[Mux.scala 27:72] node _T_219 = mux(_T_213, _T_214, UInt<1>("h00")) @[Mux.scala 27:72] @@ -62998,34 +62998,34 @@ circuit quasar_wrapper : node _T_222 = or(_T_221, _T_220) @[Mux.scala 27:72] wire misceff : UInt<110> @[Mux.scala 27:72] misceff <= _T_222 @[Mux.scala 27:72] - node misc1eff = bits(misceff, 109, 55) @[ifu_aln_ctl.scala 177:25] - node misc0eff = bits(misceff, 54, 0) @[ifu_aln_ctl.scala 178:25] - node f1dbecc = bits(misc1eff, 54, 54) @[ifu_aln_ctl.scala 181:25] - node _T_223 = bits(misc1eff, 53, 53) @[ifu_aln_ctl.scala 182:21] - f1icaf <= _T_223 @[ifu_aln_ctl.scala 182:10] - node f1ictype = bits(misc1eff, 52, 51) @[ifu_aln_ctl.scala 183:26] - node f1prett = bits(misc1eff, 50, 20) @[ifu_aln_ctl.scala 184:25] - node f1poffset = bits(misc1eff, 19, 8) @[ifu_aln_ctl.scala 185:27] - node f1fghr = bits(misc1eff, 7, 0) @[ifu_aln_ctl.scala 186:24] - node f0dbecc = bits(misc0eff, 54, 54) @[ifu_aln_ctl.scala 188:25] - node _T_224 = bits(misc0eff, 53, 53) @[ifu_aln_ctl.scala 189:21] - f0icaf <= _T_224 @[ifu_aln_ctl.scala 189:10] - node f0ictype = bits(misc0eff, 52, 51) @[ifu_aln_ctl.scala 190:26] - node f0prett = bits(misc0eff, 50, 20) @[ifu_aln_ctl.scala 191:25] - node f0poffset = bits(misc0eff, 19, 8) @[ifu_aln_ctl.scala 192:27] - node f0fghr = bits(misc0eff, 7, 0) @[ifu_aln_ctl.scala 193:24] - node _T_225 = bits(io.ifu_bp_hist1_f, 1, 1) @[ifu_aln_ctl.scala 195:37] - node _T_226 = bits(io.ifu_bp_hist0_f, 1, 1) @[ifu_aln_ctl.scala 195:58] - node _T_227 = bits(io.ifu_bp_pc4_f, 1, 1) @[ifu_aln_ctl.scala 195:77] - node _T_228 = bits(io.ifu_bp_way_f, 1, 1) @[ifu_aln_ctl.scala 195:96] - node _T_229 = bits(io.ifu_bp_valid_f, 1, 1) @[ifu_aln_ctl.scala 195:117] - node _T_230 = bits(io.ifu_bp_ret_f, 1, 1) @[ifu_aln_ctl.scala 196:20] - node _T_231 = bits(io.ifu_bp_hist1_f, 0, 0) @[ifu_aln_ctl.scala 196:42] - node _T_232 = bits(io.ifu_bp_hist0_f, 0, 0) @[ifu_aln_ctl.scala 196:63] - node _T_233 = bits(io.ifu_bp_pc4_f, 0, 0) @[ifu_aln_ctl.scala 196:82] - node _T_234 = bits(io.ifu_bp_way_f, 0, 0) @[ifu_aln_ctl.scala 196:101] - node _T_235 = bits(io.ifu_bp_valid_f, 0, 0) @[ifu_aln_ctl.scala 197:22] - node _T_236 = bits(io.ifu_bp_ret_f, 0, 0) @[ifu_aln_ctl.scala 197:41] + node misc1eff = bits(misceff, 109, 55) @[ifu_aln_ctl.scala 186:25] + node misc0eff = bits(misceff, 54, 0) @[ifu_aln_ctl.scala 187:25] + node f1dbecc = bits(misc1eff, 54, 54) @[ifu_aln_ctl.scala 190:25] + node _T_223 = bits(misc1eff, 53, 53) @[ifu_aln_ctl.scala 191:21] + f1icaf <= _T_223 @[ifu_aln_ctl.scala 191:10] + node f1ictype = bits(misc1eff, 52, 51) @[ifu_aln_ctl.scala 192:26] + node f1prett = bits(misc1eff, 50, 20) @[ifu_aln_ctl.scala 193:25] + node f1poffset = bits(misc1eff, 19, 8) @[ifu_aln_ctl.scala 194:27] + node f1fghr = bits(misc1eff, 7, 0) @[ifu_aln_ctl.scala 195:24] + node f0dbecc = bits(misc0eff, 54, 54) @[ifu_aln_ctl.scala 197:25] + node _T_224 = bits(misc0eff, 53, 53) @[ifu_aln_ctl.scala 198:21] + f0icaf <= _T_224 @[ifu_aln_ctl.scala 198:10] + node f0ictype = bits(misc0eff, 52, 51) @[ifu_aln_ctl.scala 199:26] + node f0prett = bits(misc0eff, 50, 20) @[ifu_aln_ctl.scala 200:25] + node f0poffset = bits(misc0eff, 19, 8) @[ifu_aln_ctl.scala 201:27] + node f0fghr = bits(misc0eff, 7, 0) @[ifu_aln_ctl.scala 202:24] + node _T_225 = bits(io.ifu_bp_hist1_f, 1, 1) @[ifu_aln_ctl.scala 205:37] + node _T_226 = bits(io.ifu_bp_hist0_f, 1, 1) @[ifu_aln_ctl.scala 205:58] + node _T_227 = bits(io.ifu_bp_pc4_f, 1, 1) @[ifu_aln_ctl.scala 205:77] + node _T_228 = bits(io.ifu_bp_way_f, 1, 1) @[ifu_aln_ctl.scala 205:96] + node _T_229 = bits(io.ifu_bp_valid_f, 1, 1) @[ifu_aln_ctl.scala 205:117] + node _T_230 = bits(io.ifu_bp_ret_f, 1, 1) @[ifu_aln_ctl.scala 206:20] + node _T_231 = bits(io.ifu_bp_hist1_f, 0, 0) @[ifu_aln_ctl.scala 206:42] + node _T_232 = bits(io.ifu_bp_hist0_f, 0, 0) @[ifu_aln_ctl.scala 206:63] + node _T_233 = bits(io.ifu_bp_pc4_f, 0, 0) @[ifu_aln_ctl.scala 206:82] + node _T_234 = bits(io.ifu_bp_way_f, 0, 0) @[ifu_aln_ctl.scala 206:101] + node _T_235 = bits(io.ifu_bp_valid_f, 0, 0) @[ifu_aln_ctl.scala 207:22] + node _T_236 = bits(io.ifu_bp_ret_f, 0, 0) @[ifu_aln_ctl.scala 207:41] node _T_237 = cat(_T_234, _T_235) @[Cat.scala 29:58] node _T_238 = cat(_T_237, _T_236) @[Cat.scala 29:58] node _T_239 = cat(_T_231, _T_232) @[Cat.scala 29:58] @@ -63037,15 +63037,15 @@ circuit quasar_wrapper : node _T_245 = cat(_T_244, _T_227) @[Cat.scala 29:58] node _T_246 = cat(_T_245, _T_243) @[Cat.scala 29:58] node _T_247 = cat(_T_246, _T_241) @[Cat.scala 29:58] - brdata_in <= _T_247 @[ifu_aln_ctl.scala 195:13] - node _T_248 = bits(qren, 0, 0) @[ifu_aln_ctl.scala 199:33] - node _T_249 = bits(_T_248, 0, 0) @[ifu_aln_ctl.scala 199:37] + brdata_in <= _T_247 @[ifu_aln_ctl.scala 205:13] + node _T_248 = bits(qren, 0, 0) @[ifu_aln_ctl.scala 209:33] + node _T_249 = bits(_T_248, 0, 0) @[ifu_aln_ctl.scala 209:37] node _T_250 = cat(brdata1, brdata0) @[Cat.scala 29:58] - node _T_251 = bits(qren, 1, 1) @[ifu_aln_ctl.scala 200:9] - node _T_252 = bits(_T_251, 0, 0) @[ifu_aln_ctl.scala 200:13] + node _T_251 = bits(qren, 1, 1) @[ifu_aln_ctl.scala 210:9] + node _T_252 = bits(_T_251, 0, 0) @[ifu_aln_ctl.scala 210:13] node _T_253 = cat(brdata2, brdata1) @[Cat.scala 29:58] - node _T_254 = bits(qren, 2, 2) @[ifu_aln_ctl.scala 201:9] - node _T_255 = bits(_T_254, 0, 0) @[ifu_aln_ctl.scala 201:13] + node _T_254 = bits(qren, 2, 2) @[ifu_aln_ctl.scala 211:9] + node _T_255 = bits(_T_254, 0, 0) @[ifu_aln_ctl.scala 211:13] node _T_256 = cat(brdata0, brdata2) @[Cat.scala 29:58] node _T_257 = mux(_T_249, _T_250, UInt<1>("h00")) @[Mux.scala 27:72] node _T_258 = mux(_T_252, _T_253, UInt<1>("h00")) @[Mux.scala 27:72] @@ -63054,154 +63054,154 @@ circuit quasar_wrapper : node _T_261 = or(_T_260, _T_259) @[Mux.scala 27:72] wire brdataeff : UInt<24> @[Mux.scala 27:72] brdataeff <= _T_261 @[Mux.scala 27:72] - node brdata0eff = bits(brdataeff, 11, 0) @[ifu_aln_ctl.scala 203:43] - node brdata1eff = bits(brdataeff, 23, 12) @[ifu_aln_ctl.scala 203:61] - node _T_262 = bits(q0sel, 0, 0) @[ifu_aln_ctl.scala 205:37] - node _T_263 = bits(_T_262, 0, 0) @[ifu_aln_ctl.scala 205:41] - node _T_264 = bits(q0sel, 1, 1) @[ifu_aln_ctl.scala 205:68] - node _T_265 = bits(_T_264, 0, 0) @[ifu_aln_ctl.scala 205:72] - node _T_266 = bits(brdata0eff, 11, 6) @[ifu_aln_ctl.scala 205:92] + node brdata0eff = bits(brdataeff, 11, 0) @[ifu_aln_ctl.scala 213:43] + node brdata1eff = bits(brdataeff, 23, 12) @[ifu_aln_ctl.scala 213:61] + node _T_262 = bits(q0sel, 0, 0) @[ifu_aln_ctl.scala 215:37] + node _T_263 = bits(_T_262, 0, 0) @[ifu_aln_ctl.scala 215:41] + node _T_264 = bits(q0sel, 1, 1) @[ifu_aln_ctl.scala 215:68] + node _T_265 = bits(_T_264, 0, 0) @[ifu_aln_ctl.scala 215:72] + node _T_266 = bits(brdata0eff, 11, 6) @[ifu_aln_ctl.scala 215:92] node _T_267 = mux(_T_263, brdata0eff, UInt<1>("h00")) @[Mux.scala 27:72] node _T_268 = mux(_T_265, _T_266, UInt<1>("h00")) @[Mux.scala 27:72] node _T_269 = or(_T_267, _T_268) @[Mux.scala 27:72] wire brdata0final : UInt<12> @[Mux.scala 27:72] brdata0final <= _T_269 @[Mux.scala 27:72] - node _T_270 = bits(q1sel, 0, 0) @[ifu_aln_ctl.scala 206:37] - node _T_271 = bits(_T_270, 0, 0) @[ifu_aln_ctl.scala 206:41] - node _T_272 = bits(q1sel, 1, 1) @[ifu_aln_ctl.scala 206:68] - node _T_273 = bits(_T_272, 0, 0) @[ifu_aln_ctl.scala 206:72] - node _T_274 = bits(brdata1eff, 11, 6) @[ifu_aln_ctl.scala 206:92] + node _T_270 = bits(q1sel, 0, 0) @[ifu_aln_ctl.scala 216:37] + node _T_271 = bits(_T_270, 0, 0) @[ifu_aln_ctl.scala 216:41] + node _T_272 = bits(q1sel, 1, 1) @[ifu_aln_ctl.scala 216:68] + node _T_273 = bits(_T_272, 0, 0) @[ifu_aln_ctl.scala 216:72] + node _T_274 = bits(brdata1eff, 11, 6) @[ifu_aln_ctl.scala 216:92] node _T_275 = mux(_T_271, brdata1eff, UInt<1>("h00")) @[Mux.scala 27:72] node _T_276 = mux(_T_273, _T_274, UInt<1>("h00")) @[Mux.scala 27:72] node _T_277 = or(_T_275, _T_276) @[Mux.scala 27:72] wire brdata1final : UInt<12> @[Mux.scala 27:72] brdata1final <= _T_277 @[Mux.scala 27:72] - node _T_278 = bits(brdata0final, 6, 6) @[ifu_aln_ctl.scala 208:31] - node _T_279 = bits(brdata0final, 0, 0) @[ifu_aln_ctl.scala 208:47] + node _T_278 = bits(brdata0final, 6, 6) @[ifu_aln_ctl.scala 218:31] + node _T_279 = bits(brdata0final, 0, 0) @[ifu_aln_ctl.scala 218:47] node f0ret = cat(_T_278, _T_279) @[Cat.scala 29:58] - node _T_280 = bits(brdata0final, 7, 7) @[ifu_aln_ctl.scala 209:33] - node _T_281 = bits(brdata0final, 1, 1) @[ifu_aln_ctl.scala 209:49] + node _T_280 = bits(brdata0final, 7, 7) @[ifu_aln_ctl.scala 219:33] + node _T_281 = bits(brdata0final, 1, 1) @[ifu_aln_ctl.scala 219:49] node f0brend = cat(_T_280, _T_281) @[Cat.scala 29:58] - node _T_282 = bits(brdata0final, 8, 8) @[ifu_aln_ctl.scala 210:31] - node _T_283 = bits(brdata0final, 2, 2) @[ifu_aln_ctl.scala 210:47] + node _T_282 = bits(brdata0final, 8, 8) @[ifu_aln_ctl.scala 220:31] + node _T_283 = bits(brdata0final, 2, 2) @[ifu_aln_ctl.scala 220:47] node f0way = cat(_T_282, _T_283) @[Cat.scala 29:58] - node _T_284 = bits(brdata0final, 9, 9) @[ifu_aln_ctl.scala 211:31] - node _T_285 = bits(brdata0final, 3, 3) @[ifu_aln_ctl.scala 211:47] + node _T_284 = bits(brdata0final, 9, 9) @[ifu_aln_ctl.scala 221:31] + node _T_285 = bits(brdata0final, 3, 3) @[ifu_aln_ctl.scala 221:47] node f0pc4 = cat(_T_284, _T_285) @[Cat.scala 29:58] - node _T_286 = bits(brdata0final, 10, 10) @[ifu_aln_ctl.scala 212:33] - node _T_287 = bits(brdata0final, 4, 4) @[ifu_aln_ctl.scala 212:50] + node _T_286 = bits(brdata0final, 10, 10) @[ifu_aln_ctl.scala 222:33] + node _T_287 = bits(brdata0final, 4, 4) @[ifu_aln_ctl.scala 222:50] node f0hist0 = cat(_T_286, _T_287) @[Cat.scala 29:58] - node _T_288 = bits(brdata0final, 11, 11) @[ifu_aln_ctl.scala 213:33] - node _T_289 = bits(brdata0final, 5, 5) @[ifu_aln_ctl.scala 213:50] + node _T_288 = bits(brdata0final, 11, 11) @[ifu_aln_ctl.scala 223:33] + node _T_289 = bits(brdata0final, 5, 5) @[ifu_aln_ctl.scala 223:50] node f0hist1 = cat(_T_288, _T_289) @[Cat.scala 29:58] - node _T_290 = bits(brdata1final, 6, 6) @[ifu_aln_ctl.scala 215:31] - node _T_291 = bits(brdata1final, 0, 0) @[ifu_aln_ctl.scala 215:47] + node _T_290 = bits(brdata1final, 6, 6) @[ifu_aln_ctl.scala 225:31] + node _T_291 = bits(brdata1final, 0, 0) @[ifu_aln_ctl.scala 225:47] node f1ret = cat(_T_290, _T_291) @[Cat.scala 29:58] - node _T_292 = bits(brdata1final, 7, 7) @[ifu_aln_ctl.scala 216:33] - node _T_293 = bits(brdata1final, 1, 1) @[ifu_aln_ctl.scala 216:49] + node _T_292 = bits(brdata1final, 7, 7) @[ifu_aln_ctl.scala 226:33] + node _T_293 = bits(brdata1final, 1, 1) @[ifu_aln_ctl.scala 226:49] node f1brend = cat(_T_292, _T_293) @[Cat.scala 29:58] - node _T_294 = bits(brdata1final, 8, 8) @[ifu_aln_ctl.scala 217:31] - node _T_295 = bits(brdata1final, 2, 2) @[ifu_aln_ctl.scala 217:47] + node _T_294 = bits(brdata1final, 8, 8) @[ifu_aln_ctl.scala 227:31] + node _T_295 = bits(brdata1final, 2, 2) @[ifu_aln_ctl.scala 227:47] node f1way = cat(_T_294, _T_295) @[Cat.scala 29:58] - node _T_296 = bits(brdata1final, 9, 9) @[ifu_aln_ctl.scala 218:31] - node _T_297 = bits(brdata1final, 3, 3) @[ifu_aln_ctl.scala 218:47] + node _T_296 = bits(brdata1final, 9, 9) @[ifu_aln_ctl.scala 228:31] + node _T_297 = bits(brdata1final, 3, 3) @[ifu_aln_ctl.scala 228:47] node f1pc4 = cat(_T_296, _T_297) @[Cat.scala 29:58] - node _T_298 = bits(brdata1final, 10, 10) @[ifu_aln_ctl.scala 219:33] - node _T_299 = bits(brdata1final, 4, 4) @[ifu_aln_ctl.scala 219:50] + node _T_298 = bits(brdata1final, 10, 10) @[ifu_aln_ctl.scala 229:33] + node _T_299 = bits(brdata1final, 4, 4) @[ifu_aln_ctl.scala 229:50] node f1hist0 = cat(_T_298, _T_299) @[Cat.scala 29:58] - node _T_300 = bits(brdata1final, 11, 11) @[ifu_aln_ctl.scala 220:33] - node _T_301 = bits(brdata1final, 5, 5) @[ifu_aln_ctl.scala 220:50] + node _T_300 = bits(brdata1final, 11, 11) @[ifu_aln_ctl.scala 230:33] + node _T_301 = bits(brdata1final, 5, 5) @[ifu_aln_ctl.scala 230:50] node f1hist1 = cat(_T_300, _T_301) @[Cat.scala 29:58] - node _T_302 = bits(f2val, 0, 0) @[ifu_aln_ctl.scala 223:20] - f2_valid <= _T_302 @[ifu_aln_ctl.scala 223:12] - node _T_303 = bits(sf1val, 0, 0) @[ifu_aln_ctl.scala 224:22] - sf1_valid <= _T_303 @[ifu_aln_ctl.scala 224:13] - node _T_304 = bits(sf0val, 0, 0) @[ifu_aln_ctl.scala 225:22] - sf0_valid <= _T_304 @[ifu_aln_ctl.scala 225:13] - node _T_305 = bits(sf0val, 0, 0) @[ifu_aln_ctl.scala 227:28] - node _T_306 = eq(_T_305, UInt<1>("h00")) @[ifu_aln_ctl.scala 227:21] - node _T_307 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 227:39] - node consume_fb0 = and(_T_306, _T_307) @[ifu_aln_ctl.scala 227:32] - node _T_308 = bits(sf1val, 0, 0) @[ifu_aln_ctl.scala 228:28] - node _T_309 = eq(_T_308, UInt<1>("h00")) @[ifu_aln_ctl.scala 228:21] - node _T_310 = bits(f1val, 0, 0) @[ifu_aln_ctl.scala 228:39] - node consume_fb1 = and(_T_309, _T_310) @[ifu_aln_ctl.scala 228:32] - node _T_311 = eq(consume_fb1, UInt<1>("h00")) @[ifu_aln_ctl.scala 230:39] - node _T_312 = and(consume_fb0, _T_311) @[ifu_aln_ctl.scala 230:37] - node _T_313 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 230:54] - node _T_314 = and(_T_312, _T_313) @[ifu_aln_ctl.scala 230:52] - io.ifu_fb_consume1 <= _T_314 @[ifu_aln_ctl.scala 230:22] - node _T_315 = and(consume_fb0, consume_fb1) @[ifu_aln_ctl.scala 231:37] - node _T_316 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 231:54] - node _T_317 = and(_T_315, _T_316) @[ifu_aln_ctl.scala 231:52] - io.ifu_fb_consume2 <= _T_317 @[ifu_aln_ctl.scala 231:22] - node _T_318 = bits(io.ifu_fetch_val, 0, 0) @[ifu_aln_ctl.scala 233:30] - ifvalid <= _T_318 @[ifu_aln_ctl.scala 233:11] - node _T_319 = eq(sf0_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 235:18] - node _T_320 = and(_T_319, sf1_valid) @[ifu_aln_ctl.scala 235:29] - shift_f1_f0 <= _T_320 @[ifu_aln_ctl.scala 235:15] - node _T_321 = eq(sf0_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 236:18] - node _T_322 = eq(sf1_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 236:31] - node _T_323 = and(_T_321, _T_322) @[ifu_aln_ctl.scala 236:29] - node _T_324 = and(_T_323, f2_valid) @[ifu_aln_ctl.scala 236:42] - shift_f2_f0 <= _T_324 @[ifu_aln_ctl.scala 236:15] - node _T_325 = eq(sf0_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 237:18] - node _T_326 = and(_T_325, sf1_valid) @[ifu_aln_ctl.scala 237:29] - node _T_327 = and(_T_326, f2_valid) @[ifu_aln_ctl.scala 237:42] - shift_f2_f1 <= _T_327 @[ifu_aln_ctl.scala 237:15] - node _T_328 = eq(sf0_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 239:26] - node _T_329 = eq(sf1_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 239:39] - node _T_330 = and(_T_328, _T_329) @[ifu_aln_ctl.scala 239:37] - node _T_331 = eq(f2_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 239:52] - node _T_332 = and(_T_330, _T_331) @[ifu_aln_ctl.scala 239:50] - node _T_333 = and(_T_332, ifvalid) @[ifu_aln_ctl.scala 239:62] - fetch_to_f0 <= _T_333 @[ifu_aln_ctl.scala 239:22] - node _T_334 = eq(sf0_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 240:26] - node _T_335 = eq(sf1_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 240:39] - node _T_336 = and(_T_334, _T_335) @[ifu_aln_ctl.scala 240:37] - node _T_337 = and(_T_336, f2_valid) @[ifu_aln_ctl.scala 240:50] - node _T_338 = and(_T_337, ifvalid) @[ifu_aln_ctl.scala 240:62] - node _T_339 = eq(sf0_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 241:26] - node _T_340 = and(_T_339, sf1_valid) @[ifu_aln_ctl.scala 241:37] - node _T_341 = eq(f2_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 241:52] - node _T_342 = and(_T_340, _T_341) @[ifu_aln_ctl.scala 241:50] - node _T_343 = and(_T_342, ifvalid) @[ifu_aln_ctl.scala 241:62] - node _T_344 = or(_T_338, _T_343) @[ifu_aln_ctl.scala 240:74] - node _T_345 = eq(sf1_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 242:39] - node _T_346 = and(sf0_valid, _T_345) @[ifu_aln_ctl.scala 242:37] - node _T_347 = eq(f2_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 242:52] - node _T_348 = and(_T_346, _T_347) @[ifu_aln_ctl.scala 242:50] - node _T_349 = and(_T_348, ifvalid) @[ifu_aln_ctl.scala 242:62] - node _T_350 = or(_T_344, _T_349) @[ifu_aln_ctl.scala 241:74] - fetch_to_f1 <= _T_350 @[ifu_aln_ctl.scala 240:22] - node _T_351 = eq(sf0_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 244:26] - node _T_352 = and(_T_351, sf1_valid) @[ifu_aln_ctl.scala 244:37] - node _T_353 = and(_T_352, f2_valid) @[ifu_aln_ctl.scala 244:50] - node _T_354 = and(_T_353, ifvalid) @[ifu_aln_ctl.scala 244:62] - node _T_355 = and(sf0_valid, sf1_valid) @[ifu_aln_ctl.scala 245:37] - node _T_356 = eq(f2_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 245:52] - node _T_357 = and(_T_355, _T_356) @[ifu_aln_ctl.scala 245:50] - node _T_358 = and(_T_357, ifvalid) @[ifu_aln_ctl.scala 245:62] - node _T_359 = or(_T_354, _T_358) @[ifu_aln_ctl.scala 244:74] - fetch_to_f2 <= _T_359 @[ifu_aln_ctl.scala 244:22] - node _T_360 = add(f0pc, UInt<1>("h01")) @[ifu_aln_ctl.scala 247:25] - node f0pc_plus1 = tail(_T_360, 1) @[ifu_aln_ctl.scala 247:25] - node _T_361 = add(f1pc, UInt<1>("h01")) @[ifu_aln_ctl.scala 249:25] - node f1pc_plus1 = tail(_T_361, 1) @[ifu_aln_ctl.scala 249:25] + node _T_302 = bits(f2val, 0, 0) @[ifu_aln_ctl.scala 233:20] + f2_valid <= _T_302 @[ifu_aln_ctl.scala 233:12] + node _T_303 = bits(sf1val, 0, 0) @[ifu_aln_ctl.scala 234:22] + sf1_valid <= _T_303 @[ifu_aln_ctl.scala 234:13] + node _T_304 = bits(sf0val, 0, 0) @[ifu_aln_ctl.scala 235:22] + sf0_valid <= _T_304 @[ifu_aln_ctl.scala 235:13] + node _T_305 = bits(sf0val, 0, 0) @[ifu_aln_ctl.scala 237:28] + node _T_306 = eq(_T_305, UInt<1>("h00")) @[ifu_aln_ctl.scala 237:21] + node _T_307 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 237:39] + node consume_fb0 = and(_T_306, _T_307) @[ifu_aln_ctl.scala 237:32] + node _T_308 = bits(sf1val, 0, 0) @[ifu_aln_ctl.scala 238:28] + node _T_309 = eq(_T_308, UInt<1>("h00")) @[ifu_aln_ctl.scala 238:21] + node _T_310 = bits(f1val, 0, 0) @[ifu_aln_ctl.scala 238:39] + node consume_fb1 = and(_T_309, _T_310) @[ifu_aln_ctl.scala 238:32] + node _T_311 = eq(consume_fb1, UInt<1>("h00")) @[ifu_aln_ctl.scala 241:39] + node _T_312 = and(consume_fb0, _T_311) @[ifu_aln_ctl.scala 241:37] + node _T_313 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 241:54] + node _T_314 = and(_T_312, _T_313) @[ifu_aln_ctl.scala 241:52] + io.ifu_fb_consume1 <= _T_314 @[ifu_aln_ctl.scala 241:22] + node _T_315 = and(consume_fb0, consume_fb1) @[ifu_aln_ctl.scala 242:37] + node _T_316 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 242:54] + node _T_317 = and(_T_315, _T_316) @[ifu_aln_ctl.scala 242:52] + io.ifu_fb_consume2 <= _T_317 @[ifu_aln_ctl.scala 242:22] + node _T_318 = bits(io.ifu_fetch_val, 0, 0) @[ifu_aln_ctl.scala 244:30] + ifvalid <= _T_318 @[ifu_aln_ctl.scala 244:11] + node _T_319 = eq(sf0_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 247:18] + node _T_320 = and(_T_319, sf1_valid) @[ifu_aln_ctl.scala 247:29] + shift_f1_f0 <= _T_320 @[ifu_aln_ctl.scala 247:15] + node _T_321 = eq(sf0_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 248:18] + node _T_322 = eq(sf1_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 248:31] + node _T_323 = and(_T_321, _T_322) @[ifu_aln_ctl.scala 248:29] + node _T_324 = and(_T_323, f2_valid) @[ifu_aln_ctl.scala 248:42] + shift_f2_f0 <= _T_324 @[ifu_aln_ctl.scala 248:15] + node _T_325 = eq(sf0_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 249:18] + node _T_326 = and(_T_325, sf1_valid) @[ifu_aln_ctl.scala 249:29] + node _T_327 = and(_T_326, f2_valid) @[ifu_aln_ctl.scala 249:42] + shift_f2_f1 <= _T_327 @[ifu_aln_ctl.scala 249:15] + node _T_328 = eq(sf0_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 251:26] + node _T_329 = eq(sf1_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 251:39] + node _T_330 = and(_T_328, _T_329) @[ifu_aln_ctl.scala 251:37] + node _T_331 = eq(f2_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 251:52] + node _T_332 = and(_T_330, _T_331) @[ifu_aln_ctl.scala 251:50] + node _T_333 = and(_T_332, ifvalid) @[ifu_aln_ctl.scala 251:62] + fetch_to_f0 <= _T_333 @[ifu_aln_ctl.scala 251:22] + node _T_334 = eq(sf0_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 252:26] + node _T_335 = eq(sf1_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 252:39] + node _T_336 = and(_T_334, _T_335) @[ifu_aln_ctl.scala 252:37] + node _T_337 = and(_T_336, f2_valid) @[ifu_aln_ctl.scala 252:50] + node _T_338 = and(_T_337, ifvalid) @[ifu_aln_ctl.scala 252:62] + node _T_339 = eq(sf0_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 253:26] + node _T_340 = and(_T_339, sf1_valid) @[ifu_aln_ctl.scala 253:37] + node _T_341 = eq(f2_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 253:52] + node _T_342 = and(_T_340, _T_341) @[ifu_aln_ctl.scala 253:50] + node _T_343 = and(_T_342, ifvalid) @[ifu_aln_ctl.scala 253:62] + node _T_344 = or(_T_338, _T_343) @[ifu_aln_ctl.scala 252:74] + node _T_345 = eq(sf1_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 254:39] + node _T_346 = and(sf0_valid, _T_345) @[ifu_aln_ctl.scala 254:37] + node _T_347 = eq(f2_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 254:52] + node _T_348 = and(_T_346, _T_347) @[ifu_aln_ctl.scala 254:50] + node _T_349 = and(_T_348, ifvalid) @[ifu_aln_ctl.scala 254:62] + node _T_350 = or(_T_344, _T_349) @[ifu_aln_ctl.scala 253:74] + fetch_to_f1 <= _T_350 @[ifu_aln_ctl.scala 252:22] + node _T_351 = eq(sf0_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 256:26] + node _T_352 = and(_T_351, sf1_valid) @[ifu_aln_ctl.scala 256:37] + node _T_353 = and(_T_352, f2_valid) @[ifu_aln_ctl.scala 256:50] + node _T_354 = and(_T_353, ifvalid) @[ifu_aln_ctl.scala 256:62] + node _T_355 = and(sf0_valid, sf1_valid) @[ifu_aln_ctl.scala 257:37] + node _T_356 = eq(f2_valid, UInt<1>("h00")) @[ifu_aln_ctl.scala 257:52] + node _T_357 = and(_T_355, _T_356) @[ifu_aln_ctl.scala 257:50] + node _T_358 = and(_T_357, ifvalid) @[ifu_aln_ctl.scala 257:62] + node _T_359 = or(_T_354, _T_358) @[ifu_aln_ctl.scala 256:74] + fetch_to_f2 <= _T_359 @[ifu_aln_ctl.scala 256:22] + node _T_360 = add(f0pc, UInt<1>("h01")) @[ifu_aln_ctl.scala 259:25] + node f0pc_plus1 = tail(_T_360, 1) @[ifu_aln_ctl.scala 259:25] + node _T_361 = add(f1pc, UInt<1>("h01")) @[ifu_aln_ctl.scala 261:25] + node f1pc_plus1 = tail(_T_361, 1) @[ifu_aln_ctl.scala 261:25] node _T_362 = bits(f1_shift_2B, 0, 0) @[Bitwise.scala 72:15] node _T_363 = mux(_T_362, UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12] - node _T_364 = and(_T_363, f1pc_plus1) @[ifu_aln_ctl.scala 251:38] - node _T_365 = eq(f1_shift_2B, UInt<1>("h00")) @[ifu_aln_ctl.scala 251:64] + node _T_364 = and(_T_363, f1pc_plus1) @[ifu_aln_ctl.scala 263:38] + node _T_365 = eq(f1_shift_2B, UInt<1>("h00")) @[ifu_aln_ctl.scala 263:64] node _T_366 = bits(_T_365, 0, 0) @[Bitwise.scala 72:15] node _T_367 = mux(_T_366, UInt<31>("h07fffffff"), UInt<31>("h00")) @[Bitwise.scala 72:12] - node _T_368 = and(_T_367, f1pc) @[ifu_aln_ctl.scala 251:78] - node sf1pc = or(_T_364, _T_368) @[ifu_aln_ctl.scala 251:52] - node _T_369 = bits(fetch_to_f1, 0, 0) @[ifu_aln_ctl.scala 253:36] - node _T_370 = bits(shift_f2_f1, 0, 0) @[ifu_aln_ctl.scala 254:17] - node _T_371 = eq(fetch_to_f1, UInt<1>("h00")) @[ifu_aln_ctl.scala 255:6] - node _T_372 = eq(shift_f2_f1, UInt<1>("h00")) @[ifu_aln_ctl.scala 255:21] - node _T_373 = and(_T_371, _T_372) @[ifu_aln_ctl.scala 255:19] - node _T_374 = bits(_T_373, 0, 0) @[ifu_aln_ctl.scala 255:35] + node _T_368 = and(_T_367, f1pc) @[ifu_aln_ctl.scala 263:78] + node sf1pc = or(_T_364, _T_368) @[ifu_aln_ctl.scala 263:52] + node _T_369 = bits(fetch_to_f1, 0, 0) @[ifu_aln_ctl.scala 265:36] + node _T_370 = bits(shift_f2_f1, 0, 0) @[ifu_aln_ctl.scala 266:17] + node _T_371 = eq(fetch_to_f1, UInt<1>("h00")) @[ifu_aln_ctl.scala 267:6] + node _T_372 = eq(shift_f2_f1, UInt<1>("h00")) @[ifu_aln_ctl.scala 267:21] + node _T_373 = and(_T_371, _T_372) @[ifu_aln_ctl.scala 267:19] + node _T_374 = bits(_T_373, 0, 0) @[ifu_aln_ctl.scala 267:35] node _T_375 = mux(_T_369, io.ifu_fetch_pc, UInt<1>("h00")) @[Mux.scala 27:72] node _T_376 = mux(_T_370, f2pc, UInt<1>("h00")) @[Mux.scala 27:72] node _T_377 = mux(_T_374, sf1pc, UInt<1>("h00")) @[Mux.scala 27:72] @@ -63209,16 +63209,16 @@ circuit quasar_wrapper : node _T_379 = or(_T_378, _T_377) @[Mux.scala 27:72] wire _T_380 : UInt @[Mux.scala 27:72] _T_380 <= _T_379 @[Mux.scala 27:72] - f1pc_in <= _T_380 @[ifu_aln_ctl.scala 253:11] - node _T_381 = bits(fetch_to_f0, 0, 0) @[ifu_aln_ctl.scala 257:36] - node _T_382 = bits(shift_f2_f0, 0, 0) @[ifu_aln_ctl.scala 258:36] - node _T_383 = bits(shift_f1_f0, 0, 0) @[ifu_aln_ctl.scala 259:36] - node _T_384 = eq(fetch_to_f0, UInt<1>("h00")) @[ifu_aln_ctl.scala 260:24] - node _T_385 = eq(shift_f2_f0, UInt<1>("h00")) @[ifu_aln_ctl.scala 260:39] - node _T_386 = and(_T_384, _T_385) @[ifu_aln_ctl.scala 260:37] - node _T_387 = eq(shift_f1_f0, UInt<1>("h00")) @[ifu_aln_ctl.scala 260:54] - node _T_388 = and(_T_386, _T_387) @[ifu_aln_ctl.scala 260:52] - node _T_389 = bits(_T_388, 0, 0) @[ifu_aln_ctl.scala 260:68] + f1pc_in <= _T_380 @[ifu_aln_ctl.scala 265:11] + node _T_381 = bits(fetch_to_f0, 0, 0) @[ifu_aln_ctl.scala 269:36] + node _T_382 = bits(shift_f2_f0, 0, 0) @[ifu_aln_ctl.scala 270:36] + node _T_383 = bits(shift_f1_f0, 0, 0) @[ifu_aln_ctl.scala 271:36] + node _T_384 = eq(fetch_to_f0, UInt<1>("h00")) @[ifu_aln_ctl.scala 272:24] + node _T_385 = eq(shift_f2_f0, UInt<1>("h00")) @[ifu_aln_ctl.scala 272:39] + node _T_386 = and(_T_384, _T_385) @[ifu_aln_ctl.scala 272:37] + node _T_387 = eq(shift_f1_f0, UInt<1>("h00")) @[ifu_aln_ctl.scala 272:54] + node _T_388 = and(_T_386, _T_387) @[ifu_aln_ctl.scala 272:52] + node _T_389 = bits(_T_388, 0, 0) @[ifu_aln_ctl.scala 272:68] node _T_390 = mux(_T_381, io.ifu_fetch_pc, UInt<1>("h00")) @[Mux.scala 27:72] node _T_391 = mux(_T_382, f2pc, UInt<1>("h00")) @[Mux.scala 27:72] node _T_392 = mux(_T_383, sf1pc, UInt<1>("h00")) @[Mux.scala 27:72] @@ -63228,48 +63228,48 @@ circuit quasar_wrapper : node _T_396 = or(_T_395, _T_393) @[Mux.scala 27:72] wire _T_397 : UInt @[Mux.scala 27:72] _T_397 <= _T_396 @[Mux.scala 27:72] - f0pc_in <= _T_397 @[ifu_aln_ctl.scala 257:11] - node _T_398 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 262:40] - node _T_399 = and(fetch_to_f2, _T_398) @[ifu_aln_ctl.scala 262:38] - node _T_400 = bits(_T_399, 0, 0) @[ifu_aln_ctl.scala 262:61] - node _T_401 = eq(fetch_to_f2, UInt<1>("h00")) @[ifu_aln_ctl.scala 263:25] - node _T_402 = eq(shift_f2_f1, UInt<1>("h00")) @[ifu_aln_ctl.scala 263:40] - node _T_403 = and(_T_401, _T_402) @[ifu_aln_ctl.scala 263:38] - node _T_404 = eq(shift_f2_f0, UInt<1>("h00")) @[ifu_aln_ctl.scala 263:55] - node _T_405 = and(_T_403, _T_404) @[ifu_aln_ctl.scala 263:53] - node _T_406 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 263:70] - node _T_407 = and(_T_405, _T_406) @[ifu_aln_ctl.scala 263:68] - node _T_408 = bits(_T_407, 0, 0) @[ifu_aln_ctl.scala 263:91] + f0pc_in <= _T_397 @[ifu_aln_ctl.scala 269:11] + node _T_398 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 274:40] + node _T_399 = and(fetch_to_f2, _T_398) @[ifu_aln_ctl.scala 274:38] + node _T_400 = bits(_T_399, 0, 0) @[ifu_aln_ctl.scala 274:61] + node _T_401 = eq(fetch_to_f2, UInt<1>("h00")) @[ifu_aln_ctl.scala 275:25] + node _T_402 = eq(shift_f2_f1, UInt<1>("h00")) @[ifu_aln_ctl.scala 275:40] + node _T_403 = and(_T_401, _T_402) @[ifu_aln_ctl.scala 275:38] + node _T_404 = eq(shift_f2_f0, UInt<1>("h00")) @[ifu_aln_ctl.scala 275:55] + node _T_405 = and(_T_403, _T_404) @[ifu_aln_ctl.scala 275:53] + node _T_406 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 275:70] + node _T_407 = and(_T_405, _T_406) @[ifu_aln_ctl.scala 275:68] + node _T_408 = bits(_T_407, 0, 0) @[ifu_aln_ctl.scala 275:91] node _T_409 = mux(_T_400, io.ifu_fetch_val, UInt<1>("h00")) @[Mux.scala 27:72] node _T_410 = mux(_T_408, f2val, UInt<1>("h00")) @[Mux.scala 27:72] node _T_411 = or(_T_409, _T_410) @[Mux.scala 27:72] wire _T_412 : UInt @[Mux.scala 27:72] _T_412 <= _T_411 @[Mux.scala 27:72] - f2val_in <= _T_412 @[ifu_aln_ctl.scala 262:12] - node _T_413 = bits(f1_shift_2B, 0, 0) @[ifu_aln_ctl.scala 265:35] - node _T_414 = bits(f1val, 1, 1) @[ifu_aln_ctl.scala 265:48] - node _T_415 = bits(f1_shift_2B, 0, 0) @[ifu_aln_ctl.scala 265:66] - node _T_416 = eq(_T_415, UInt<1>("h00")) @[ifu_aln_ctl.scala 265:53] + f2val_in <= _T_412 @[ifu_aln_ctl.scala 274:12] + node _T_413 = bits(f1_shift_2B, 0, 0) @[ifu_aln_ctl.scala 277:35] + node _T_414 = bits(f1val, 1, 1) @[ifu_aln_ctl.scala 277:48] + node _T_415 = bits(f1_shift_2B, 0, 0) @[ifu_aln_ctl.scala 277:66] + node _T_416 = eq(_T_415, UInt<1>("h00")) @[ifu_aln_ctl.scala 277:53] node _T_417 = mux(_T_413, _T_414, UInt<1>("h00")) @[Mux.scala 27:72] node _T_418 = mux(_T_416, f1val, UInt<1>("h00")) @[Mux.scala 27:72] node _T_419 = or(_T_417, _T_418) @[Mux.scala 27:72] wire _T_420 : UInt @[Mux.scala 27:72] _T_420 <= _T_419 @[Mux.scala 27:72] - sf1val <= _T_420 @[ifu_aln_ctl.scala 265:10] - node _T_421 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 267:71] - node _T_422 = and(fetch_to_f1, _T_421) @[ifu_aln_ctl.scala 267:39] - node _T_423 = bits(_T_422, 0, 0) @[ifu_aln_ctl.scala 267:92] - node _T_424 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 268:71] - node _T_425 = and(shift_f2_f1, _T_424) @[ifu_aln_ctl.scala 268:54] - node _T_426 = bits(_T_425, 0, 0) @[ifu_aln_ctl.scala 268:92] - node _T_427 = eq(fetch_to_f1, UInt<1>("h00")) @[ifu_aln_ctl.scala 269:26] - node _T_428 = eq(shift_f2_f1, UInt<1>("h00")) @[ifu_aln_ctl.scala 269:41] - node _T_429 = and(_T_427, _T_428) @[ifu_aln_ctl.scala 269:39] - node _T_430 = eq(shift_f1_f0, UInt<1>("h00")) @[ifu_aln_ctl.scala 269:56] - node _T_431 = and(_T_429, _T_430) @[ifu_aln_ctl.scala 269:54] - node _T_432 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 269:71] - node _T_433 = and(_T_431, _T_432) @[ifu_aln_ctl.scala 269:69] - node _T_434 = bits(_T_433, 0, 0) @[ifu_aln_ctl.scala 269:92] + sf1val <= _T_420 @[ifu_aln_ctl.scala 277:10] + node _T_421 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 279:71] + node _T_422 = and(fetch_to_f1, _T_421) @[ifu_aln_ctl.scala 279:39] + node _T_423 = bits(_T_422, 0, 0) @[ifu_aln_ctl.scala 279:92] + node _T_424 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 280:71] + node _T_425 = and(shift_f2_f1, _T_424) @[ifu_aln_ctl.scala 280:54] + node _T_426 = bits(_T_425, 0, 0) @[ifu_aln_ctl.scala 280:92] + node _T_427 = eq(fetch_to_f1, UInt<1>("h00")) @[ifu_aln_ctl.scala 281:26] + node _T_428 = eq(shift_f2_f1, UInt<1>("h00")) @[ifu_aln_ctl.scala 281:41] + node _T_429 = and(_T_427, _T_428) @[ifu_aln_ctl.scala 281:39] + node _T_430 = eq(shift_f1_f0, UInt<1>("h00")) @[ifu_aln_ctl.scala 281:56] + node _T_431 = and(_T_429, _T_430) @[ifu_aln_ctl.scala 281:54] + node _T_432 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 281:71] + node _T_433 = and(_T_431, _T_432) @[ifu_aln_ctl.scala 281:69] + node _T_434 = bits(_T_433, 0, 0) @[ifu_aln_ctl.scala 281:92] node _T_435 = mux(_T_423, io.ifu_fetch_val, UInt<1>("h00")) @[Mux.scala 27:72] node _T_436 = mux(_T_426, f2val, UInt<1>("h00")) @[Mux.scala 27:72] node _T_437 = mux(_T_434, sf1val, UInt<1>("h00")) @[Mux.scala 27:72] @@ -63277,37 +63277,37 @@ circuit quasar_wrapper : node _T_439 = or(_T_438, _T_437) @[Mux.scala 27:72] wire _T_440 : UInt @[Mux.scala 27:72] _T_440 <= _T_439 @[Mux.scala 27:72] - f1val_in <= _T_440 @[ifu_aln_ctl.scala 267:12] - node _T_441 = bits(shift_2B, 0, 0) @[ifu_aln_ctl.scala 271:32] - node _T_442 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 271:54] + f1val_in <= _T_440 @[ifu_aln_ctl.scala 279:12] + node _T_441 = bits(shift_2B, 0, 0) @[ifu_aln_ctl.scala 283:32] + node _T_442 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 283:54] node _T_443 = cat(UInt<1>("h00"), _T_442) @[Cat.scala 29:58] - node _T_444 = eq(shift_2B, UInt<1>("h00")) @[ifu_aln_ctl.scala 272:18] - node _T_445 = eq(shift_4B, UInt<1>("h00")) @[ifu_aln_ctl.scala 272:30] - node _T_446 = and(_T_444, _T_445) @[ifu_aln_ctl.scala 272:28] - node _T_447 = bits(_T_446, 0, 0) @[ifu_aln_ctl.scala 272:41] + node _T_444 = eq(shift_2B, UInt<1>("h00")) @[ifu_aln_ctl.scala 284:18] + node _T_445 = eq(shift_4B, UInt<1>("h00")) @[ifu_aln_ctl.scala 284:30] + node _T_446 = and(_T_444, _T_445) @[ifu_aln_ctl.scala 284:28] + node _T_447 = bits(_T_446, 0, 0) @[ifu_aln_ctl.scala 284:41] node _T_448 = mux(_T_441, _T_443, UInt<1>("h00")) @[Mux.scala 27:72] node _T_449 = mux(_T_447, f0val, UInt<1>("h00")) @[Mux.scala 27:72] node _T_450 = or(_T_448, _T_449) @[Mux.scala 27:72] wire _T_451 : UInt @[Mux.scala 27:72] _T_451 <= _T_450 @[Mux.scala 27:72] - sf0val <= _T_451 @[ifu_aln_ctl.scala 271:10] - node _T_452 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 274:71] - node _T_453 = and(fetch_to_f0, _T_452) @[ifu_aln_ctl.scala 274:38] - node _T_454 = bits(_T_453, 0, 0) @[ifu_aln_ctl.scala 274:92] - node _T_455 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 275:71] - node _T_456 = and(shift_f2_f0, _T_455) @[ifu_aln_ctl.scala 275:54] - node _T_457 = bits(_T_456, 0, 0) @[ifu_aln_ctl.scala 275:92] - node _T_458 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 276:71] - node _T_459 = and(shift_f1_f0, _T_458) @[ifu_aln_ctl.scala 276:69] - node _T_460 = bits(_T_459, 0, 0) @[ifu_aln_ctl.scala 276:92] - node _T_461 = eq(fetch_to_f0, UInt<1>("h00")) @[ifu_aln_ctl.scala 277:26] - node _T_462 = eq(shift_f2_f0, UInt<1>("h00")) @[ifu_aln_ctl.scala 277:41] - node _T_463 = and(_T_461, _T_462) @[ifu_aln_ctl.scala 277:39] - node _T_464 = eq(shift_f1_f0, UInt<1>("h00")) @[ifu_aln_ctl.scala 277:56] - node _T_465 = and(_T_463, _T_464) @[ifu_aln_ctl.scala 277:54] - node _T_466 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 277:71] - node _T_467 = and(_T_465, _T_466) @[ifu_aln_ctl.scala 277:69] - node _T_468 = bits(_T_467, 0, 0) @[ifu_aln_ctl.scala 277:92] + sf0val <= _T_451 @[ifu_aln_ctl.scala 283:10] + node _T_452 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 286:71] + node _T_453 = and(fetch_to_f0, _T_452) @[ifu_aln_ctl.scala 286:38] + node _T_454 = bits(_T_453, 0, 0) @[ifu_aln_ctl.scala 286:92] + node _T_455 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 287:71] + node _T_456 = and(shift_f2_f0, _T_455) @[ifu_aln_ctl.scala 287:54] + node _T_457 = bits(_T_456, 0, 0) @[ifu_aln_ctl.scala 287:92] + node _T_458 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 288:71] + node _T_459 = and(shift_f1_f0, _T_458) @[ifu_aln_ctl.scala 288:69] + node _T_460 = bits(_T_459, 0, 0) @[ifu_aln_ctl.scala 288:92] + node _T_461 = eq(fetch_to_f0, UInt<1>("h00")) @[ifu_aln_ctl.scala 289:26] + node _T_462 = eq(shift_f2_f0, UInt<1>("h00")) @[ifu_aln_ctl.scala 289:41] + node _T_463 = and(_T_461, _T_462) @[ifu_aln_ctl.scala 289:39] + node _T_464 = eq(shift_f1_f0, UInt<1>("h00")) @[ifu_aln_ctl.scala 289:56] + node _T_465 = and(_T_463, _T_464) @[ifu_aln_ctl.scala 289:54] + node _T_466 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_aln_ctl.scala 289:71] + node _T_467 = and(_T_465, _T_466) @[ifu_aln_ctl.scala 289:69] + node _T_468 = bits(_T_467, 0, 0) @[ifu_aln_ctl.scala 289:92] node _T_469 = mux(_T_454, io.ifu_fetch_val, UInt<1>("h00")) @[Mux.scala 27:72] node _T_470 = mux(_T_457, f2val, UInt<1>("h00")) @[Mux.scala 27:72] node _T_471 = mux(_T_460, sf1val, UInt<1>("h00")) @[Mux.scala 27:72] @@ -63317,15 +63317,15 @@ circuit quasar_wrapper : node _T_475 = or(_T_474, _T_472) @[Mux.scala 27:72] wire _T_476 : UInt @[Mux.scala 27:72] _T_476 <= _T_475 @[Mux.scala 27:72] - f0val_in <= _T_476 @[ifu_aln_ctl.scala 274:12] - node _T_477 = bits(qren, 0, 0) @[ifu_aln_ctl.scala 279:28] - node _T_478 = bits(_T_477, 0, 0) @[ifu_aln_ctl.scala 279:32] + f0val_in <= _T_476 @[ifu_aln_ctl.scala 286:12] + node _T_477 = bits(qren, 0, 0) @[ifu_aln_ctl.scala 291:28] + node _T_478 = bits(_T_477, 0, 0) @[ifu_aln_ctl.scala 291:32] node _T_479 = cat(q1, q0) @[Cat.scala 29:58] - node _T_480 = bits(qren, 1, 1) @[ifu_aln_ctl.scala 280:9] - node _T_481 = bits(_T_480, 0, 0) @[ifu_aln_ctl.scala 280:13] + node _T_480 = bits(qren, 1, 1) @[ifu_aln_ctl.scala 292:9] + node _T_481 = bits(_T_480, 0, 0) @[ifu_aln_ctl.scala 292:13] node _T_482 = cat(q2, q1) @[Cat.scala 29:58] - node _T_483 = bits(qren, 2, 2) @[ifu_aln_ctl.scala 281:9] - node _T_484 = bits(_T_483, 0, 0) @[ifu_aln_ctl.scala 281:13] + node _T_483 = bits(qren, 2, 2) @[ifu_aln_ctl.scala 293:9] + node _T_484 = bits(_T_483, 0, 0) @[ifu_aln_ctl.scala 293:13] node _T_485 = cat(q0, q2) @[Cat.scala 29:58] node _T_486 = mux(_T_478, _T_479, UInt<1>("h00")) @[Mux.scala 27:72] node _T_487 = mux(_T_481, _T_482, UInt<1>("h00")) @[Mux.scala 27:72] @@ -63334,263 +63334,263 @@ circuit quasar_wrapper : node _T_490 = or(_T_489, _T_488) @[Mux.scala 27:72] wire qeff : UInt<64> @[Mux.scala 27:72] qeff <= _T_490 @[Mux.scala 27:72] - node q1eff = bits(qeff, 63, 32) @[ifu_aln_ctl.scala 282:29] - node q0eff = bits(qeff, 31, 0) @[ifu_aln_ctl.scala 282:42] - node _T_491 = bits(q0sel, 0, 0) @[ifu_aln_ctl.scala 284:29] - node _T_492 = bits(_T_491, 0, 0) @[ifu_aln_ctl.scala 284:33] - node _T_493 = bits(q0sel, 1, 1) @[ifu_aln_ctl.scala 284:53] - node _T_494 = bits(_T_493, 0, 0) @[ifu_aln_ctl.scala 284:57] - node _T_495 = bits(q0eff, 31, 16) @[ifu_aln_ctl.scala 284:70] + node q1eff = bits(qeff, 63, 32) @[ifu_aln_ctl.scala 294:29] + node q0eff = bits(qeff, 31, 0) @[ifu_aln_ctl.scala 294:42] + node _T_491 = bits(q0sel, 0, 0) @[ifu_aln_ctl.scala 296:29] + node _T_492 = bits(_T_491, 0, 0) @[ifu_aln_ctl.scala 296:33] + node _T_493 = bits(q0sel, 1, 1) @[ifu_aln_ctl.scala 296:53] + node _T_494 = bits(_T_493, 0, 0) @[ifu_aln_ctl.scala 296:57] + node _T_495 = bits(q0eff, 31, 16) @[ifu_aln_ctl.scala 296:70] node _T_496 = mux(_T_492, q0eff, UInt<1>("h00")) @[Mux.scala 27:72] node _T_497 = mux(_T_494, _T_495, UInt<1>("h00")) @[Mux.scala 27:72] node _T_498 = or(_T_496, _T_497) @[Mux.scala 27:72] wire _T_499 : UInt<32> @[Mux.scala 27:72] _T_499 <= _T_498 @[Mux.scala 27:72] - q0final <= _T_499 @[ifu_aln_ctl.scala 284:11] - node _T_500 = bits(q1sel, 0, 0) @[ifu_aln_ctl.scala 286:29] - node _T_501 = bits(_T_500, 0, 0) @[ifu_aln_ctl.scala 286:33] - node _T_502 = bits(q1eff, 15, 0) @[ifu_aln_ctl.scala 286:46] - node _T_503 = bits(q1sel, 1, 1) @[ifu_aln_ctl.scala 286:59] - node _T_504 = bits(_T_503, 0, 0) @[ifu_aln_ctl.scala 286:63] - node _T_505 = bits(q1eff, 31, 16) @[ifu_aln_ctl.scala 286:76] + q0final <= _T_499 @[ifu_aln_ctl.scala 296:11] + node _T_500 = bits(q1sel, 0, 0) @[ifu_aln_ctl.scala 298:29] + node _T_501 = bits(_T_500, 0, 0) @[ifu_aln_ctl.scala 298:33] + node _T_502 = bits(q1eff, 15, 0) @[ifu_aln_ctl.scala 298:46] + node _T_503 = bits(q1sel, 1, 1) @[ifu_aln_ctl.scala 298:59] + node _T_504 = bits(_T_503, 0, 0) @[ifu_aln_ctl.scala 298:63] + node _T_505 = bits(q1eff, 31, 16) @[ifu_aln_ctl.scala 298:76] node _T_506 = mux(_T_501, _T_502, UInt<1>("h00")) @[Mux.scala 27:72] node _T_507 = mux(_T_504, _T_505, UInt<1>("h00")) @[Mux.scala 27:72] node _T_508 = or(_T_506, _T_507) @[Mux.scala 27:72] wire _T_509 : UInt<16> @[Mux.scala 27:72] _T_509 <= _T_508 @[Mux.scala 27:72] - q1final <= _T_509 @[ifu_aln_ctl.scala 286:11] - node _T_510 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 288:34] - node _T_511 = bits(_T_510, 0, 0) @[ifu_aln_ctl.scala 288:38] - node _T_512 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 288:64] - node _T_513 = not(_T_512) @[ifu_aln_ctl.scala 288:58] - node _T_514 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 288:75] - node _T_515 = and(_T_513, _T_514) @[ifu_aln_ctl.scala 288:68] - node _T_516 = bits(_T_515, 0, 0) @[ifu_aln_ctl.scala 288:80] - node _T_517 = bits(q1final, 15, 0) @[ifu_aln_ctl.scala 288:101] - node _T_518 = bits(q0final, 15, 0) @[ifu_aln_ctl.scala 288:115] + q1final <= _T_509 @[ifu_aln_ctl.scala 298:11] + node _T_510 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 301:34] + node _T_511 = bits(_T_510, 0, 0) @[ifu_aln_ctl.scala 301:38] + node _T_512 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 301:64] + node _T_513 = not(_T_512) @[ifu_aln_ctl.scala 301:58] + node _T_514 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 301:75] + node _T_515 = and(_T_513, _T_514) @[ifu_aln_ctl.scala 301:68] + node _T_516 = bits(_T_515, 0, 0) @[ifu_aln_ctl.scala 301:80] + node _T_517 = bits(q1final, 15, 0) @[ifu_aln_ctl.scala 301:101] + node _T_518 = bits(q0final, 15, 0) @[ifu_aln_ctl.scala 301:115] node _T_519 = cat(_T_517, _T_518) @[Cat.scala 29:58] node _T_520 = mux(_T_511, q0final, UInt<1>("h00")) @[Mux.scala 27:72] node _T_521 = mux(_T_516, _T_519, UInt<1>("h00")) @[Mux.scala 27:72] node _T_522 = or(_T_520, _T_521) @[Mux.scala 27:72] wire aligndata : UInt<32> @[Mux.scala 27:72] aligndata <= _T_522 @[Mux.scala 27:72] - node _T_523 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 290:30] - node _T_524 = bits(_T_523, 0, 0) @[ifu_aln_ctl.scala 290:34] - node _T_525 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 290:54] - node _T_526 = eq(_T_525, UInt<1>("h00")) @[ifu_aln_ctl.scala 290:48] - node _T_527 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 290:65] - node _T_528 = and(_T_526, _T_527) @[ifu_aln_ctl.scala 290:58] - node _T_529 = bits(f1val, 0, 0) @[ifu_aln_ctl.scala 290:82] + node _T_523 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 303:30] + node _T_524 = bits(_T_523, 0, 0) @[ifu_aln_ctl.scala 303:34] + node _T_525 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 303:54] + node _T_526 = eq(_T_525, UInt<1>("h00")) @[ifu_aln_ctl.scala 303:48] + node _T_527 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 303:65] + node _T_528 = and(_T_526, _T_527) @[ifu_aln_ctl.scala 303:58] + node _T_529 = bits(f1val, 0, 0) @[ifu_aln_ctl.scala 303:82] node _T_530 = cat(_T_529, UInt<1>("h01")) @[Cat.scala 29:58] node _T_531 = mux(_T_524, UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_532 = mux(_T_528, _T_530, UInt<1>("h00")) @[Mux.scala 27:72] node _T_533 = or(_T_531, _T_532) @[Mux.scala 27:72] wire _T_534 : UInt<2> @[Mux.scala 27:72] _T_534 <= _T_533 @[Mux.scala 27:72] - alignval <= _T_534 @[ifu_aln_ctl.scala 290:12] - node _T_535 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 292:34] - node _T_536 = bits(_T_535, 0, 0) @[ifu_aln_ctl.scala 292:38] - node _T_537 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 292:63] - node _T_538 = not(_T_537) @[ifu_aln_ctl.scala 292:57] - node _T_539 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 292:74] - node _T_540 = and(_T_538, _T_539) @[ifu_aln_ctl.scala 292:67] - node _T_541 = bits(_T_540, 0, 0) @[ifu_aln_ctl.scala 292:79] + alignval <= _T_534 @[ifu_aln_ctl.scala 303:12] + node _T_535 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 305:34] + node _T_536 = bits(_T_535, 0, 0) @[ifu_aln_ctl.scala 305:38] + node _T_537 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 305:63] + node _T_538 = not(_T_537) @[ifu_aln_ctl.scala 305:57] + node _T_539 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 305:74] + node _T_540 = and(_T_538, _T_539) @[ifu_aln_ctl.scala 305:67] + node _T_541 = bits(_T_540, 0, 0) @[ifu_aln_ctl.scala 305:79] node _T_542 = cat(f1icaf, f0icaf) @[Cat.scala 29:58] node _T_543 = mux(_T_536, f0icaf, UInt<1>("h00")) @[Mux.scala 27:72] node _T_544 = mux(_T_541, _T_542, UInt<1>("h00")) @[Mux.scala 27:72] node _T_545 = or(_T_543, _T_544) @[Mux.scala 27:72] wire alignicaf : UInt<2> @[Mux.scala 27:72] alignicaf <= _T_545 @[Mux.scala 27:72] - node _T_546 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 294:35] - node _T_547 = bits(_T_546, 0, 0) @[ifu_aln_ctl.scala 294:39] + node _T_546 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 307:35] + node _T_547 = bits(_T_546, 0, 0) @[ifu_aln_ctl.scala 307:39] node _T_548 = bits(f0dbecc, 0, 0) @[Bitwise.scala 72:15] node _T_549 = mux(_T_548, UInt<2>("h03"), UInt<2>("h00")) @[Bitwise.scala 72:12] - node _T_550 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 294:73] - node _T_551 = eq(_T_550, UInt<1>("h00")) @[ifu_aln_ctl.scala 294:67] - node _T_552 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 294:84] - node _T_553 = and(_T_551, _T_552) @[ifu_aln_ctl.scala 294:77] - node _T_554 = bits(_T_553, 0, 0) @[ifu_aln_ctl.scala 294:89] + node _T_550 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 307:73] + node _T_551 = eq(_T_550, UInt<1>("h00")) @[ifu_aln_ctl.scala 307:67] + node _T_552 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 307:84] + node _T_553 = and(_T_551, _T_552) @[ifu_aln_ctl.scala 307:77] + node _T_554 = bits(_T_553, 0, 0) @[ifu_aln_ctl.scala 307:89] node _T_555 = cat(f1dbecc, f0dbecc) @[Cat.scala 29:58] node _T_556 = mux(_T_547, _T_549, UInt<1>("h00")) @[Mux.scala 27:72] node _T_557 = mux(_T_554, _T_555, UInt<1>("h00")) @[Mux.scala 27:72] node _T_558 = or(_T_556, _T_557) @[Mux.scala 27:72] wire aligndbecc : UInt<2> @[Mux.scala 27:72] aligndbecc <= _T_558 @[Mux.scala 27:72] - node _T_559 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 296:35] - node _T_560 = bits(_T_559, 0, 0) @[ifu_aln_ctl.scala 296:45] - node _T_561 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 296:65] - node _T_562 = eq(_T_561, UInt<1>("h00")) @[ifu_aln_ctl.scala 296:59] - node _T_563 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 296:76] - node _T_564 = and(_T_562, _T_563) @[ifu_aln_ctl.scala 296:69] - node _T_565 = bits(_T_564, 0, 0) @[ifu_aln_ctl.scala 296:81] - node _T_566 = bits(f1brend, 0, 0) @[ifu_aln_ctl.scala 296:100] - node _T_567 = bits(f0brend, 0, 0) @[ifu_aln_ctl.scala 296:111] + node _T_559 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 309:35] + node _T_560 = bits(_T_559, 0, 0) @[ifu_aln_ctl.scala 309:45] + node _T_561 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 309:65] + node _T_562 = eq(_T_561, UInt<1>("h00")) @[ifu_aln_ctl.scala 309:59] + node _T_563 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 309:76] + node _T_564 = and(_T_562, _T_563) @[ifu_aln_ctl.scala 309:69] + node _T_565 = bits(_T_564, 0, 0) @[ifu_aln_ctl.scala 309:81] + node _T_566 = bits(f1brend, 0, 0) @[ifu_aln_ctl.scala 309:100] + node _T_567 = bits(f0brend, 0, 0) @[ifu_aln_ctl.scala 309:111] node _T_568 = cat(_T_566, _T_567) @[Cat.scala 29:58] node _T_569 = mux(_T_560, f0brend, UInt<1>("h00")) @[Mux.scala 27:72] node _T_570 = mux(_T_565, _T_568, UInt<1>("h00")) @[Mux.scala 27:72] node _T_571 = or(_T_569, _T_570) @[Mux.scala 27:72] wire alignbrend : UInt<2> @[Mux.scala 27:72] alignbrend <= _T_571 @[Mux.scala 27:72] - node _T_572 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 298:33] - node _T_573 = bits(_T_572, 0, 0) @[ifu_aln_ctl.scala 298:43] - node _T_574 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 298:61] - node _T_575 = eq(_T_574, UInt<1>("h00")) @[ifu_aln_ctl.scala 298:55] - node _T_576 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 298:72] - node _T_577 = and(_T_575, _T_576) @[ifu_aln_ctl.scala 298:65] - node _T_578 = bits(_T_577, 0, 0) @[ifu_aln_ctl.scala 298:77] - node _T_579 = bits(f1pc4, 0, 0) @[ifu_aln_ctl.scala 298:94] - node _T_580 = bits(f0pc4, 0, 0) @[ifu_aln_ctl.scala 298:103] + node _T_572 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 311:33] + node _T_573 = bits(_T_572, 0, 0) @[ifu_aln_ctl.scala 311:43] + node _T_574 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 311:61] + node _T_575 = eq(_T_574, UInt<1>("h00")) @[ifu_aln_ctl.scala 311:55] + node _T_576 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 311:72] + node _T_577 = and(_T_575, _T_576) @[ifu_aln_ctl.scala 311:65] + node _T_578 = bits(_T_577, 0, 0) @[ifu_aln_ctl.scala 311:77] + node _T_579 = bits(f1pc4, 0, 0) @[ifu_aln_ctl.scala 311:94] + node _T_580 = bits(f0pc4, 0, 0) @[ifu_aln_ctl.scala 311:103] node _T_581 = cat(_T_579, _T_580) @[Cat.scala 29:58] node _T_582 = mux(_T_573, f0pc4, UInt<1>("h00")) @[Mux.scala 27:72] node _T_583 = mux(_T_578, _T_581, UInt<1>("h00")) @[Mux.scala 27:72] node _T_584 = or(_T_582, _T_583) @[Mux.scala 27:72] wire alignpc4 : UInt<2> @[Mux.scala 27:72] alignpc4 <= _T_584 @[Mux.scala 27:72] - node _T_585 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 300:33] - node _T_586 = bits(_T_585, 0, 0) @[ifu_aln_ctl.scala 300:43] - node _T_587 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 300:61] - node _T_588 = eq(_T_587, UInt<1>("h00")) @[ifu_aln_ctl.scala 300:55] - node _T_589 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 300:72] - node _T_590 = and(_T_588, _T_589) @[ifu_aln_ctl.scala 300:65] - node _T_591 = bits(_T_590, 0, 0) @[ifu_aln_ctl.scala 300:77] - node _T_592 = bits(f1ret, 0, 0) @[ifu_aln_ctl.scala 300:94] - node _T_593 = bits(f0ret, 0, 0) @[ifu_aln_ctl.scala 300:103] + node _T_585 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 313:33] + node _T_586 = bits(_T_585, 0, 0) @[ifu_aln_ctl.scala 313:43] + node _T_587 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 313:61] + node _T_588 = eq(_T_587, UInt<1>("h00")) @[ifu_aln_ctl.scala 313:55] + node _T_589 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 313:72] + node _T_590 = and(_T_588, _T_589) @[ifu_aln_ctl.scala 313:65] + node _T_591 = bits(_T_590, 0, 0) @[ifu_aln_ctl.scala 313:77] + node _T_592 = bits(f1ret, 0, 0) @[ifu_aln_ctl.scala 313:94] + node _T_593 = bits(f0ret, 0, 0) @[ifu_aln_ctl.scala 313:103] node _T_594 = cat(_T_592, _T_593) @[Cat.scala 29:58] node _T_595 = mux(_T_586, f0ret, UInt<1>("h00")) @[Mux.scala 27:72] node _T_596 = mux(_T_591, _T_594, UInt<1>("h00")) @[Mux.scala 27:72] node _T_597 = or(_T_595, _T_596) @[Mux.scala 27:72] wire alignret : UInt<2> @[Mux.scala 27:72] alignret <= _T_597 @[Mux.scala 27:72] - node _T_598 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 302:33] - node _T_599 = bits(_T_598, 0, 0) @[ifu_aln_ctl.scala 302:43] - node _T_600 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 302:61] - node _T_601 = eq(_T_600, UInt<1>("h00")) @[ifu_aln_ctl.scala 302:55] - node _T_602 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 302:72] - node _T_603 = and(_T_601, _T_602) @[ifu_aln_ctl.scala 302:65] - node _T_604 = bits(_T_603, 0, 0) @[ifu_aln_ctl.scala 302:77] - node _T_605 = bits(f1way, 0, 0) @[ifu_aln_ctl.scala 302:94] - node _T_606 = bits(f0way, 0, 0) @[ifu_aln_ctl.scala 302:103] + node _T_598 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 315:33] + node _T_599 = bits(_T_598, 0, 0) @[ifu_aln_ctl.scala 315:43] + node _T_600 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 315:61] + node _T_601 = eq(_T_600, UInt<1>("h00")) @[ifu_aln_ctl.scala 315:55] + node _T_602 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 315:72] + node _T_603 = and(_T_601, _T_602) @[ifu_aln_ctl.scala 315:65] + node _T_604 = bits(_T_603, 0, 0) @[ifu_aln_ctl.scala 315:77] + node _T_605 = bits(f1way, 0, 0) @[ifu_aln_ctl.scala 315:94] + node _T_606 = bits(f0way, 0, 0) @[ifu_aln_ctl.scala 315:103] node _T_607 = cat(_T_605, _T_606) @[Cat.scala 29:58] node _T_608 = mux(_T_599, f0way, UInt<1>("h00")) @[Mux.scala 27:72] node _T_609 = mux(_T_604, _T_607, UInt<1>("h00")) @[Mux.scala 27:72] node _T_610 = or(_T_608, _T_609) @[Mux.scala 27:72] wire alignway : UInt<2> @[Mux.scala 27:72] alignway <= _T_610 @[Mux.scala 27:72] - node _T_611 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 304:35] - node _T_612 = bits(_T_611, 0, 0) @[ifu_aln_ctl.scala 304:45] - node _T_613 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 304:65] - node _T_614 = eq(_T_613, UInt<1>("h00")) @[ifu_aln_ctl.scala 304:59] - node _T_615 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 304:76] - node _T_616 = and(_T_614, _T_615) @[ifu_aln_ctl.scala 304:69] - node _T_617 = bits(_T_616, 0, 0) @[ifu_aln_ctl.scala 304:81] - node _T_618 = bits(f1hist1, 0, 0) @[ifu_aln_ctl.scala 304:100] - node _T_619 = bits(f0hist1, 0, 0) @[ifu_aln_ctl.scala 304:111] + node _T_611 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 317:35] + node _T_612 = bits(_T_611, 0, 0) @[ifu_aln_ctl.scala 317:45] + node _T_613 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 317:65] + node _T_614 = eq(_T_613, UInt<1>("h00")) @[ifu_aln_ctl.scala 317:59] + node _T_615 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 317:76] + node _T_616 = and(_T_614, _T_615) @[ifu_aln_ctl.scala 317:69] + node _T_617 = bits(_T_616, 0, 0) @[ifu_aln_ctl.scala 317:81] + node _T_618 = bits(f1hist1, 0, 0) @[ifu_aln_ctl.scala 317:100] + node _T_619 = bits(f0hist1, 0, 0) @[ifu_aln_ctl.scala 317:111] node _T_620 = cat(_T_618, _T_619) @[Cat.scala 29:58] node _T_621 = mux(_T_612, f0hist1, UInt<1>("h00")) @[Mux.scala 27:72] node _T_622 = mux(_T_617, _T_620, UInt<1>("h00")) @[Mux.scala 27:72] node _T_623 = or(_T_621, _T_622) @[Mux.scala 27:72] wire alignhist1 : UInt<2> @[Mux.scala 27:72] alignhist1 <= _T_623 @[Mux.scala 27:72] - node _T_624 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 306:35] - node _T_625 = bits(_T_624, 0, 0) @[ifu_aln_ctl.scala 306:45] - node _T_626 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 306:65] - node _T_627 = eq(_T_626, UInt<1>("h00")) @[ifu_aln_ctl.scala 306:59] - node _T_628 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 306:76] - node _T_629 = and(_T_627, _T_628) @[ifu_aln_ctl.scala 306:69] - node _T_630 = bits(_T_629, 0, 0) @[ifu_aln_ctl.scala 306:81] - node _T_631 = bits(f1hist0, 0, 0) @[ifu_aln_ctl.scala 306:100] - node _T_632 = bits(f0hist0, 0, 0) @[ifu_aln_ctl.scala 306:111] + node _T_624 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 319:35] + node _T_625 = bits(_T_624, 0, 0) @[ifu_aln_ctl.scala 319:45] + node _T_626 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 319:65] + node _T_627 = eq(_T_626, UInt<1>("h00")) @[ifu_aln_ctl.scala 319:59] + node _T_628 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 319:76] + node _T_629 = and(_T_627, _T_628) @[ifu_aln_ctl.scala 319:69] + node _T_630 = bits(_T_629, 0, 0) @[ifu_aln_ctl.scala 319:81] + node _T_631 = bits(f1hist0, 0, 0) @[ifu_aln_ctl.scala 319:100] + node _T_632 = bits(f0hist0, 0, 0) @[ifu_aln_ctl.scala 319:111] node _T_633 = cat(_T_631, _T_632) @[Cat.scala 29:58] node _T_634 = mux(_T_625, f0hist0, UInt<1>("h00")) @[Mux.scala 27:72] node _T_635 = mux(_T_630, _T_633, UInt<1>("h00")) @[Mux.scala 27:72] node _T_636 = or(_T_634, _T_635) @[Mux.scala 27:72] wire alignhist0 : UInt<2> @[Mux.scala 27:72] alignhist0 <= _T_636 @[Mux.scala 27:72] - node _T_637 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 308:27] - node _T_638 = eq(_T_637, UInt<1>("h00")) @[ifu_aln_ctl.scala 308:21] - node _T_639 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 308:38] - node alignfromf1 = and(_T_638, _T_639) @[ifu_aln_ctl.scala 308:31] - node _T_640 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 310:33] - node _T_641 = bits(_T_640, 0, 0) @[ifu_aln_ctl.scala 310:43] - node _T_642 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 310:67] - node _T_643 = eq(_T_642, UInt<1>("h00")) @[ifu_aln_ctl.scala 310:61] - node _T_644 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 310:78] - node _T_645 = and(_T_643, _T_644) @[ifu_aln_ctl.scala 310:71] - node _T_646 = bits(_T_645, 0, 0) @[ifu_aln_ctl.scala 310:83] + node _T_637 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 321:27] + node _T_638 = eq(_T_637, UInt<1>("h00")) @[ifu_aln_ctl.scala 321:21] + node _T_639 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 321:38] + node alignfromf1 = and(_T_638, _T_639) @[ifu_aln_ctl.scala 321:31] + node _T_640 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 323:33] + node _T_641 = bits(_T_640, 0, 0) @[ifu_aln_ctl.scala 323:43] + node _T_642 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 323:67] + node _T_643 = eq(_T_642, UInt<1>("h00")) @[ifu_aln_ctl.scala 323:61] + node _T_644 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 323:78] + node _T_645 = and(_T_643, _T_644) @[ifu_aln_ctl.scala 323:71] + node _T_646 = bits(_T_645, 0, 0) @[ifu_aln_ctl.scala 323:83] node _T_647 = mux(_T_641, f0pc_plus1, UInt<1>("h00")) @[Mux.scala 27:72] node _T_648 = mux(_T_646, f1pc, UInt<1>("h00")) @[Mux.scala 27:72] node _T_649 = or(_T_647, _T_648) @[Mux.scala 27:72] wire secondpc : UInt @[Mux.scala 27:72] secondpc <= _T_649 @[Mux.scala 27:72] - io.dec_aln.aln_ib.ifu_i0_pc <= f0pc @[ifu_aln_ctl.scala 312:31] - io.dec_aln.aln_ib.ifu_i0_pc4 <= first4B @[ifu_aln_ctl.scala 316:32] - node _T_650 = bits(aligndata, 15, 0) @[ifu_aln_ctl.scala 318:47] - io.dec_aln.aln_dec.ifu_i0_cinst <= _T_650 @[ifu_aln_ctl.scala 318:35] - node _T_651 = bits(aligndata, 1, 0) @[ifu_aln_ctl.scala 320:23] - node _T_652 = eq(_T_651, UInt<2>("h03")) @[ifu_aln_ctl.scala 320:29] - first4B <= _T_652 @[ifu_aln_ctl.scala 320:11] - node first2B = not(first4B) @[ifu_aln_ctl.scala 322:17] - node _T_653 = bits(first4B, 0, 0) @[ifu_aln_ctl.scala 324:55] - node _T_654 = bits(alignval, 1, 1) @[ifu_aln_ctl.scala 324:73] - node _T_655 = bits(first2B, 0, 0) @[ifu_aln_ctl.scala 324:86] - node _T_656 = bits(alignval, 0, 0) @[ifu_aln_ctl.scala 324:104] + io.dec_aln.aln_ib.ifu_i0_pc <= f0pc @[ifu_aln_ctl.scala 325:31] + io.dec_aln.aln_ib.ifu_i0_pc4 <= first4B @[ifu_aln_ctl.scala 329:32] + node _T_650 = bits(aligndata, 15, 0) @[ifu_aln_ctl.scala 331:47] + io.dec_aln.aln_dec.ifu_i0_cinst <= _T_650 @[ifu_aln_ctl.scala 331:35] + node _T_651 = bits(aligndata, 1, 0) @[ifu_aln_ctl.scala 334:23] + node _T_652 = eq(_T_651, UInt<2>("h03")) @[ifu_aln_ctl.scala 334:29] + first4B <= _T_652 @[ifu_aln_ctl.scala 334:11] + node first2B = not(first4B) @[ifu_aln_ctl.scala 336:17] + node _T_653 = bits(first4B, 0, 0) @[ifu_aln_ctl.scala 338:55] + node _T_654 = bits(alignval, 1, 1) @[ifu_aln_ctl.scala 338:73] + node _T_655 = bits(first2B, 0, 0) @[ifu_aln_ctl.scala 338:86] + node _T_656 = bits(alignval, 0, 0) @[ifu_aln_ctl.scala 338:104] node _T_657 = mux(_T_653, _T_654, UInt<1>("h00")) @[Mux.scala 27:72] node _T_658 = mux(_T_655, _T_656, UInt<1>("h00")) @[Mux.scala 27:72] node _T_659 = or(_T_657, _T_658) @[Mux.scala 27:72] wire _T_660 : UInt<1> @[Mux.scala 27:72] _T_660 <= _T_659 @[Mux.scala 27:72] - io.dec_aln.aln_ib.ifu_i0_valid <= _T_660 @[ifu_aln_ctl.scala 324:34] - node _T_661 = bits(first4B, 0, 0) @[ifu_aln_ctl.scala 326:54] - node _T_662 = orr(alignicaf) @[ifu_aln_ctl.scala 326:74] - node _T_663 = bits(first2B, 0, 0) @[ifu_aln_ctl.scala 326:87] - node _T_664 = bits(alignicaf, 0, 0) @[ifu_aln_ctl.scala 326:106] + io.dec_aln.aln_ib.ifu_i0_valid <= _T_660 @[ifu_aln_ctl.scala 338:34] + node _T_661 = bits(first4B, 0, 0) @[ifu_aln_ctl.scala 340:54] + node _T_662 = orr(alignicaf) @[ifu_aln_ctl.scala 340:74] + node _T_663 = bits(first2B, 0, 0) @[ifu_aln_ctl.scala 340:87] + node _T_664 = bits(alignicaf, 0, 0) @[ifu_aln_ctl.scala 340:106] node _T_665 = mux(_T_661, _T_662, UInt<1>("h00")) @[Mux.scala 27:72] node _T_666 = mux(_T_663, _T_664, UInt<1>("h00")) @[Mux.scala 27:72] node _T_667 = or(_T_665, _T_666) @[Mux.scala 27:72] wire _T_668 : UInt<1> @[Mux.scala 27:72] _T_668 <= _T_667 @[Mux.scala 27:72] - io.dec_aln.aln_ib.ifu_i0_icaf <= _T_668 @[ifu_aln_ctl.scala 326:33] - node _T_669 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 328:62] - node _T_670 = eq(_T_669, UInt<1>("h00")) @[ifu_aln_ctl.scala 328:56] - node _T_671 = and(first4B, _T_670) @[ifu_aln_ctl.scala 328:54] - node _T_672 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 328:73] - node _T_673 = and(_T_671, _T_672) @[ifu_aln_ctl.scala 328:66] - node _T_674 = bits(alignicaf, 0, 0) @[ifu_aln_ctl.scala 328:89] - node _T_675 = eq(_T_674, UInt<1>("h00")) @[ifu_aln_ctl.scala 328:79] - node _T_676 = and(_T_673, _T_675) @[ifu_aln_ctl.scala 328:77] - node _T_677 = bits(aligndbecc, 0, 0) @[ifu_aln_ctl.scala 328:106] - node _T_678 = eq(_T_677, UInt<1>("h00")) @[ifu_aln_ctl.scala 328:95] - node _T_679 = and(_T_676, _T_678) @[ifu_aln_ctl.scala 328:93] - node _T_680 = bits(_T_679, 0, 0) @[ifu_aln_ctl.scala 328:111] - node _T_681 = mux(_T_680, f1ictype, f0ictype) @[ifu_aln_ctl.scala 328:44] - io.dec_aln.aln_ib.ifu_i0_icaf_type <= _T_681 @[ifu_aln_ctl.scala 328:38] - node _T_682 = bits(alignicaf, 1, 1) @[ifu_aln_ctl.scala 330:27] - node _T_683 = bits(aligndbecc, 1, 1) @[ifu_aln_ctl.scala 330:43] - node icaf_eff = or(_T_682, _T_683) @[ifu_aln_ctl.scala 330:31] - node _T_684 = and(first4B, icaf_eff) @[ifu_aln_ctl.scala 332:47] - node _T_685 = and(_T_684, alignfromf1) @[ifu_aln_ctl.scala 332:58] - io.dec_aln.aln_ib.ifu_i0_icaf_f1 <= _T_685 @[ifu_aln_ctl.scala 332:36] - node _T_686 = bits(first4B, 0, 0) @[ifu_aln_ctl.scala 334:55] - node _T_687 = orr(aligndbecc) @[ifu_aln_ctl.scala 334:74] - node _T_688 = bits(first2B, 0, 0) @[ifu_aln_ctl.scala 334:87] - node _T_689 = bits(aligndbecc, 0, 0) @[ifu_aln_ctl.scala 334:105] + io.dec_aln.aln_ib.ifu_i0_icaf <= _T_668 @[ifu_aln_ctl.scala 340:33] + node _T_669 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 342:62] + node _T_670 = eq(_T_669, UInt<1>("h00")) @[ifu_aln_ctl.scala 342:56] + node _T_671 = and(first4B, _T_670) @[ifu_aln_ctl.scala 342:54] + node _T_672 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 342:73] + node _T_673 = and(_T_671, _T_672) @[ifu_aln_ctl.scala 342:66] + node _T_674 = bits(alignicaf, 0, 0) @[ifu_aln_ctl.scala 342:89] + node _T_675 = eq(_T_674, UInt<1>("h00")) @[ifu_aln_ctl.scala 342:79] + node _T_676 = and(_T_673, _T_675) @[ifu_aln_ctl.scala 342:77] + node _T_677 = bits(aligndbecc, 0, 0) @[ifu_aln_ctl.scala 342:106] + node _T_678 = eq(_T_677, UInt<1>("h00")) @[ifu_aln_ctl.scala 342:95] + node _T_679 = and(_T_676, _T_678) @[ifu_aln_ctl.scala 342:93] + node _T_680 = bits(_T_679, 0, 0) @[ifu_aln_ctl.scala 342:111] + node _T_681 = mux(_T_680, f1ictype, f0ictype) @[ifu_aln_ctl.scala 342:44] + io.dec_aln.aln_ib.ifu_i0_icaf_type <= _T_681 @[ifu_aln_ctl.scala 342:38] + node _T_682 = bits(alignicaf, 1, 1) @[ifu_aln_ctl.scala 344:27] + node _T_683 = bits(aligndbecc, 1, 1) @[ifu_aln_ctl.scala 344:43] + node icaf_eff = or(_T_682, _T_683) @[ifu_aln_ctl.scala 344:31] + node _T_684 = and(first4B, icaf_eff) @[ifu_aln_ctl.scala 346:47] + node _T_685 = and(_T_684, alignfromf1) @[ifu_aln_ctl.scala 346:58] + io.dec_aln.aln_ib.ifu_i0_icaf_f1 <= _T_685 @[ifu_aln_ctl.scala 346:36] + node _T_686 = bits(first4B, 0, 0) @[ifu_aln_ctl.scala 348:55] + node _T_687 = orr(aligndbecc) @[ifu_aln_ctl.scala 348:74] + node _T_688 = bits(first2B, 0, 0) @[ifu_aln_ctl.scala 348:87] + node _T_689 = bits(aligndbecc, 0, 0) @[ifu_aln_ctl.scala 348:105] node _T_690 = mux(_T_686, _T_687, UInt<1>("h00")) @[Mux.scala 27:72] node _T_691 = mux(_T_688, _T_689, UInt<1>("h00")) @[Mux.scala 27:72] node _T_692 = or(_T_690, _T_691) @[Mux.scala 27:72] wire _T_693 : UInt<1> @[Mux.scala 27:72] _T_693 <= _T_692 @[Mux.scala 27:72] - io.dec_aln.aln_ib.ifu_i0_dbecc <= _T_693 @[ifu_aln_ctl.scala 334:34] - inst decompressed of ifu_compress_ctl @[ifu_aln_ctl.scala 338:28] + io.dec_aln.aln_ib.ifu_i0_dbecc <= _T_693 @[ifu_aln_ctl.scala 348:34] + inst decompressed of ifu_compress_ctl @[ifu_aln_ctl.scala 352:28] decompressed.clock <= clock decompressed.reset <= reset - node _T_694 = bits(first4B, 0, 0) @[ifu_aln_ctl.scala 340:55] - node _T_695 = bits(first2B, 0, 0) @[ifu_aln_ctl.scala 340:81] + node _T_694 = bits(first4B, 0, 0) @[ifu_aln_ctl.scala 354:55] + node _T_695 = bits(first2B, 0, 0) @[ifu_aln_ctl.scala 354:81] node _T_696 = mux(_T_694, aligndata, UInt<1>("h00")) @[Mux.scala 27:72] node _T_697 = mux(_T_695, decompressed.io.dout, UInt<1>("h00")) @[Mux.scala 27:72] node _T_698 = or(_T_696, _T_697) @[Mux.scala 27:72] wire _T_699 : UInt<32> @[Mux.scala 27:72] _T_699 <= _T_698 @[Mux.scala 27:72] - io.dec_aln.aln_ib.ifu_i0_instr <= _T_699 @[ifu_aln_ctl.scala 340:34] + io.dec_aln.aln_ib.ifu_i0_instr <= _T_699 @[ifu_aln_ctl.scala 354:34] node _T_700 = bits(f0pc, 8, 1) @[lib.scala 35:13] node _T_701 = bits(f0pc, 16, 9) @[lib.scala 35:51] node _T_702 = xor(_T_700, _T_701) @[lib.scala 35:47] @@ -63619,114 +63619,114 @@ circuit quasar_wrapper : _T_716[2] <= _T_715 @[lib.scala 26:24] node _T_717 = xor(_T_716[0], _T_716[1]) @[lib.scala 26:111] node secondbrtag_hash = xor(_T_717, _T_716[2]) @[lib.scala 26:111] - node _T_718 = bits(alignbrend, 0, 0) @[ifu_aln_ctl.scala 350:57] - node _T_719 = and(first2B, _T_718) @[ifu_aln_ctl.scala 350:45] - node _T_720 = bits(alignbrend, 1, 1) @[ifu_aln_ctl.scala 350:85] - node _T_721 = and(first4B, _T_720) @[ifu_aln_ctl.scala 350:73] - node _T_722 = or(_T_719, _T_721) @[ifu_aln_ctl.scala 350:62] - node _T_723 = bits(alignval, 1, 1) @[ifu_aln_ctl.scala 350:111] - node _T_724 = and(first4B, _T_723) @[ifu_aln_ctl.scala 350:101] - node _T_725 = bits(alignbrend, 0, 0) @[ifu_aln_ctl.scala 350:127] - node _T_726 = and(_T_724, _T_725) @[ifu_aln_ctl.scala 350:115] - node _T_727 = or(_T_722, _T_726) @[ifu_aln_ctl.scala 350:90] - io.dec_aln.aln_ib.i0_brp.valid <= _T_727 @[ifu_aln_ctl.scala 350:34] - node _T_728 = bits(alignret, 0, 0) @[ifu_aln_ctl.scala 352:59] - node _T_729 = and(first2B, _T_728) @[ifu_aln_ctl.scala 352:49] - node _T_730 = bits(alignret, 1, 1) @[ifu_aln_ctl.scala 352:85] - node _T_731 = and(first4B, _T_730) @[ifu_aln_ctl.scala 352:75] - node _T_732 = or(_T_729, _T_731) @[ifu_aln_ctl.scala 352:64] - io.dec_aln.aln_ib.i0_brp.bits.ret <= _T_732 @[ifu_aln_ctl.scala 352:37] - node _T_733 = bits(alignpc4, 0, 0) @[ifu_aln_ctl.scala 354:39] - node _T_734 = and(first2B, _T_733) @[ifu_aln_ctl.scala 354:29] - node _T_735 = bits(alignpc4, 1, 1) @[ifu_aln_ctl.scala 354:65] - node _T_736 = and(first4B, _T_735) @[ifu_aln_ctl.scala 354:55] - node i0_brp_pc4 = or(_T_734, _T_736) @[ifu_aln_ctl.scala 354:44] - node _T_737 = bits(alignbrend, 0, 0) @[ifu_aln_ctl.scala 356:65] - node _T_738 = or(first2B, _T_737) @[ifu_aln_ctl.scala 356:53] - node _T_739 = bits(_T_738, 0, 0) @[ifu_aln_ctl.scala 356:70] - node _T_740 = bits(alignway, 0, 0) @[ifu_aln_ctl.scala 356:86] - node _T_741 = bits(alignway, 1, 1) @[ifu_aln_ctl.scala 356:100] - node _T_742 = mux(_T_739, _T_740, _T_741) @[ifu_aln_ctl.scala 356:43] - io.dec_aln.aln_ib.i0_brp.bits.way <= _T_742 @[ifu_aln_ctl.scala 356:37] - node _T_743 = bits(alignhist1, 0, 0) @[ifu_aln_ctl.scala 358:66] - node _T_744 = and(first2B, _T_743) @[ifu_aln_ctl.scala 358:54] - node _T_745 = bits(alignhist1, 1, 1) @[ifu_aln_ctl.scala 358:94] - node _T_746 = and(first4B, _T_745) @[ifu_aln_ctl.scala 358:82] - node _T_747 = or(_T_744, _T_746) @[ifu_aln_ctl.scala 358:71] - node _T_748 = bits(alignhist0, 0, 0) @[ifu_aln_ctl.scala 359:26] - node _T_749 = and(first2B, _T_748) @[ifu_aln_ctl.scala 359:14] - node _T_750 = bits(alignhist0, 1, 1) @[ifu_aln_ctl.scala 359:54] - node _T_751 = and(first4B, _T_750) @[ifu_aln_ctl.scala 359:42] - node _T_752 = or(_T_749, _T_751) @[ifu_aln_ctl.scala 359:31] + node _T_718 = bits(alignbrend, 0, 0) @[ifu_aln_ctl.scala 365:57] + node _T_719 = and(first2B, _T_718) @[ifu_aln_ctl.scala 365:45] + node _T_720 = bits(alignbrend, 1, 1) @[ifu_aln_ctl.scala 365:85] + node _T_721 = and(first4B, _T_720) @[ifu_aln_ctl.scala 365:73] + node _T_722 = or(_T_719, _T_721) @[ifu_aln_ctl.scala 365:62] + node _T_723 = bits(alignval, 1, 1) @[ifu_aln_ctl.scala 365:111] + node _T_724 = and(first4B, _T_723) @[ifu_aln_ctl.scala 365:101] + node _T_725 = bits(alignbrend, 0, 0) @[ifu_aln_ctl.scala 365:127] + node _T_726 = and(_T_724, _T_725) @[ifu_aln_ctl.scala 365:115] + node _T_727 = or(_T_722, _T_726) @[ifu_aln_ctl.scala 365:90] + io.dec_aln.aln_ib.i0_brp.valid <= _T_727 @[ifu_aln_ctl.scala 365:34] + node _T_728 = bits(alignret, 0, 0) @[ifu_aln_ctl.scala 367:59] + node _T_729 = and(first2B, _T_728) @[ifu_aln_ctl.scala 367:49] + node _T_730 = bits(alignret, 1, 1) @[ifu_aln_ctl.scala 367:85] + node _T_731 = and(first4B, _T_730) @[ifu_aln_ctl.scala 367:75] + node _T_732 = or(_T_729, _T_731) @[ifu_aln_ctl.scala 367:64] + io.dec_aln.aln_ib.i0_brp.bits.ret <= _T_732 @[ifu_aln_ctl.scala 367:37] + node _T_733 = bits(alignpc4, 0, 0) @[ifu_aln_ctl.scala 369:39] + node _T_734 = and(first2B, _T_733) @[ifu_aln_ctl.scala 369:29] + node _T_735 = bits(alignpc4, 1, 1) @[ifu_aln_ctl.scala 369:65] + node _T_736 = and(first4B, _T_735) @[ifu_aln_ctl.scala 369:55] + node i0_brp_pc4 = or(_T_734, _T_736) @[ifu_aln_ctl.scala 369:44] + node _T_737 = bits(alignbrend, 0, 0) @[ifu_aln_ctl.scala 371:65] + node _T_738 = or(first2B, _T_737) @[ifu_aln_ctl.scala 371:53] + node _T_739 = bits(_T_738, 0, 0) @[ifu_aln_ctl.scala 371:70] + node _T_740 = bits(alignway, 0, 0) @[ifu_aln_ctl.scala 371:86] + node _T_741 = bits(alignway, 1, 1) @[ifu_aln_ctl.scala 371:100] + node _T_742 = mux(_T_739, _T_740, _T_741) @[ifu_aln_ctl.scala 371:43] + io.dec_aln.aln_ib.i0_brp.bits.way <= _T_742 @[ifu_aln_ctl.scala 371:37] + node _T_743 = bits(alignhist1, 0, 0) @[ifu_aln_ctl.scala 373:66] + node _T_744 = and(first2B, _T_743) @[ifu_aln_ctl.scala 373:54] + node _T_745 = bits(alignhist1, 1, 1) @[ifu_aln_ctl.scala 373:94] + node _T_746 = and(first4B, _T_745) @[ifu_aln_ctl.scala 373:82] + node _T_747 = or(_T_744, _T_746) @[ifu_aln_ctl.scala 373:71] + node _T_748 = bits(alignhist0, 0, 0) @[ifu_aln_ctl.scala 374:26] + node _T_749 = and(first2B, _T_748) @[ifu_aln_ctl.scala 374:14] + node _T_750 = bits(alignhist0, 1, 1) @[ifu_aln_ctl.scala 374:54] + node _T_751 = and(first4B, _T_750) @[ifu_aln_ctl.scala 374:42] + node _T_752 = or(_T_749, _T_751) @[ifu_aln_ctl.scala 374:31] node _T_753 = cat(_T_747, _T_752) @[Cat.scala 29:58] - io.dec_aln.aln_ib.i0_brp.bits.hist <= _T_753 @[ifu_aln_ctl.scala 358:38] - node i0_ends_f1 = and(first4B, alignfromf1) @[ifu_aln_ctl.scala 361:28] - node _T_754 = bits(i0_ends_f1, 0, 0) @[ifu_aln_ctl.scala 362:59] - node _T_755 = mux(_T_754, f1poffset, f0poffset) @[ifu_aln_ctl.scala 362:47] - io.dec_aln.aln_ib.i0_brp.bits.toffset <= _T_755 @[ifu_aln_ctl.scala 362:41] - node _T_756 = bits(i0_ends_f1, 0, 0) @[ifu_aln_ctl.scala 364:57] - node _T_757 = mux(_T_756, f1prett, f0prett) @[ifu_aln_ctl.scala 364:45] - io.dec_aln.aln_ib.i0_brp.bits.prett <= _T_757 @[ifu_aln_ctl.scala 364:39] - node _T_758 = bits(alignval, 1, 1) @[ifu_aln_ctl.scala 366:71] - node _T_759 = and(first4B, _T_758) @[ifu_aln_ctl.scala 366:61] - node _T_760 = bits(alignbrend, 0, 0) @[ifu_aln_ctl.scala 366:87] - node _T_761 = and(_T_759, _T_760) @[ifu_aln_ctl.scala 366:75] - io.dec_aln.aln_ib.i0_brp.bits.br_start_error <= _T_761 @[ifu_aln_ctl.scala 366:49] - node _T_762 = bits(alignbrend, 0, 0) @[ifu_aln_ctl.scala 368:77] - node _T_763 = or(first2B, _T_762) @[ifu_aln_ctl.scala 368:65] - node _T_764 = bits(_T_763, 0, 0) @[ifu_aln_ctl.scala 368:82] - node _T_765 = bits(f0pc, 0, 0) @[ifu_aln_ctl.scala 368:97] - node _T_766 = bits(secondpc, 0, 0) @[ifu_aln_ctl.scala 368:110] - node _T_767 = mux(_T_764, _T_765, _T_766) @[ifu_aln_ctl.scala 368:55] - io.dec_aln.aln_ib.i0_brp.bits.bank <= _T_767 @[ifu_aln_ctl.scala 368:49] - node _T_768 = and(io.dec_aln.aln_ib.i0_brp.valid, i0_brp_pc4) @[ifu_aln_ctl.scala 370:77] - node _T_769 = and(_T_768, first2B) @[ifu_aln_ctl.scala 370:91] - node _T_770 = eq(i0_brp_pc4, UInt<1>("h00")) @[ifu_aln_ctl.scala 370:139] - node _T_771 = and(io.dec_aln.aln_ib.i0_brp.valid, _T_770) @[ifu_aln_ctl.scala 370:137] - node _T_772 = and(_T_771, first4B) @[ifu_aln_ctl.scala 370:151] - node _T_773 = or(_T_769, _T_772) @[ifu_aln_ctl.scala 370:103] - io.dec_aln.aln_ib.i0_brp.bits.br_error <= _T_773 @[ifu_aln_ctl.scala 370:42] - node _T_774 = bits(alignbrend, 0, 0) @[ifu_aln_ctl.scala 372:65] - node _T_775 = or(first2B, _T_774) @[ifu_aln_ctl.scala 372:53] - node _T_776 = bits(_T_775, 0, 0) @[ifu_aln_ctl.scala 372:70] - node _T_777 = mux(_T_776, firstpc_hash, secondpc_hash) @[ifu_aln_ctl.scala 372:43] - io.dec_aln.aln_ib.ifu_i0_bp_index <= _T_777 @[ifu_aln_ctl.scala 372:37] - node _T_778 = and(first4B, alignfromf1) @[ifu_aln_ctl.scala 374:52] - node _T_779 = bits(_T_778, 0, 0) @[ifu_aln_ctl.scala 374:67] - node _T_780 = mux(_T_779, f1fghr, f0fghr) @[ifu_aln_ctl.scala 374:42] - io.dec_aln.aln_ib.ifu_i0_bp_fghr <= _T_780 @[ifu_aln_ctl.scala 374:36] - node _T_781 = bits(alignbrend, 0, 0) @[ifu_aln_ctl.scala 376:64] - node _T_782 = or(first2B, _T_781) @[ifu_aln_ctl.scala 376:52] - node _T_783 = bits(_T_782, 0, 0) @[ifu_aln_ctl.scala 376:69] - node _T_784 = mux(_T_783, firstbrtag_hash, secondbrtag_hash) @[ifu_aln_ctl.scala 376:42] - io.dec_aln.aln_ib.ifu_i0_bp_btag <= _T_784 @[ifu_aln_ctl.scala 376:36] - decompressed.io.din <= aligndata @[ifu_aln_ctl.scala 378:23] - node _T_785 = not(error_stall) @[ifu_aln_ctl.scala 380:55] - node i0_shift = and(io.dec_aln.aln_dec.dec_i0_decode_d, _T_785) @[ifu_aln_ctl.scala 380:53] - io.dec_aln.ifu_pmu_instr_aligned <= i0_shift @[ifu_aln_ctl.scala 382:36] - node _T_786 = and(i0_shift, first2B) @[ifu_aln_ctl.scala 384:24] - shift_2B <= _T_786 @[ifu_aln_ctl.scala 384:12] - node _T_787 = and(i0_shift, first4B) @[ifu_aln_ctl.scala 385:24] - shift_4B <= _T_787 @[ifu_aln_ctl.scala 385:12] - node _T_788 = bits(shift_2B, 0, 0) @[ifu_aln_ctl.scala 387:37] - node _T_789 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 387:52] - node _T_790 = bits(shift_4B, 0, 0) @[ifu_aln_ctl.scala 387:66] - node _T_791 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 387:82] - node _T_792 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 387:94] - node _T_793 = eq(_T_792, UInt<1>("h00")) @[ifu_aln_ctl.scala 387:88] - node _T_794 = and(_T_791, _T_793) @[ifu_aln_ctl.scala 387:86] + io.dec_aln.aln_ib.i0_brp.bits.hist <= _T_753 @[ifu_aln_ctl.scala 373:38] + node i0_ends_f1 = and(first4B, alignfromf1) @[ifu_aln_ctl.scala 376:28] + node _T_754 = bits(i0_ends_f1, 0, 0) @[ifu_aln_ctl.scala 377:59] + node _T_755 = mux(_T_754, f1poffset, f0poffset) @[ifu_aln_ctl.scala 377:47] + io.dec_aln.aln_ib.i0_brp.bits.toffset <= _T_755 @[ifu_aln_ctl.scala 377:41] + node _T_756 = bits(i0_ends_f1, 0, 0) @[ifu_aln_ctl.scala 379:57] + node _T_757 = mux(_T_756, f1prett, f0prett) @[ifu_aln_ctl.scala 379:45] + io.dec_aln.aln_ib.i0_brp.bits.prett <= _T_757 @[ifu_aln_ctl.scala 379:39] + node _T_758 = bits(alignval, 1, 1) @[ifu_aln_ctl.scala 381:71] + node _T_759 = and(first4B, _T_758) @[ifu_aln_ctl.scala 381:61] + node _T_760 = bits(alignbrend, 0, 0) @[ifu_aln_ctl.scala 381:87] + node _T_761 = and(_T_759, _T_760) @[ifu_aln_ctl.scala 381:75] + io.dec_aln.aln_ib.i0_brp.bits.br_start_error <= _T_761 @[ifu_aln_ctl.scala 381:49] + node _T_762 = bits(alignbrend, 0, 0) @[ifu_aln_ctl.scala 383:77] + node _T_763 = or(first2B, _T_762) @[ifu_aln_ctl.scala 383:65] + node _T_764 = bits(_T_763, 0, 0) @[ifu_aln_ctl.scala 383:82] + node _T_765 = bits(f0pc, 0, 0) @[ifu_aln_ctl.scala 383:97] + node _T_766 = bits(secondpc, 0, 0) @[ifu_aln_ctl.scala 383:110] + node _T_767 = mux(_T_764, _T_765, _T_766) @[ifu_aln_ctl.scala 383:55] + io.dec_aln.aln_ib.i0_brp.bits.bank <= _T_767 @[ifu_aln_ctl.scala 383:49] + node _T_768 = and(io.dec_aln.aln_ib.i0_brp.valid, i0_brp_pc4) @[ifu_aln_ctl.scala 385:77] + node _T_769 = and(_T_768, first2B) @[ifu_aln_ctl.scala 385:91] + node _T_770 = eq(i0_brp_pc4, UInt<1>("h00")) @[ifu_aln_ctl.scala 385:139] + node _T_771 = and(io.dec_aln.aln_ib.i0_brp.valid, _T_770) @[ifu_aln_ctl.scala 385:137] + node _T_772 = and(_T_771, first4B) @[ifu_aln_ctl.scala 385:151] + node _T_773 = or(_T_769, _T_772) @[ifu_aln_ctl.scala 385:103] + io.dec_aln.aln_ib.i0_brp.bits.br_error <= _T_773 @[ifu_aln_ctl.scala 385:42] + node _T_774 = bits(alignbrend, 0, 0) @[ifu_aln_ctl.scala 387:65] + node _T_775 = or(first2B, _T_774) @[ifu_aln_ctl.scala 387:53] + node _T_776 = bits(_T_775, 0, 0) @[ifu_aln_ctl.scala 387:70] + node _T_777 = mux(_T_776, firstpc_hash, secondpc_hash) @[ifu_aln_ctl.scala 387:43] + io.dec_aln.aln_ib.ifu_i0_bp_index <= _T_777 @[ifu_aln_ctl.scala 387:37] + node _T_778 = and(first4B, alignfromf1) @[ifu_aln_ctl.scala 389:52] + node _T_779 = bits(_T_778, 0, 0) @[ifu_aln_ctl.scala 389:67] + node _T_780 = mux(_T_779, f1fghr, f0fghr) @[ifu_aln_ctl.scala 389:42] + io.dec_aln.aln_ib.ifu_i0_bp_fghr <= _T_780 @[ifu_aln_ctl.scala 389:36] + node _T_781 = bits(alignbrend, 0, 0) @[ifu_aln_ctl.scala 391:64] + node _T_782 = or(first2B, _T_781) @[ifu_aln_ctl.scala 391:52] + node _T_783 = bits(_T_782, 0, 0) @[ifu_aln_ctl.scala 391:69] + node _T_784 = mux(_T_783, firstbrtag_hash, secondbrtag_hash) @[ifu_aln_ctl.scala 391:42] + io.dec_aln.aln_ib.ifu_i0_bp_btag <= _T_784 @[ifu_aln_ctl.scala 391:36] + decompressed.io.din <= aligndata @[ifu_aln_ctl.scala 393:23] + node _T_785 = not(error_stall) @[ifu_aln_ctl.scala 395:55] + node i0_shift = and(io.dec_aln.aln_dec.dec_i0_decode_d, _T_785) @[ifu_aln_ctl.scala 395:53] + io.dec_aln.ifu_pmu_instr_aligned <= i0_shift @[ifu_aln_ctl.scala 397:36] + node _T_786 = and(i0_shift, first2B) @[ifu_aln_ctl.scala 399:24] + shift_2B <= _T_786 @[ifu_aln_ctl.scala 399:12] + node _T_787 = and(i0_shift, first4B) @[ifu_aln_ctl.scala 400:24] + shift_4B <= _T_787 @[ifu_aln_ctl.scala 400:12] + node _T_788 = bits(shift_2B, 0, 0) @[ifu_aln_ctl.scala 402:37] + node _T_789 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 402:52] + node _T_790 = bits(shift_4B, 0, 0) @[ifu_aln_ctl.scala 402:66] + node _T_791 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 402:82] + node _T_792 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 402:94] + node _T_793 = eq(_T_792, UInt<1>("h00")) @[ifu_aln_ctl.scala 402:88] + node _T_794 = and(_T_791, _T_793) @[ifu_aln_ctl.scala 402:86] node _T_795 = mux(_T_788, _T_789, UInt<1>("h00")) @[Mux.scala 27:72] node _T_796 = mux(_T_790, _T_794, UInt<1>("h00")) @[Mux.scala 27:72] node _T_797 = or(_T_795, _T_796) @[Mux.scala 27:72] wire _T_798 : UInt<1> @[Mux.scala 27:72] _T_798 <= _T_797 @[Mux.scala 27:72] - f0_shift_2B <= _T_798 @[ifu_aln_ctl.scala 387:15] - node _T_799 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 388:24] - node _T_800 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 388:36] - node _T_801 = eq(_T_800, UInt<1>("h00")) @[ifu_aln_ctl.scala 388:30] - node _T_802 = and(_T_799, _T_801) @[ifu_aln_ctl.scala 388:28] - node _T_803 = and(_T_802, shift_4B) @[ifu_aln_ctl.scala 388:40] - f1_shift_2B <= _T_803 @[ifu_aln_ctl.scala 388:15] + f0_shift_2B <= _T_798 @[ifu_aln_ctl.scala 402:15] + node _T_799 = bits(f0val, 0, 0) @[ifu_aln_ctl.scala 403:24] + node _T_800 = bits(f0val, 1, 1) @[ifu_aln_ctl.scala 403:36] + node _T_801 = eq(_T_800, UInt<1>("h00")) @[ifu_aln_ctl.scala 403:30] + node _T_802 = and(_T_799, _T_801) @[ifu_aln_ctl.scala 403:28] + node _T_803 = and(_T_802, shift_4B) @[ifu_aln_ctl.scala 403:40] + f1_shift_2B <= _T_803 @[ifu_aln_ctl.scala 403:15] extmodule gated_latch_660 : output Q : Clock @@ -63820,10 +63820,10 @@ circuit quasar_wrapper : node _T_11 = eq(io.ifu_bp_hit_taken_f, UInt<1>("h00")) @[ifu_ifc_ctl.scala 69:69] node _T_12 = and(_T_10, _T_11) @[ifu_ifc_ctl.scala 69:67] node sel_next_addr_bf = and(_T_12, io.ic_hit_f) @[ifu_ifc_ctl.scala 69:92] - node _T_13 = bits(io.exu_flush_final, 0, 0) @[ifu_ifc_ctl.scala 72:56] - node _T_14 = bits(sel_last_addr_bf, 0, 0) @[ifu_ifc_ctl.scala 73:26] - node _T_15 = bits(sel_btb_addr_bf, 0, 0) @[ifu_ifc_ctl.scala 74:25] - node _T_16 = bits(sel_next_addr_bf, 0, 0) @[ifu_ifc_ctl.scala 75:26] + node _T_13 = bits(io.exu_flush_final, 0, 0) @[ifu_ifc_ctl.scala 73:56] + node _T_14 = bits(sel_last_addr_bf, 0, 0) @[ifu_ifc_ctl.scala 74:26] + node _T_15 = bits(sel_btb_addr_bf, 0, 0) @[ifu_ifc_ctl.scala 75:25] + node _T_16 = bits(sel_next_addr_bf, 0, 0) @[ifu_ifc_ctl.scala 76:26] node _T_17 = mux(_T_13, io.exu_flush_path_final, UInt<1>("h00")) @[Mux.scala 27:72] node _T_18 = mux(_T_14, io.ifc_fetch_addr_f, UInt<1>("h00")) @[Mux.scala 27:72] node _T_19 = mux(_T_15, io.ifu_bp_btb_target_f, UInt<1>("h00")) @[Mux.scala 27:72] @@ -63833,121 +63833,121 @@ circuit quasar_wrapper : node _T_23 = or(_T_22, _T_20) @[Mux.scala 27:72] wire _T_24 : UInt<31> @[Mux.scala 27:72] _T_24 <= _T_23 @[Mux.scala 27:72] - io.ifc_fetch_addr_bf <= _T_24 @[ifu_ifc_ctl.scala 72:24] - node _T_25 = bits(io.ifc_fetch_addr_f, 30, 1) @[ifu_ifc_ctl.scala 77:42] - node _T_26 = add(_T_25, UInt<1>("h01")) @[ifu_ifc_ctl.scala 77:48] - node address_upper = tail(_T_26, 1) @[ifu_ifc_ctl.scala 77:48] - node _T_27 = bits(address_upper, 4, 4) @[ifu_ifc_ctl.scala 78:39] - node _T_28 = bits(io.ifc_fetch_addr_f, 5, 5) @[ifu_ifc_ctl.scala 78:84] - node _T_29 = xor(_T_27, _T_28) @[ifu_ifc_ctl.scala 78:63] - node _T_30 = eq(_T_29, UInt<1>("h00")) @[ifu_ifc_ctl.scala 78:24] - node _T_31 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_ifc_ctl.scala 78:130] - node _T_32 = and(_T_30, _T_31) @[ifu_ifc_ctl.scala 78:109] - fetch_addr_next_0 <= _T_32 @[ifu_ifc_ctl.scala 78:21] + io.ifc_fetch_addr_bf <= _T_24 @[ifu_ifc_ctl.scala 73:24] + node _T_25 = bits(io.ifc_fetch_addr_f, 30, 1) @[ifu_ifc_ctl.scala 78:42] + node _T_26 = add(_T_25, UInt<1>("h01")) @[ifu_ifc_ctl.scala 78:48] + node address_upper = tail(_T_26, 1) @[ifu_ifc_ctl.scala 78:48] + node _T_27 = bits(address_upper, 4, 4) @[ifu_ifc_ctl.scala 79:39] + node _T_28 = bits(io.ifc_fetch_addr_f, 5, 5) @[ifu_ifc_ctl.scala 79:84] + node _T_29 = xor(_T_27, _T_28) @[ifu_ifc_ctl.scala 79:63] + node _T_30 = eq(_T_29, UInt<1>("h00")) @[ifu_ifc_ctl.scala 79:24] + node _T_31 = bits(io.ifc_fetch_addr_f, 0, 0) @[ifu_ifc_ctl.scala 79:130] + node _T_32 = and(_T_30, _T_31) @[ifu_ifc_ctl.scala 79:109] + fetch_addr_next_0 <= _T_32 @[ifu_ifc_ctl.scala 79:21] node _T_33 = cat(address_upper, fetch_addr_next_0) @[Cat.scala 29:58] - fetch_addr_next <= _T_33 @[ifu_ifc_ctl.scala 80:19] - node _T_34 = not(idle) @[ifu_ifc_ctl.scala 82:30] - io.ifc_fetch_req_bf_raw <= _T_34 @[ifu_ifc_ctl.scala 82:27] - node _T_35 = or(io.ifu_fb_consume2, io.ifu_fb_consume1) @[ifu_ifc_ctl.scala 84:91] - node _T_36 = eq(_T_35, UInt<1>("h00")) @[ifu_ifc_ctl.scala 84:70] - node _T_37 = and(fb_full_f_ns, _T_36) @[ifu_ifc_ctl.scala 84:68] - node _T_38 = eq(_T_37, UInt<1>("h00")) @[ifu_ifc_ctl.scala 84:53] - node _T_39 = and(io.ifc_fetch_req_bf_raw, _T_38) @[ifu_ifc_ctl.scala 84:51] - node _T_40 = eq(dma_stall, UInt<1>("h00")) @[ifu_ifc_ctl.scala 85:5] - node _T_41 = and(_T_39, _T_40) @[ifu_ifc_ctl.scala 84:114] - node _T_42 = eq(io.ic_write_stall, UInt<1>("h00")) @[ifu_ifc_ctl.scala 85:18] - node _T_43 = and(_T_41, _T_42) @[ifu_ifc_ctl.scala 85:16] - node _T_44 = eq(io.dec_ifc.dec_tlu_flush_noredir_wb, UInt<1>("h00")) @[ifu_ifc_ctl.scala 85:39] - node _T_45 = and(_T_43, _T_44) @[ifu_ifc_ctl.scala 85:37] - io.ifc_fetch_req_bf <= _T_45 @[ifu_ifc_ctl.scala 84:23] - node _T_46 = or(io.exu_flush_final, io.ifc_fetch_req_f) @[ifu_ifc_ctl.scala 87:37] - fetch_bf_en <= _T_46 @[ifu_ifc_ctl.scala 87:15] - node _T_47 = eq(io.ic_hit_f, UInt<1>("h00")) @[ifu_ifc_ctl.scala 89:34] - node _T_48 = and(io.ifc_fetch_req_f, _T_47) @[ifu_ifc_ctl.scala 89:32] - node _T_49 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_ifc_ctl.scala 89:49] - node _T_50 = and(_T_48, _T_49) @[ifu_ifc_ctl.scala 89:47] - miss_f <= _T_50 @[ifu_ifc_ctl.scala 89:10] - node _T_51 = or(io.ifu_ic_mb_empty, io.exu_flush_final) @[ifu_ifc_ctl.scala 91:39] - node _T_52 = eq(dma_stall, UInt<1>("h00")) @[ifu_ifc_ctl.scala 91:63] - node _T_53 = and(_T_51, _T_52) @[ifu_ifc_ctl.scala 91:61] - node _T_54 = eq(miss_f, UInt<1>("h00")) @[ifu_ifc_ctl.scala 91:76] - node _T_55 = and(_T_53, _T_54) @[ifu_ifc_ctl.scala 91:74] - node _T_56 = eq(miss_a, UInt<1>("h00")) @[ifu_ifc_ctl.scala 91:86] - node _T_57 = and(_T_55, _T_56) @[ifu_ifc_ctl.scala 91:84] - mb_empty_mod <= _T_57 @[ifu_ifc_ctl.scala 91:16] - node _T_58 = and(io.exu_flush_final, io.dec_ifc.dec_tlu_flush_noredir_wb) @[ifu_ifc_ctl.scala 93:35] - goto_idle <= _T_58 @[ifu_ifc_ctl.scala 93:13] - node _T_59 = eq(io.dec_ifc.dec_tlu_flush_noredir_wb, UInt<1>("h00")) @[ifu_ifc_ctl.scala 95:38] - node _T_60 = and(io.exu_flush_final, _T_59) @[ifu_ifc_ctl.scala 95:36] - node _T_61 = and(_T_60, idle) @[ifu_ifc_ctl.scala 95:75] - leave_idle <= _T_61 @[ifu_ifc_ctl.scala 95:14] - node _T_62 = bits(state, 1, 1) @[ifu_ifc_ctl.scala 97:29] - node _T_63 = eq(_T_62, UInt<1>("h00")) @[ifu_ifc_ctl.scala 97:23] - node _T_64 = bits(state, 0, 0) @[ifu_ifc_ctl.scala 97:40] - node _T_65 = and(_T_63, _T_64) @[ifu_ifc_ctl.scala 97:33] - node _T_66 = and(_T_65, miss_f) @[ifu_ifc_ctl.scala 97:44] - node _T_67 = eq(goto_idle, UInt<1>("h00")) @[ifu_ifc_ctl.scala 97:55] - node _T_68 = and(_T_66, _T_67) @[ifu_ifc_ctl.scala 97:53] - node _T_69 = bits(state, 1, 1) @[ifu_ifc_ctl.scala 98:11] - node _T_70 = eq(mb_empty_mod, UInt<1>("h00")) @[ifu_ifc_ctl.scala 98:17] - node _T_71 = and(_T_69, _T_70) @[ifu_ifc_ctl.scala 98:15] - node _T_72 = eq(goto_idle, UInt<1>("h00")) @[ifu_ifc_ctl.scala 98:33] - node _T_73 = and(_T_71, _T_72) @[ifu_ifc_ctl.scala 98:31] - node next_state_1 = or(_T_68, _T_73) @[ifu_ifc_ctl.scala 97:67] - node _T_74 = eq(goto_idle, UInt<1>("h00")) @[ifu_ifc_ctl.scala 100:23] - node _T_75 = and(_T_74, leave_idle) @[ifu_ifc_ctl.scala 100:34] - node _T_76 = bits(state, 0, 0) @[ifu_ifc_ctl.scala 100:56] - node _T_77 = eq(goto_idle, UInt<1>("h00")) @[ifu_ifc_ctl.scala 100:62] - node _T_78 = and(_T_76, _T_77) @[ifu_ifc_ctl.scala 100:60] - node next_state_0 = or(_T_75, _T_78) @[ifu_ifc_ctl.scala 100:48] + fetch_addr_next <= _T_33 @[ifu_ifc_ctl.scala 82:19] + node _T_34 = not(idle) @[ifu_ifc_ctl.scala 84:30] + io.ifc_fetch_req_bf_raw <= _T_34 @[ifu_ifc_ctl.scala 84:27] + node _T_35 = or(io.ifu_fb_consume2, io.ifu_fb_consume1) @[ifu_ifc_ctl.scala 86:91] + node _T_36 = eq(_T_35, UInt<1>("h00")) @[ifu_ifc_ctl.scala 86:70] + node _T_37 = and(fb_full_f_ns, _T_36) @[ifu_ifc_ctl.scala 86:68] + node _T_38 = eq(_T_37, UInt<1>("h00")) @[ifu_ifc_ctl.scala 86:53] + node _T_39 = and(io.ifc_fetch_req_bf_raw, _T_38) @[ifu_ifc_ctl.scala 86:51] + node _T_40 = eq(dma_stall, UInt<1>("h00")) @[ifu_ifc_ctl.scala 87:5] + node _T_41 = and(_T_39, _T_40) @[ifu_ifc_ctl.scala 86:114] + node _T_42 = eq(io.ic_write_stall, UInt<1>("h00")) @[ifu_ifc_ctl.scala 87:18] + node _T_43 = and(_T_41, _T_42) @[ifu_ifc_ctl.scala 87:16] + node _T_44 = eq(io.dec_ifc.dec_tlu_flush_noredir_wb, UInt<1>("h00")) @[ifu_ifc_ctl.scala 87:39] + node _T_45 = and(_T_43, _T_44) @[ifu_ifc_ctl.scala 87:37] + io.ifc_fetch_req_bf <= _T_45 @[ifu_ifc_ctl.scala 86:23] + node _T_46 = or(io.exu_flush_final, io.ifc_fetch_req_f) @[ifu_ifc_ctl.scala 89:37] + fetch_bf_en <= _T_46 @[ifu_ifc_ctl.scala 89:15] + node _T_47 = eq(io.ic_hit_f, UInt<1>("h00")) @[ifu_ifc_ctl.scala 91:34] + node _T_48 = and(io.ifc_fetch_req_f, _T_47) @[ifu_ifc_ctl.scala 91:32] + node _T_49 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_ifc_ctl.scala 91:49] + node _T_50 = and(_T_48, _T_49) @[ifu_ifc_ctl.scala 91:47] + miss_f <= _T_50 @[ifu_ifc_ctl.scala 91:10] + node _T_51 = or(io.ifu_ic_mb_empty, io.exu_flush_final) @[ifu_ifc_ctl.scala 93:39] + node _T_52 = eq(dma_stall, UInt<1>("h00")) @[ifu_ifc_ctl.scala 93:63] + node _T_53 = and(_T_51, _T_52) @[ifu_ifc_ctl.scala 93:61] + node _T_54 = eq(miss_f, UInt<1>("h00")) @[ifu_ifc_ctl.scala 93:76] + node _T_55 = and(_T_53, _T_54) @[ifu_ifc_ctl.scala 93:74] + node _T_56 = eq(miss_a, UInt<1>("h00")) @[ifu_ifc_ctl.scala 93:86] + node _T_57 = and(_T_55, _T_56) @[ifu_ifc_ctl.scala 93:84] + mb_empty_mod <= _T_57 @[ifu_ifc_ctl.scala 93:16] + node _T_58 = and(io.exu_flush_final, io.dec_ifc.dec_tlu_flush_noredir_wb) @[ifu_ifc_ctl.scala 95:35] + goto_idle <= _T_58 @[ifu_ifc_ctl.scala 95:13] + node _T_59 = eq(io.dec_ifc.dec_tlu_flush_noredir_wb, UInt<1>("h00")) @[ifu_ifc_ctl.scala 97:38] + node _T_60 = and(io.exu_flush_final, _T_59) @[ifu_ifc_ctl.scala 97:36] + node _T_61 = and(_T_60, idle) @[ifu_ifc_ctl.scala 97:75] + leave_idle <= _T_61 @[ifu_ifc_ctl.scala 97:14] + node _T_62 = bits(state, 1, 1) @[ifu_ifc_ctl.scala 99:29] + node _T_63 = eq(_T_62, UInt<1>("h00")) @[ifu_ifc_ctl.scala 99:23] + node _T_64 = bits(state, 0, 0) @[ifu_ifc_ctl.scala 99:40] + node _T_65 = and(_T_63, _T_64) @[ifu_ifc_ctl.scala 99:33] + node _T_66 = and(_T_65, miss_f) @[ifu_ifc_ctl.scala 99:44] + node _T_67 = eq(goto_idle, UInt<1>("h00")) @[ifu_ifc_ctl.scala 99:55] + node _T_68 = and(_T_66, _T_67) @[ifu_ifc_ctl.scala 99:53] + node _T_69 = bits(state, 1, 1) @[ifu_ifc_ctl.scala 100:11] + node _T_70 = eq(mb_empty_mod, UInt<1>("h00")) @[ifu_ifc_ctl.scala 100:17] + node _T_71 = and(_T_69, _T_70) @[ifu_ifc_ctl.scala 100:15] + node _T_72 = eq(goto_idle, UInt<1>("h00")) @[ifu_ifc_ctl.scala 100:33] + node _T_73 = and(_T_71, _T_72) @[ifu_ifc_ctl.scala 100:31] + node next_state_1 = or(_T_68, _T_73) @[ifu_ifc_ctl.scala 99:67] + node _T_74 = eq(goto_idle, UInt<1>("h00")) @[ifu_ifc_ctl.scala 102:23] + node _T_75 = and(_T_74, leave_idle) @[ifu_ifc_ctl.scala 102:34] + node _T_76 = bits(state, 0, 0) @[ifu_ifc_ctl.scala 102:56] + node _T_77 = eq(goto_idle, UInt<1>("h00")) @[ifu_ifc_ctl.scala 102:62] + node _T_78 = and(_T_76, _T_77) @[ifu_ifc_ctl.scala 102:60] + node next_state_0 = or(_T_75, _T_78) @[ifu_ifc_ctl.scala 102:48] node _T_79 = cat(next_state_1, next_state_0) @[Cat.scala 29:58] - reg _T_80 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_ifc_ctl.scala 102:45] - _T_80 <= _T_79 @[ifu_ifc_ctl.scala 102:45] - state <= _T_80 @[ifu_ifc_ctl.scala 102:9] - flush_fb <= io.exu_flush_final @[ifu_ifc_ctl.scala 104:12] - node _T_81 = eq(io.ifu_fb_consume2, UInt<1>("h00")) @[ifu_ifc_ctl.scala 106:38] - node _T_82 = and(io.ifu_fb_consume1, _T_81) @[ifu_ifc_ctl.scala 106:36] - node _T_83 = eq(io.ifc_fetch_req_f, UInt<1>("h00")) @[ifu_ifc_ctl.scala 106:61] - node _T_84 = or(_T_83, miss_f) @[ifu_ifc_ctl.scala 106:81] - node _T_85 = and(_T_82, _T_84) @[ifu_ifc_ctl.scala 106:58] - node _T_86 = and(io.ifu_fb_consume2, io.ifc_fetch_req_f) @[ifu_ifc_ctl.scala 107:25] - node _T_87 = or(_T_85, _T_86) @[ifu_ifc_ctl.scala 106:92] - fb_right <= _T_87 @[ifu_ifc_ctl.scala 106:12] - node _T_88 = not(io.ifc_fetch_req_f) @[ifu_ifc_ctl.scala 109:39] - node _T_89 = or(_T_88, miss_f) @[ifu_ifc_ctl.scala 109:59] - node _T_90 = and(io.ifu_fb_consume2, _T_89) @[ifu_ifc_ctl.scala 109:36] - fb_right2 <= _T_90 @[ifu_ifc_ctl.scala 109:13] - node _T_91 = or(io.ifu_fb_consume1, io.ifu_fb_consume2) @[ifu_ifc_ctl.scala 110:56] - node _T_92 = eq(_T_91, UInt<1>("h00")) @[ifu_ifc_ctl.scala 110:35] - node _T_93 = and(io.ifc_fetch_req_f, _T_92) @[ifu_ifc_ctl.scala 110:33] - node _T_94 = eq(miss_f, UInt<1>("h00")) @[ifu_ifc_ctl.scala 110:80] - node _T_95 = and(_T_93, _T_94) @[ifu_ifc_ctl.scala 110:78] - fb_left <= _T_95 @[ifu_ifc_ctl.scala 110:11] - node _T_96 = bits(flush_fb, 0, 0) @[ifu_ifc_ctl.scala 112:37] - node _T_97 = eq(flush_fb, UInt<1>("h00")) @[ifu_ifc_ctl.scala 113:6] - node _T_98 = and(_T_97, fb_right) @[ifu_ifc_ctl.scala 113:16] - node _T_99 = bits(_T_98, 0, 0) @[ifu_ifc_ctl.scala 113:28] - node _T_100 = bits(fb_write_f, 3, 1) @[ifu_ifc_ctl.scala 113:62] + reg _T_80 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_ifc_ctl.scala 104:45] + _T_80 <= _T_79 @[ifu_ifc_ctl.scala 104:45] + state <= _T_80 @[ifu_ifc_ctl.scala 104:9] + flush_fb <= io.exu_flush_final @[ifu_ifc_ctl.scala 106:12] + node _T_81 = eq(io.ifu_fb_consume2, UInt<1>("h00")) @[ifu_ifc_ctl.scala 109:38] + node _T_82 = and(io.ifu_fb_consume1, _T_81) @[ifu_ifc_ctl.scala 109:36] + node _T_83 = eq(io.ifc_fetch_req_f, UInt<1>("h00")) @[ifu_ifc_ctl.scala 109:61] + node _T_84 = or(_T_83, miss_f) @[ifu_ifc_ctl.scala 109:81] + node _T_85 = and(_T_82, _T_84) @[ifu_ifc_ctl.scala 109:58] + node _T_86 = and(io.ifu_fb_consume2, io.ifc_fetch_req_f) @[ifu_ifc_ctl.scala 110:25] + node _T_87 = or(_T_85, _T_86) @[ifu_ifc_ctl.scala 109:92] + fb_right <= _T_87 @[ifu_ifc_ctl.scala 109:12] + node _T_88 = not(io.ifc_fetch_req_f) @[ifu_ifc_ctl.scala 112:39] + node _T_89 = or(_T_88, miss_f) @[ifu_ifc_ctl.scala 112:59] + node _T_90 = and(io.ifu_fb_consume2, _T_89) @[ifu_ifc_ctl.scala 112:36] + fb_right2 <= _T_90 @[ifu_ifc_ctl.scala 112:13] + node _T_91 = or(io.ifu_fb_consume1, io.ifu_fb_consume2) @[ifu_ifc_ctl.scala 113:56] + node _T_92 = eq(_T_91, UInt<1>("h00")) @[ifu_ifc_ctl.scala 113:35] + node _T_93 = and(io.ifc_fetch_req_f, _T_92) @[ifu_ifc_ctl.scala 113:33] + node _T_94 = eq(miss_f, UInt<1>("h00")) @[ifu_ifc_ctl.scala 113:80] + node _T_95 = and(_T_93, _T_94) @[ifu_ifc_ctl.scala 113:78] + fb_left <= _T_95 @[ifu_ifc_ctl.scala 113:11] + node _T_96 = bits(flush_fb, 0, 0) @[ifu_ifc_ctl.scala 116:37] + node _T_97 = eq(flush_fb, UInt<1>("h00")) @[ifu_ifc_ctl.scala 117:6] + node _T_98 = and(_T_97, fb_right) @[ifu_ifc_ctl.scala 117:16] + node _T_99 = bits(_T_98, 0, 0) @[ifu_ifc_ctl.scala 117:28] + node _T_100 = bits(fb_write_f, 3, 1) @[ifu_ifc_ctl.scala 117:62] node _T_101 = cat(UInt<1>("h00"), _T_100) @[Cat.scala 29:58] - node _T_102 = eq(flush_fb, UInt<1>("h00")) @[ifu_ifc_ctl.scala 114:6] - node _T_103 = and(_T_102, fb_right2) @[ifu_ifc_ctl.scala 114:16] - node _T_104 = bits(_T_103, 0, 0) @[ifu_ifc_ctl.scala 114:29] - node _T_105 = bits(fb_write_f, 3, 2) @[ifu_ifc_ctl.scala 114:63] + node _T_102 = eq(flush_fb, UInt<1>("h00")) @[ifu_ifc_ctl.scala 118:6] + node _T_103 = and(_T_102, fb_right2) @[ifu_ifc_ctl.scala 118:16] + node _T_104 = bits(_T_103, 0, 0) @[ifu_ifc_ctl.scala 118:29] + node _T_105 = bits(fb_write_f, 3, 2) @[ifu_ifc_ctl.scala 118:63] node _T_106 = cat(UInt<2>("h00"), _T_105) @[Cat.scala 29:58] - node _T_107 = eq(flush_fb, UInt<1>("h00")) @[ifu_ifc_ctl.scala 115:6] - node _T_108 = and(_T_107, fb_left) @[ifu_ifc_ctl.scala 115:16] - node _T_109 = bits(_T_108, 0, 0) @[ifu_ifc_ctl.scala 115:27] - node _T_110 = bits(fb_write_f, 2, 0) @[ifu_ifc_ctl.scala 115:51] + node _T_107 = eq(flush_fb, UInt<1>("h00")) @[ifu_ifc_ctl.scala 119:6] + node _T_108 = and(_T_107, fb_left) @[ifu_ifc_ctl.scala 119:16] + node _T_109 = bits(_T_108, 0, 0) @[ifu_ifc_ctl.scala 119:27] + node _T_110 = bits(fb_write_f, 2, 0) @[ifu_ifc_ctl.scala 119:51] node _T_111 = cat(_T_110, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_112 = eq(flush_fb, UInt<1>("h00")) @[ifu_ifc_ctl.scala 116:6] - node _T_113 = eq(fb_right, UInt<1>("h00")) @[ifu_ifc_ctl.scala 116:18] - node _T_114 = and(_T_112, _T_113) @[ifu_ifc_ctl.scala 116:16] - node _T_115 = eq(fb_right2, UInt<1>("h00")) @[ifu_ifc_ctl.scala 116:30] - node _T_116 = and(_T_114, _T_115) @[ifu_ifc_ctl.scala 116:28] - node _T_117 = eq(fb_left, UInt<1>("h00")) @[ifu_ifc_ctl.scala 116:43] - node _T_118 = and(_T_116, _T_117) @[ifu_ifc_ctl.scala 116:41] - node _T_119 = bits(_T_118, 0, 0) @[ifu_ifc_ctl.scala 116:53] - node _T_120 = bits(fb_write_f, 3, 0) @[ifu_ifc_ctl.scala 116:73] + node _T_112 = eq(flush_fb, UInt<1>("h00")) @[ifu_ifc_ctl.scala 120:6] + node _T_113 = eq(fb_right, UInt<1>("h00")) @[ifu_ifc_ctl.scala 120:18] + node _T_114 = and(_T_112, _T_113) @[ifu_ifc_ctl.scala 120:16] + node _T_115 = eq(fb_right2, UInt<1>("h00")) @[ifu_ifc_ctl.scala 120:30] + node _T_116 = and(_T_114, _T_115) @[ifu_ifc_ctl.scala 120:28] + node _T_117 = eq(fb_left, UInt<1>("h00")) @[ifu_ifc_ctl.scala 120:43] + node _T_118 = and(_T_116, _T_117) @[ifu_ifc_ctl.scala 120:41] + node _T_119 = bits(_T_118, 0, 0) @[ifu_ifc_ctl.scala 120:53] + node _T_120 = bits(fb_write_f, 3, 0) @[ifu_ifc_ctl.scala 120:73] node _T_121 = mux(_T_96, UInt<4>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] node _T_122 = mux(_T_99, _T_101, UInt<1>("h00")) @[Mux.scala 27:72] node _T_123 = mux(_T_104, _T_106, UInt<1>("h00")) @[Mux.scala 27:72] @@ -63959,58 +63959,58 @@ circuit quasar_wrapper : node _T_129 = or(_T_128, _T_125) @[Mux.scala 27:72] wire _T_130 : UInt<4> @[Mux.scala 27:72] _T_130 <= _T_129 @[Mux.scala 27:72] - fb_write_ns <= _T_130 @[ifu_ifc_ctl.scala 112:15] - node _T_131 = eq(state, UInt<2>("h00")) @[ifu_ifc_ctl.scala 119:17] - idle <= _T_131 @[ifu_ifc_ctl.scala 119:8] - node _T_132 = eq(state, UInt<2>("h03")) @[ifu_ifc_ctl.scala 120:16] - wfm <= _T_132 @[ifu_ifc_ctl.scala 120:7] - node _T_133 = bits(fb_write_ns, 3, 3) @[ifu_ifc_ctl.scala 122:30] - fb_full_f_ns <= _T_133 @[ifu_ifc_ctl.scala 122:16] - reg fb_full_f : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_ifc_ctl.scala 123:52] - fb_full_f <= fb_full_f_ns @[ifu_ifc_ctl.scala 123:52] - reg _T_134 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_ifc_ctl.scala 124:50] - _T_134 <= fb_write_ns @[ifu_ifc_ctl.scala 124:50] - fb_write_f <= _T_134 @[ifu_ifc_ctl.scala 124:14] - node _T_135 = or(io.ifu_fb_consume2, io.ifu_fb_consume1) @[ifu_ifc_ctl.scala 127:40] - node _T_136 = or(_T_135, io.exu_flush_final) @[ifu_ifc_ctl.scala 127:61] - node _T_137 = eq(_T_136, UInt<1>("h00")) @[ifu_ifc_ctl.scala 127:19] - node _T_138 = and(fb_full_f, _T_137) @[ifu_ifc_ctl.scala 127:17] - node _T_139 = or(_T_138, dma_stall) @[ifu_ifc_ctl.scala 127:84] - node _T_140 = and(io.ifc_fetch_req_bf_raw, _T_139) @[ifu_ifc_ctl.scala 126:68] - node _T_141 = or(wfm, _T_140) @[ifu_ifc_ctl.scala 126:41] - io.dec_ifc.ifu_pmu_fetch_stall <= _T_141 @[ifu_ifc_ctl.scala 126:34] + fb_write_ns <= _T_130 @[ifu_ifc_ctl.scala 116:15] + node _T_131 = eq(state, UInt<2>("h00")) @[ifu_ifc_ctl.scala 123:17] + idle <= _T_131 @[ifu_ifc_ctl.scala 123:8] + node _T_132 = eq(state, UInt<2>("h03")) @[ifu_ifc_ctl.scala 124:16] + wfm <= _T_132 @[ifu_ifc_ctl.scala 124:7] + node _T_133 = bits(fb_write_ns, 3, 3) @[ifu_ifc_ctl.scala 126:30] + fb_full_f_ns <= _T_133 @[ifu_ifc_ctl.scala 126:16] + reg fb_full_f : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_ifc_ctl.scala 127:52] + fb_full_f <= fb_full_f_ns @[ifu_ifc_ctl.scala 127:52] + reg _T_134 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_ifc_ctl.scala 128:50] + _T_134 <= fb_write_ns @[ifu_ifc_ctl.scala 128:50] + fb_write_f <= _T_134 @[ifu_ifc_ctl.scala 128:14] + node _T_135 = or(io.ifu_fb_consume2, io.ifu_fb_consume1) @[ifu_ifc_ctl.scala 131:40] + node _T_136 = or(_T_135, io.exu_flush_final) @[ifu_ifc_ctl.scala 131:61] + node _T_137 = eq(_T_136, UInt<1>("h00")) @[ifu_ifc_ctl.scala 131:19] + node _T_138 = and(fb_full_f, _T_137) @[ifu_ifc_ctl.scala 131:17] + node _T_139 = or(_T_138, dma_stall) @[ifu_ifc_ctl.scala 131:84] + node _T_140 = and(io.ifc_fetch_req_bf_raw, _T_139) @[ifu_ifc_ctl.scala 130:68] + node _T_141 = or(wfm, _T_140) @[ifu_ifc_ctl.scala 130:41] + io.dec_ifc.ifu_pmu_fetch_stall <= _T_141 @[ifu_ifc_ctl.scala 130:34] node _T_142 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] node _T_143 = bits(_T_142, 31, 28) @[lib.scala 68:25] node iccm_acc_in_region_bf = eq(_T_143, UInt<4>("h0e")) @[lib.scala 68:47] node _T_144 = bits(_T_142, 31, 16) @[lib.scala 71:14] node iccm_acc_in_range_bf = eq(_T_144, UInt<16>("h0ee00")) @[lib.scala 71:29] - io.ifc_iccm_access_bf <= iccm_acc_in_range_bf @[ifu_ifc_ctl.scala 132:25] - node _T_145 = eq(io.ifc_iccm_access_bf, UInt<1>("h00")) @[ifu_ifc_ctl.scala 133:30] - node _T_146 = or(io.ifu_fb_consume2, io.ifu_fb_consume1) @[ifu_ifc_ctl.scala 134:39] - node _T_147 = eq(_T_146, UInt<1>("h00")) @[ifu_ifc_ctl.scala 134:18] - node _T_148 = and(fb_full_f, _T_147) @[ifu_ifc_ctl.scala 134:16] - node _T_149 = or(_T_145, _T_148) @[ifu_ifc_ctl.scala 133:53] - node _T_150 = eq(io.ifc_fetch_req_bf, UInt<1>("h00")) @[ifu_ifc_ctl.scala 135:13] - node _T_151 = and(wfm, _T_150) @[ifu_ifc_ctl.scala 135:11] - node _T_152 = or(_T_149, _T_151) @[ifu_ifc_ctl.scala 134:62] - node _T_153 = or(_T_152, idle) @[ifu_ifc_ctl.scala 135:35] - node _T_154 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_ifc_ctl.scala 135:46] - node _T_155 = and(_T_153, _T_154) @[ifu_ifc_ctl.scala 135:44] - node _T_156 = or(_T_155, dma_iccm_stall_any_f) @[ifu_ifc_ctl.scala 135:67] - io.ifc_dma_access_ok <= _T_156 @[ifu_ifc_ctl.scala 133:24] - node _T_157 = eq(iccm_acc_in_range_bf, UInt<1>("h00")) @[ifu_ifc_ctl.scala 137:33] - node _T_158 = and(_T_157, iccm_acc_in_region_bf) @[ifu_ifc_ctl.scala 137:55] - io.ifc_region_acc_fault_bf <= _T_158 @[ifu_ifc_ctl.scala 137:30] - node _T_159 = bits(io.ifc_fetch_addr_bf, 30, 27) @[ifu_ifc_ctl.scala 138:86] + io.ifc_iccm_access_bf <= iccm_acc_in_range_bf @[ifu_ifc_ctl.scala 137:25] + node _T_145 = eq(io.ifc_iccm_access_bf, UInt<1>("h00")) @[ifu_ifc_ctl.scala 138:30] + node _T_146 = or(io.ifu_fb_consume2, io.ifu_fb_consume1) @[ifu_ifc_ctl.scala 139:39] + node _T_147 = eq(_T_146, UInt<1>("h00")) @[ifu_ifc_ctl.scala 139:18] + node _T_148 = and(fb_full_f, _T_147) @[ifu_ifc_ctl.scala 139:16] + node _T_149 = or(_T_145, _T_148) @[ifu_ifc_ctl.scala 138:53] + node _T_150 = eq(io.ifc_fetch_req_bf, UInt<1>("h00")) @[ifu_ifc_ctl.scala 140:13] + node _T_151 = and(wfm, _T_150) @[ifu_ifc_ctl.scala 140:11] + node _T_152 = or(_T_149, _T_151) @[ifu_ifc_ctl.scala 139:62] + node _T_153 = or(_T_152, idle) @[ifu_ifc_ctl.scala 140:35] + node _T_154 = eq(io.exu_flush_final, UInt<1>("h00")) @[ifu_ifc_ctl.scala 140:46] + node _T_155 = and(_T_153, _T_154) @[ifu_ifc_ctl.scala 140:44] + node _T_156 = or(_T_155, dma_iccm_stall_any_f) @[ifu_ifc_ctl.scala 140:67] + io.ifc_dma_access_ok <= _T_156 @[ifu_ifc_ctl.scala 138:24] + node _T_157 = eq(iccm_acc_in_range_bf, UInt<1>("h00")) @[ifu_ifc_ctl.scala 142:33] + node _T_158 = and(_T_157, iccm_acc_in_region_bf) @[ifu_ifc_ctl.scala 142:55] + io.ifc_region_acc_fault_bf <= _T_158 @[ifu_ifc_ctl.scala 142:30] + node _T_159 = bits(io.ifc_fetch_addr_bf, 30, 27) @[ifu_ifc_ctl.scala 143:86] node _T_160 = cat(_T_159, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_161 = dshr(io.dec_ifc.dec_tlu_mrac_ff, _T_160) @[ifu_ifc_ctl.scala 138:61] - node _T_162 = bits(_T_161, 0, 0) @[ifu_ifc_ctl.scala 138:61] - node _T_163 = not(_T_162) @[ifu_ifc_ctl.scala 138:34] - io.ifc_fetch_uncacheable_bf <= _T_163 @[ifu_ifc_ctl.scala 138:31] - reg _T_164 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_ifc_ctl.scala 140:57] - _T_164 <= io.ifc_fetch_req_bf @[ifu_ifc_ctl.scala 140:57] - io.ifc_fetch_req_f <= _T_164 @[ifu_ifc_ctl.scala 140:22] - node _T_165 = or(io.exu_flush_final, io.ifc_fetch_req_f) @[ifu_ifc_ctl.scala 142:73] + node _T_161 = dshr(io.dec_ifc.dec_tlu_mrac_ff, _T_160) @[ifu_ifc_ctl.scala 143:61] + node _T_162 = bits(_T_161, 0, 0) @[ifu_ifc_ctl.scala 143:61] + node _T_163 = not(_T_162) @[ifu_ifc_ctl.scala 143:34] + io.ifc_fetch_uncacheable_bf <= _T_163 @[ifu_ifc_ctl.scala 143:31] + reg _T_164 : UInt<1>, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[ifu_ifc_ctl.scala 145:57] + _T_164 <= io.ifc_fetch_req_bf @[ifu_ifc_ctl.scala 145:57] + io.ifc_fetch_req_f <= _T_164 @[ifu_ifc_ctl.scala 145:22] + node _T_165 = or(io.exu_flush_final, io.ifc_fetch_req_f) @[ifu_ifc_ctl.scala 147:73] inst rvclkhdr of rvclkhdr_660 @[lib.scala 352:23] rvclkhdr.clock <= clock rvclkhdr.reset <= reset @@ -64019,7 +64019,7 @@ circuit quasar_wrapper : rvclkhdr.io.scan_mode <= io.scan_mode @[lib.scala 356:24] reg _T_166 : UInt, rvclkhdr.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] _T_166 <= io.ifc_fetch_addr_bf @[lib.scala 358:16] - io.ifc_fetch_addr_f <= _T_166 @[ifu_ifc_ctl.scala 142:23] + io.ifc_fetch_addr_f <= _T_166 @[ifu_ifc_ctl.scala 147:23] module ifu : input clock : Clock @@ -74026,380 +74026,381 @@ circuit quasar_wrapper : node _T_751 = eq(_T_750, UInt<12>("h07ca")) @[dec_tlu_ctl.scala 2128:100] node _T_752 = and(_T_749, _T_751) @[dec_tlu_ctl.scala 2128:71] node _T_753 = bits(_T_752, 0, 0) @[dec_tlu_ctl.scala 2130:34] - node _T_754 = bits(io.ifu_ic_debug_rd_data, 70, 64) @[dec_tlu_ctl.scala 2130:86] - node _T_755 = mux(_T_753, io.dec_csr_wrdata_r, _T_754) @[dec_tlu_ctl.scala 2130:21] - node _T_756 = or(_T_752, io.ifu_ic_debug_rd_data_valid) @[dec_tlu_ctl.scala 2132:78] - node _T_757 = bits(_T_756, 0, 0) @[dec_tlu_ctl.scala 2132:111] - reg _T_758 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_757 : @[Reg.scala 28:19] - _T_758 <= _T_755 @[Reg.scala 28:23] + node _T_754 = bits(io.dec_csr_wrdata_r, 6, 0) @[dec_tlu_ctl.scala 2130:61] + node _T_755 = bits(io.ifu_ic_debug_rd_data, 70, 64) @[dec_tlu_ctl.scala 2130:91] + node _T_756 = mux(_T_753, _T_754, _T_755) @[dec_tlu_ctl.scala 2130:21] + node _T_757 = or(_T_752, io.ifu_ic_debug_rd_data_valid) @[dec_tlu_ctl.scala 2132:78] + node _T_758 = bits(_T_757, 0, 0) @[dec_tlu_ctl.scala 2132:111] + reg _T_759 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_758 : @[Reg.scala 28:19] + _T_759 <= _T_756 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - _T_748 <= _T_758 @[dec_tlu_ctl.scala 2132:13] - node _T_759 = cat(UInt<25>("h00"), _T_748) @[Cat.scala 29:58] - dicad1 <= _T_759 @[dec_tlu_ctl.scala 2133:9] - node _T_760 = bits(dicad1, 6, 0) @[dec_tlu_ctl.scala 2155:69] - node _T_761 = bits(dicad0h, 31, 0) @[dec_tlu_ctl.scala 2155:83] - node _T_762 = bits(dicad0, 31, 0) @[dec_tlu_ctl.scala 2155:97] - node _T_763 = cat(_T_760, _T_761) @[Cat.scala 29:58] - node _T_764 = cat(_T_763, _T_762) @[Cat.scala 29:58] - io.dec_tlu_ic_diag_pkt.icache_wrdata <= _T_764 @[dec_tlu_ctl.scala 2155:56] + _T_748 <= _T_759 @[dec_tlu_ctl.scala 2132:13] + node _T_760 = cat(UInt<25>("h00"), _T_748) @[Cat.scala 29:58] + dicad1 <= _T_760 @[dec_tlu_ctl.scala 2133:9] + node _T_761 = bits(dicad1, 6, 0) @[dec_tlu_ctl.scala 2155:69] + node _T_762 = bits(dicad0h, 31, 0) @[dec_tlu_ctl.scala 2155:83] + node _T_763 = bits(dicad0, 31, 0) @[dec_tlu_ctl.scala 2155:97] + node _T_764 = cat(_T_761, _T_762) @[Cat.scala 29:58] + node _T_765 = cat(_T_764, _T_763) @[Cat.scala 29:58] + io.dec_tlu_ic_diag_pkt.icache_wrdata <= _T_765 @[dec_tlu_ctl.scala 2155:56] io.dec_tlu_ic_diag_pkt.icache_dicawics <= dicawics @[dec_tlu_ctl.scala 2158:41] - node _T_765 = and(io.allow_dbg_halt_csr_write, io.dec_csr_any_unq_d) @[dec_tlu_ctl.scala 2160:52] - node _T_766 = and(_T_765, io.dec_i0_decode_d) @[dec_tlu_ctl.scala 2160:75] - node _T_767 = not(io.dec_csr_wen_unq_d) @[dec_tlu_ctl.scala 2160:98] - node _T_768 = and(_T_766, _T_767) @[dec_tlu_ctl.scala 2160:96] - node _T_769 = bits(io.dec_csr_rdaddr_d, 11, 0) @[dec_tlu_ctl.scala 2160:142] - node _T_770 = eq(_T_769, UInt<12>("h07cb")) @[dec_tlu_ctl.scala 2160:149] - node icache_rd_valid = and(_T_768, _T_770) @[dec_tlu_ctl.scala 2160:120] - node _T_771 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[dec_tlu_ctl.scala 2161:52] - node _T_772 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2161:97] - node _T_773 = eq(_T_772, UInt<12>("h07cb")) @[dec_tlu_ctl.scala 2161:104] - node icache_wr_valid = and(_T_771, _T_773) @[dec_tlu_ctl.scala 2161:75] + node _T_766 = and(io.allow_dbg_halt_csr_write, io.dec_csr_any_unq_d) @[dec_tlu_ctl.scala 2160:52] + node _T_767 = and(_T_766, io.dec_i0_decode_d) @[dec_tlu_ctl.scala 2160:75] + node _T_768 = not(io.dec_csr_wen_unq_d) @[dec_tlu_ctl.scala 2160:98] + node _T_769 = and(_T_767, _T_768) @[dec_tlu_ctl.scala 2160:96] + node _T_770 = bits(io.dec_csr_rdaddr_d, 11, 0) @[dec_tlu_ctl.scala 2160:142] + node _T_771 = eq(_T_770, UInt<12>("h07cb")) @[dec_tlu_ctl.scala 2160:149] + node icache_rd_valid = and(_T_769, _T_771) @[dec_tlu_ctl.scala 2160:120] + node _T_772 = and(io.allow_dbg_halt_csr_write, io.dec_csr_wen_r_mod) @[dec_tlu_ctl.scala 2161:52] + node _T_773 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2161:97] + node _T_774 = eq(_T_773, UInt<12>("h07cb")) @[dec_tlu_ctl.scala 2161:104] + node icache_wr_valid = and(_T_772, _T_774) @[dec_tlu_ctl.scala 2161:75] reg icache_rd_valid_f : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2163:58] icache_rd_valid_f <= icache_rd_valid @[dec_tlu_ctl.scala 2163:58] reg icache_wr_valid_f : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2164:58] icache_wr_valid_f <= icache_wr_valid @[dec_tlu_ctl.scala 2164:58] io.dec_tlu_ic_diag_pkt.icache_rd_valid <= icache_rd_valid_f @[dec_tlu_ctl.scala 2166:41] io.dec_tlu_ic_diag_pkt.icache_wr_valid <= icache_wr_valid_f @[dec_tlu_ctl.scala 2167:41] - node _T_774 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2175:62] - node _T_775 = eq(_T_774, UInt<12>("h07a0")) @[dec_tlu_ctl.scala 2175:69] - node wr_mtsel_r = and(io.dec_csr_wen_r_mod, _T_775) @[dec_tlu_ctl.scala 2175:40] - node _T_776 = bits(wr_mtsel_r, 0, 0) @[dec_tlu_ctl.scala 2176:32] - node _T_777 = bits(io.dec_csr_wrdata_r, 1, 0) @[dec_tlu_ctl.scala 2176:59] - node mtsel_ns = mux(_T_776, _T_777, mtsel) @[dec_tlu_ctl.scala 2176:20] - reg _T_778 : UInt, io.csr_wr_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2178:43] - _T_778 <= mtsel_ns @[dec_tlu_ctl.scala 2178:43] - mtsel <= _T_778 @[dec_tlu_ctl.scala 2178:8] - node _T_779 = bits(io.dec_csr_wrdata_r, 0, 0) @[dec_tlu_ctl.scala 2213:38] - node _T_780 = bits(io.dec_csr_wrdata_r, 19, 19) @[dec_tlu_ctl.scala 2213:64] - node _T_781 = not(_T_780) @[dec_tlu_ctl.scala 2213:44] - node tdata_load = and(_T_779, _T_781) @[dec_tlu_ctl.scala 2213:42] - node _T_782 = bits(io.dec_csr_wrdata_r, 2, 2) @[dec_tlu_ctl.scala 2215:40] - node _T_783 = bits(io.dec_csr_wrdata_r, 19, 19) @[dec_tlu_ctl.scala 2215:66] - node _T_784 = not(_T_783) @[dec_tlu_ctl.scala 2215:46] - node tdata_opcode = and(_T_782, _T_784) @[dec_tlu_ctl.scala 2215:44] - node _T_785 = bits(io.dec_csr_wrdata_r, 27, 27) @[dec_tlu_ctl.scala 2217:41] - node _T_786 = and(_T_785, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2217:46] - node _T_787 = bits(io.dec_csr_wrdata_r, 12, 12) @[dec_tlu_ctl.scala 2217:90] - node tdata_action = and(_T_786, _T_787) @[dec_tlu_ctl.scala 2217:69] - node _T_788 = bits(io.dec_csr_wrdata_r, 27, 27) @[dec_tlu_ctl.scala 2219:47] - node _T_789 = and(_T_788, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2219:52] - node _T_790 = bits(io.dec_csr_wrdata_r, 20, 19) @[dec_tlu_ctl.scala 2219:94] - node _T_791 = bits(io.dec_csr_wrdata_r, 11, 11) @[dec_tlu_ctl.scala 2219:136] - node _T_792 = bits(io.dec_csr_wrdata_r, 7, 6) @[dec_tlu_ctl.scala 2220:43] - node _T_793 = bits(io.dec_csr_wrdata_r, 1, 1) @[dec_tlu_ctl.scala 2220:83] - node _T_794 = cat(_T_793, tdata_load) @[Cat.scala 29:58] - node _T_795 = cat(_T_792, tdata_opcode) @[Cat.scala 29:58] - node _T_796 = cat(_T_795, _T_794) @[Cat.scala 29:58] - node _T_797 = cat(tdata_action, _T_791) @[Cat.scala 29:58] - node _T_798 = cat(_T_789, _T_790) @[Cat.scala 29:58] - node _T_799 = cat(_T_798, _T_797) @[Cat.scala 29:58] - node tdata_wrdata_r = cat(_T_799, _T_796) @[Cat.scala 29:58] - node _T_800 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2223:92] - node _T_801 = eq(_T_800, UInt<12>("h07a1")) @[dec_tlu_ctl.scala 2223:99] - node _T_802 = and(io.dec_csr_wen_r_mod, _T_801) @[dec_tlu_ctl.scala 2223:70] - node _T_803 = eq(mtsel, UInt<2>("h00")) @[dec_tlu_ctl.scala 2223:121] - node _T_804 = and(_T_802, _T_803) @[dec_tlu_ctl.scala 2223:112] - node _T_805 = bits(io.mtdata1_t[0], 9, 9) @[dec_tlu_ctl.scala 2223:154] - node _T_806 = not(_T_805) @[dec_tlu_ctl.scala 2223:138] - node _T_807 = or(_T_806, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2223:170] - node _T_808 = and(_T_804, _T_807) @[dec_tlu_ctl.scala 2223:135] - node _T_809 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2223:92] - node _T_810 = eq(_T_809, UInt<12>("h07a1")) @[dec_tlu_ctl.scala 2223:99] - node _T_811 = and(io.dec_csr_wen_r_mod, _T_810) @[dec_tlu_ctl.scala 2223:70] - node _T_812 = eq(mtsel, UInt<2>("h01")) @[dec_tlu_ctl.scala 2223:121] - node _T_813 = and(_T_811, _T_812) @[dec_tlu_ctl.scala 2223:112] - node _T_814 = bits(io.mtdata1_t[1], 9, 9) @[dec_tlu_ctl.scala 2223:154] - node _T_815 = not(_T_814) @[dec_tlu_ctl.scala 2223:138] - node _T_816 = or(_T_815, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2223:170] - node _T_817 = and(_T_813, _T_816) @[dec_tlu_ctl.scala 2223:135] - node _T_818 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2223:92] - node _T_819 = eq(_T_818, UInt<12>("h07a1")) @[dec_tlu_ctl.scala 2223:99] - node _T_820 = and(io.dec_csr_wen_r_mod, _T_819) @[dec_tlu_ctl.scala 2223:70] - node _T_821 = eq(mtsel, UInt<2>("h02")) @[dec_tlu_ctl.scala 2223:121] - node _T_822 = and(_T_820, _T_821) @[dec_tlu_ctl.scala 2223:112] - node _T_823 = bits(io.mtdata1_t[2], 9, 9) @[dec_tlu_ctl.scala 2223:154] - node _T_824 = not(_T_823) @[dec_tlu_ctl.scala 2223:138] - node _T_825 = or(_T_824, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2223:170] - node _T_826 = and(_T_822, _T_825) @[dec_tlu_ctl.scala 2223:135] - node _T_827 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2223:92] - node _T_828 = eq(_T_827, UInt<12>("h07a1")) @[dec_tlu_ctl.scala 2223:99] - node _T_829 = and(io.dec_csr_wen_r_mod, _T_828) @[dec_tlu_ctl.scala 2223:70] - node _T_830 = eq(mtsel, UInt<2>("h03")) @[dec_tlu_ctl.scala 2223:121] - node _T_831 = and(_T_829, _T_830) @[dec_tlu_ctl.scala 2223:112] - node _T_832 = bits(io.mtdata1_t[3], 9, 9) @[dec_tlu_ctl.scala 2223:154] - node _T_833 = not(_T_832) @[dec_tlu_ctl.scala 2223:138] - node _T_834 = or(_T_833, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2223:170] - node _T_835 = and(_T_831, _T_834) @[dec_tlu_ctl.scala 2223:135] + node _T_775 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2175:62] + node _T_776 = eq(_T_775, UInt<12>("h07a0")) @[dec_tlu_ctl.scala 2175:69] + node wr_mtsel_r = and(io.dec_csr_wen_r_mod, _T_776) @[dec_tlu_ctl.scala 2175:40] + node _T_777 = bits(wr_mtsel_r, 0, 0) @[dec_tlu_ctl.scala 2176:32] + node _T_778 = bits(io.dec_csr_wrdata_r, 1, 0) @[dec_tlu_ctl.scala 2176:59] + node mtsel_ns = mux(_T_777, _T_778, mtsel) @[dec_tlu_ctl.scala 2176:20] + reg _T_779 : UInt, io.csr_wr_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2178:43] + _T_779 <= mtsel_ns @[dec_tlu_ctl.scala 2178:43] + mtsel <= _T_779 @[dec_tlu_ctl.scala 2178:8] + node _T_780 = bits(io.dec_csr_wrdata_r, 0, 0) @[dec_tlu_ctl.scala 2213:38] + node _T_781 = bits(io.dec_csr_wrdata_r, 19, 19) @[dec_tlu_ctl.scala 2213:64] + node _T_782 = not(_T_781) @[dec_tlu_ctl.scala 2213:44] + node tdata_load = and(_T_780, _T_782) @[dec_tlu_ctl.scala 2213:42] + node _T_783 = bits(io.dec_csr_wrdata_r, 2, 2) @[dec_tlu_ctl.scala 2215:40] + node _T_784 = bits(io.dec_csr_wrdata_r, 19, 19) @[dec_tlu_ctl.scala 2215:66] + node _T_785 = not(_T_784) @[dec_tlu_ctl.scala 2215:46] + node tdata_opcode = and(_T_783, _T_785) @[dec_tlu_ctl.scala 2215:44] + node _T_786 = bits(io.dec_csr_wrdata_r, 27, 27) @[dec_tlu_ctl.scala 2217:41] + node _T_787 = and(_T_786, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2217:46] + node _T_788 = bits(io.dec_csr_wrdata_r, 12, 12) @[dec_tlu_ctl.scala 2217:90] + node tdata_action = and(_T_787, _T_788) @[dec_tlu_ctl.scala 2217:69] + node _T_789 = bits(io.dec_csr_wrdata_r, 27, 27) @[dec_tlu_ctl.scala 2219:47] + node _T_790 = and(_T_789, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2219:52] + node _T_791 = bits(io.dec_csr_wrdata_r, 20, 19) @[dec_tlu_ctl.scala 2219:94] + node _T_792 = bits(io.dec_csr_wrdata_r, 11, 11) @[dec_tlu_ctl.scala 2219:136] + node _T_793 = bits(io.dec_csr_wrdata_r, 7, 6) @[dec_tlu_ctl.scala 2220:43] + node _T_794 = bits(io.dec_csr_wrdata_r, 1, 1) @[dec_tlu_ctl.scala 2220:83] + node _T_795 = cat(_T_794, tdata_load) @[Cat.scala 29:58] + node _T_796 = cat(_T_793, tdata_opcode) @[Cat.scala 29:58] + node _T_797 = cat(_T_796, _T_795) @[Cat.scala 29:58] + node _T_798 = cat(tdata_action, _T_792) @[Cat.scala 29:58] + node _T_799 = cat(_T_790, _T_791) @[Cat.scala 29:58] + node _T_800 = cat(_T_799, _T_798) @[Cat.scala 29:58] + node tdata_wrdata_r = cat(_T_800, _T_797) @[Cat.scala 29:58] + node _T_801 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2223:92] + node _T_802 = eq(_T_801, UInt<12>("h07a1")) @[dec_tlu_ctl.scala 2223:99] + node _T_803 = and(io.dec_csr_wen_r_mod, _T_802) @[dec_tlu_ctl.scala 2223:70] + node _T_804 = eq(mtsel, UInt<2>("h00")) @[dec_tlu_ctl.scala 2223:121] + node _T_805 = and(_T_803, _T_804) @[dec_tlu_ctl.scala 2223:112] + node _T_806 = bits(io.mtdata1_t[0], 9, 9) @[dec_tlu_ctl.scala 2223:154] + node _T_807 = not(_T_806) @[dec_tlu_ctl.scala 2223:138] + node _T_808 = or(_T_807, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2223:170] + node _T_809 = and(_T_805, _T_808) @[dec_tlu_ctl.scala 2223:135] + node _T_810 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2223:92] + node _T_811 = eq(_T_810, UInt<12>("h07a1")) @[dec_tlu_ctl.scala 2223:99] + node _T_812 = and(io.dec_csr_wen_r_mod, _T_811) @[dec_tlu_ctl.scala 2223:70] + node _T_813 = eq(mtsel, UInt<2>("h01")) @[dec_tlu_ctl.scala 2223:121] + node _T_814 = and(_T_812, _T_813) @[dec_tlu_ctl.scala 2223:112] + node _T_815 = bits(io.mtdata1_t[1], 9, 9) @[dec_tlu_ctl.scala 2223:154] + node _T_816 = not(_T_815) @[dec_tlu_ctl.scala 2223:138] + node _T_817 = or(_T_816, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2223:170] + node _T_818 = and(_T_814, _T_817) @[dec_tlu_ctl.scala 2223:135] + node _T_819 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2223:92] + node _T_820 = eq(_T_819, UInt<12>("h07a1")) @[dec_tlu_ctl.scala 2223:99] + node _T_821 = and(io.dec_csr_wen_r_mod, _T_820) @[dec_tlu_ctl.scala 2223:70] + node _T_822 = eq(mtsel, UInt<2>("h02")) @[dec_tlu_ctl.scala 2223:121] + node _T_823 = and(_T_821, _T_822) @[dec_tlu_ctl.scala 2223:112] + node _T_824 = bits(io.mtdata1_t[2], 9, 9) @[dec_tlu_ctl.scala 2223:154] + node _T_825 = not(_T_824) @[dec_tlu_ctl.scala 2223:138] + node _T_826 = or(_T_825, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2223:170] + node _T_827 = and(_T_823, _T_826) @[dec_tlu_ctl.scala 2223:135] + node _T_828 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2223:92] + node _T_829 = eq(_T_828, UInt<12>("h07a1")) @[dec_tlu_ctl.scala 2223:99] + node _T_830 = and(io.dec_csr_wen_r_mod, _T_829) @[dec_tlu_ctl.scala 2223:70] + node _T_831 = eq(mtsel, UInt<2>("h03")) @[dec_tlu_ctl.scala 2223:121] + node _T_832 = and(_T_830, _T_831) @[dec_tlu_ctl.scala 2223:112] + node _T_833 = bits(io.mtdata1_t[3], 9, 9) @[dec_tlu_ctl.scala 2223:154] + node _T_834 = not(_T_833) @[dec_tlu_ctl.scala 2223:138] + node _T_835 = or(_T_834, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2223:170] + node _T_836 = and(_T_832, _T_835) @[dec_tlu_ctl.scala 2223:135] wire wr_mtdata1_t_r : UInt<1>[4] @[dec_tlu_ctl.scala 2223:42] - wr_mtdata1_t_r[0] <= _T_808 @[dec_tlu_ctl.scala 2223:42] - wr_mtdata1_t_r[1] <= _T_817 @[dec_tlu_ctl.scala 2223:42] - wr_mtdata1_t_r[2] <= _T_826 @[dec_tlu_ctl.scala 2223:42] - wr_mtdata1_t_r[3] <= _T_835 @[dec_tlu_ctl.scala 2223:42] - node _T_836 = bits(wr_mtdata1_t_r[0], 0, 0) @[dec_tlu_ctl.scala 2224:68] - node _T_837 = bits(io.mtdata1_t[0], 9, 9) @[dec_tlu_ctl.scala 2224:111] - node _T_838 = bits(io.update_hit_bit_r, 0, 0) @[dec_tlu_ctl.scala 2224:135] - node _T_839 = bits(io.mtdata1_t[0], 8, 8) @[dec_tlu_ctl.scala 2224:156] - node _T_840 = or(_T_838, _T_839) @[dec_tlu_ctl.scala 2224:139] - node _T_841 = bits(io.mtdata1_t[0], 7, 0) @[dec_tlu_ctl.scala 2224:176] - node _T_842 = cat(_T_837, _T_840) @[Cat.scala 29:58] - node _T_843 = cat(_T_842, _T_841) @[Cat.scala 29:58] - node _T_844 = mux(_T_836, tdata_wrdata_r, _T_843) @[dec_tlu_ctl.scala 2224:49] - node _T_845 = bits(wr_mtdata1_t_r[1], 0, 0) @[dec_tlu_ctl.scala 2224:68] - node _T_846 = bits(io.mtdata1_t[1], 9, 9) @[dec_tlu_ctl.scala 2224:111] - node _T_847 = bits(io.update_hit_bit_r, 1, 1) @[dec_tlu_ctl.scala 2224:135] - node _T_848 = bits(io.mtdata1_t[1], 8, 8) @[dec_tlu_ctl.scala 2224:156] - node _T_849 = or(_T_847, _T_848) @[dec_tlu_ctl.scala 2224:139] - node _T_850 = bits(io.mtdata1_t[1], 7, 0) @[dec_tlu_ctl.scala 2224:176] - node _T_851 = cat(_T_846, _T_849) @[Cat.scala 29:58] - node _T_852 = cat(_T_851, _T_850) @[Cat.scala 29:58] - node _T_853 = mux(_T_845, tdata_wrdata_r, _T_852) @[dec_tlu_ctl.scala 2224:49] - node _T_854 = bits(wr_mtdata1_t_r[2], 0, 0) @[dec_tlu_ctl.scala 2224:68] - node _T_855 = bits(io.mtdata1_t[2], 9, 9) @[dec_tlu_ctl.scala 2224:111] - node _T_856 = bits(io.update_hit_bit_r, 2, 2) @[dec_tlu_ctl.scala 2224:135] - node _T_857 = bits(io.mtdata1_t[2], 8, 8) @[dec_tlu_ctl.scala 2224:156] - node _T_858 = or(_T_856, _T_857) @[dec_tlu_ctl.scala 2224:139] - node _T_859 = bits(io.mtdata1_t[2], 7, 0) @[dec_tlu_ctl.scala 2224:176] - node _T_860 = cat(_T_855, _T_858) @[Cat.scala 29:58] - node _T_861 = cat(_T_860, _T_859) @[Cat.scala 29:58] - node _T_862 = mux(_T_854, tdata_wrdata_r, _T_861) @[dec_tlu_ctl.scala 2224:49] - node _T_863 = bits(wr_mtdata1_t_r[3], 0, 0) @[dec_tlu_ctl.scala 2224:68] - node _T_864 = bits(io.mtdata1_t[3], 9, 9) @[dec_tlu_ctl.scala 2224:111] - node _T_865 = bits(io.update_hit_bit_r, 3, 3) @[dec_tlu_ctl.scala 2224:135] - node _T_866 = bits(io.mtdata1_t[3], 8, 8) @[dec_tlu_ctl.scala 2224:156] - node _T_867 = or(_T_865, _T_866) @[dec_tlu_ctl.scala 2224:139] - node _T_868 = bits(io.mtdata1_t[3], 7, 0) @[dec_tlu_ctl.scala 2224:176] - node _T_869 = cat(_T_864, _T_867) @[Cat.scala 29:58] - node _T_870 = cat(_T_869, _T_868) @[Cat.scala 29:58] - node _T_871 = mux(_T_863, tdata_wrdata_r, _T_870) @[dec_tlu_ctl.scala 2224:49] + wr_mtdata1_t_r[0] <= _T_809 @[dec_tlu_ctl.scala 2223:42] + wr_mtdata1_t_r[1] <= _T_818 @[dec_tlu_ctl.scala 2223:42] + wr_mtdata1_t_r[2] <= _T_827 @[dec_tlu_ctl.scala 2223:42] + wr_mtdata1_t_r[3] <= _T_836 @[dec_tlu_ctl.scala 2223:42] + node _T_837 = bits(wr_mtdata1_t_r[0], 0, 0) @[dec_tlu_ctl.scala 2224:68] + node _T_838 = bits(io.mtdata1_t[0], 9, 9) @[dec_tlu_ctl.scala 2224:111] + node _T_839 = bits(io.update_hit_bit_r, 0, 0) @[dec_tlu_ctl.scala 2224:135] + node _T_840 = bits(io.mtdata1_t[0], 8, 8) @[dec_tlu_ctl.scala 2224:156] + node _T_841 = or(_T_839, _T_840) @[dec_tlu_ctl.scala 2224:139] + node _T_842 = bits(io.mtdata1_t[0], 7, 0) @[dec_tlu_ctl.scala 2224:176] + node _T_843 = cat(_T_838, _T_841) @[Cat.scala 29:58] + node _T_844 = cat(_T_843, _T_842) @[Cat.scala 29:58] + node _T_845 = mux(_T_837, tdata_wrdata_r, _T_844) @[dec_tlu_ctl.scala 2224:49] + node _T_846 = bits(wr_mtdata1_t_r[1], 0, 0) @[dec_tlu_ctl.scala 2224:68] + node _T_847 = bits(io.mtdata1_t[1], 9, 9) @[dec_tlu_ctl.scala 2224:111] + node _T_848 = bits(io.update_hit_bit_r, 1, 1) @[dec_tlu_ctl.scala 2224:135] + node _T_849 = bits(io.mtdata1_t[1], 8, 8) @[dec_tlu_ctl.scala 2224:156] + node _T_850 = or(_T_848, _T_849) @[dec_tlu_ctl.scala 2224:139] + node _T_851 = bits(io.mtdata1_t[1], 7, 0) @[dec_tlu_ctl.scala 2224:176] + node _T_852 = cat(_T_847, _T_850) @[Cat.scala 29:58] + node _T_853 = cat(_T_852, _T_851) @[Cat.scala 29:58] + node _T_854 = mux(_T_846, tdata_wrdata_r, _T_853) @[dec_tlu_ctl.scala 2224:49] + node _T_855 = bits(wr_mtdata1_t_r[2], 0, 0) @[dec_tlu_ctl.scala 2224:68] + node _T_856 = bits(io.mtdata1_t[2], 9, 9) @[dec_tlu_ctl.scala 2224:111] + node _T_857 = bits(io.update_hit_bit_r, 2, 2) @[dec_tlu_ctl.scala 2224:135] + node _T_858 = bits(io.mtdata1_t[2], 8, 8) @[dec_tlu_ctl.scala 2224:156] + node _T_859 = or(_T_857, _T_858) @[dec_tlu_ctl.scala 2224:139] + node _T_860 = bits(io.mtdata1_t[2], 7, 0) @[dec_tlu_ctl.scala 2224:176] + node _T_861 = cat(_T_856, _T_859) @[Cat.scala 29:58] + node _T_862 = cat(_T_861, _T_860) @[Cat.scala 29:58] + node _T_863 = mux(_T_855, tdata_wrdata_r, _T_862) @[dec_tlu_ctl.scala 2224:49] + node _T_864 = bits(wr_mtdata1_t_r[3], 0, 0) @[dec_tlu_ctl.scala 2224:68] + node _T_865 = bits(io.mtdata1_t[3], 9, 9) @[dec_tlu_ctl.scala 2224:111] + node _T_866 = bits(io.update_hit_bit_r, 3, 3) @[dec_tlu_ctl.scala 2224:135] + node _T_867 = bits(io.mtdata1_t[3], 8, 8) @[dec_tlu_ctl.scala 2224:156] + node _T_868 = or(_T_866, _T_867) @[dec_tlu_ctl.scala 2224:139] + node _T_869 = bits(io.mtdata1_t[3], 7, 0) @[dec_tlu_ctl.scala 2224:176] + node _T_870 = cat(_T_865, _T_868) @[Cat.scala 29:58] + node _T_871 = cat(_T_870, _T_869) @[Cat.scala 29:58] + node _T_872 = mux(_T_864, tdata_wrdata_r, _T_871) @[dec_tlu_ctl.scala 2224:49] wire mtdata1_t_ns : UInt<10>[4] @[dec_tlu_ctl.scala 2224:40] - mtdata1_t_ns[0] <= _T_844 @[dec_tlu_ctl.scala 2224:40] - mtdata1_t_ns[1] <= _T_853 @[dec_tlu_ctl.scala 2224:40] - mtdata1_t_ns[2] <= _T_862 @[dec_tlu_ctl.scala 2224:40] - mtdata1_t_ns[3] <= _T_871 @[dec_tlu_ctl.scala 2224:40] - reg _T_872 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2226:74] - _T_872 <= mtdata1_t_ns[0] @[dec_tlu_ctl.scala 2226:74] - io.mtdata1_t[0] <= _T_872 @[dec_tlu_ctl.scala 2226:39] + mtdata1_t_ns[0] <= _T_845 @[dec_tlu_ctl.scala 2224:40] + mtdata1_t_ns[1] <= _T_854 @[dec_tlu_ctl.scala 2224:40] + mtdata1_t_ns[2] <= _T_863 @[dec_tlu_ctl.scala 2224:40] + mtdata1_t_ns[3] <= _T_872 @[dec_tlu_ctl.scala 2224:40] reg _T_873 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2226:74] - _T_873 <= mtdata1_t_ns[1] @[dec_tlu_ctl.scala 2226:74] - io.mtdata1_t[1] <= _T_873 @[dec_tlu_ctl.scala 2226:39] + _T_873 <= mtdata1_t_ns[0] @[dec_tlu_ctl.scala 2226:74] + io.mtdata1_t[0] <= _T_873 @[dec_tlu_ctl.scala 2226:39] reg _T_874 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2226:74] - _T_874 <= mtdata1_t_ns[2] @[dec_tlu_ctl.scala 2226:74] - io.mtdata1_t[2] <= _T_874 @[dec_tlu_ctl.scala 2226:39] + _T_874 <= mtdata1_t_ns[1] @[dec_tlu_ctl.scala 2226:74] + io.mtdata1_t[1] <= _T_874 @[dec_tlu_ctl.scala 2226:39] reg _T_875 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2226:74] - _T_875 <= mtdata1_t_ns[3] @[dec_tlu_ctl.scala 2226:74] - io.mtdata1_t[3] <= _T_875 @[dec_tlu_ctl.scala 2226:39] - node _T_876 = eq(mtsel, UInt<2>("h00")) @[dec_tlu_ctl.scala 2229:58] - node _T_877 = bits(io.mtdata1_t[0], 9, 9) @[dec_tlu_ctl.scala 2229:104] - node _T_878 = bits(io.mtdata1_t[0], 8, 7) @[dec_tlu_ctl.scala 2229:142] - node _T_879 = bits(io.mtdata1_t[0], 6, 5) @[dec_tlu_ctl.scala 2229:174] - node _T_880 = bits(io.mtdata1_t[0], 4, 3) @[dec_tlu_ctl.scala 2229:206] - node _T_881 = bits(io.mtdata1_t[0], 2, 0) @[dec_tlu_ctl.scala 2229:238] - node _T_882 = cat(UInt<3>("h00"), _T_881) @[Cat.scala 29:58] - node _T_883 = cat(_T_879, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_884 = cat(_T_883, _T_880) @[Cat.scala 29:58] - node _T_885 = cat(_T_884, _T_882) @[Cat.scala 29:58] - node _T_886 = cat(_T_878, UInt<6>("h00")) @[Cat.scala 29:58] - node _T_887 = cat(UInt<4>("h02"), _T_877) @[Cat.scala 29:58] - node _T_888 = cat(_T_887, UInt<6>("h01f")) @[Cat.scala 29:58] - node _T_889 = cat(_T_888, _T_886) @[Cat.scala 29:58] - node _T_890 = cat(_T_889, _T_885) @[Cat.scala 29:58] - node _T_891 = eq(mtsel, UInt<2>("h01")) @[dec_tlu_ctl.scala 2229:58] - node _T_892 = bits(io.mtdata1_t[1], 9, 9) @[dec_tlu_ctl.scala 2229:104] - node _T_893 = bits(io.mtdata1_t[1], 8, 7) @[dec_tlu_ctl.scala 2229:142] - node _T_894 = bits(io.mtdata1_t[1], 6, 5) @[dec_tlu_ctl.scala 2229:174] - node _T_895 = bits(io.mtdata1_t[1], 4, 3) @[dec_tlu_ctl.scala 2229:206] - node _T_896 = bits(io.mtdata1_t[1], 2, 0) @[dec_tlu_ctl.scala 2229:238] - node _T_897 = cat(UInt<3>("h00"), _T_896) @[Cat.scala 29:58] - node _T_898 = cat(_T_894, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_899 = cat(_T_898, _T_895) @[Cat.scala 29:58] - node _T_900 = cat(_T_899, _T_897) @[Cat.scala 29:58] - node _T_901 = cat(_T_893, UInt<6>("h00")) @[Cat.scala 29:58] - node _T_902 = cat(UInt<4>("h02"), _T_892) @[Cat.scala 29:58] - node _T_903 = cat(_T_902, UInt<6>("h01f")) @[Cat.scala 29:58] - node _T_904 = cat(_T_903, _T_901) @[Cat.scala 29:58] - node _T_905 = cat(_T_904, _T_900) @[Cat.scala 29:58] - node _T_906 = eq(mtsel, UInt<2>("h02")) @[dec_tlu_ctl.scala 2229:58] - node _T_907 = bits(io.mtdata1_t[2], 9, 9) @[dec_tlu_ctl.scala 2229:104] - node _T_908 = bits(io.mtdata1_t[2], 8, 7) @[dec_tlu_ctl.scala 2229:142] - node _T_909 = bits(io.mtdata1_t[2], 6, 5) @[dec_tlu_ctl.scala 2229:174] - node _T_910 = bits(io.mtdata1_t[2], 4, 3) @[dec_tlu_ctl.scala 2229:206] - node _T_911 = bits(io.mtdata1_t[2], 2, 0) @[dec_tlu_ctl.scala 2229:238] - node _T_912 = cat(UInt<3>("h00"), _T_911) @[Cat.scala 29:58] - node _T_913 = cat(_T_909, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_914 = cat(_T_913, _T_910) @[Cat.scala 29:58] - node _T_915 = cat(_T_914, _T_912) @[Cat.scala 29:58] - node _T_916 = cat(_T_908, UInt<6>("h00")) @[Cat.scala 29:58] - node _T_917 = cat(UInt<4>("h02"), _T_907) @[Cat.scala 29:58] - node _T_918 = cat(_T_917, UInt<6>("h01f")) @[Cat.scala 29:58] - node _T_919 = cat(_T_918, _T_916) @[Cat.scala 29:58] - node _T_920 = cat(_T_919, _T_915) @[Cat.scala 29:58] - node _T_921 = eq(mtsel, UInt<2>("h03")) @[dec_tlu_ctl.scala 2229:58] - node _T_922 = bits(io.mtdata1_t[3], 9, 9) @[dec_tlu_ctl.scala 2229:104] - node _T_923 = bits(io.mtdata1_t[3], 8, 7) @[dec_tlu_ctl.scala 2229:142] - node _T_924 = bits(io.mtdata1_t[3], 6, 5) @[dec_tlu_ctl.scala 2229:174] - node _T_925 = bits(io.mtdata1_t[3], 4, 3) @[dec_tlu_ctl.scala 2229:206] - node _T_926 = bits(io.mtdata1_t[3], 2, 0) @[dec_tlu_ctl.scala 2229:238] - node _T_927 = cat(UInt<3>("h00"), _T_926) @[Cat.scala 29:58] - node _T_928 = cat(_T_924, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_929 = cat(_T_928, _T_925) @[Cat.scala 29:58] - node _T_930 = cat(_T_929, _T_927) @[Cat.scala 29:58] - node _T_931 = cat(_T_923, UInt<6>("h00")) @[Cat.scala 29:58] - node _T_932 = cat(UInt<4>("h02"), _T_922) @[Cat.scala 29:58] - node _T_933 = cat(_T_932, UInt<6>("h01f")) @[Cat.scala 29:58] - node _T_934 = cat(_T_933, _T_931) @[Cat.scala 29:58] - node _T_935 = cat(_T_934, _T_930) @[Cat.scala 29:58] - node _T_936 = mux(_T_876, _T_890, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_937 = mux(_T_891, _T_905, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_938 = mux(_T_906, _T_920, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_939 = mux(_T_921, _T_935, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_940 = or(_T_936, _T_937) @[Mux.scala 27:72] - node _T_941 = or(_T_940, _T_938) @[Mux.scala 27:72] + _T_875 <= mtdata1_t_ns[2] @[dec_tlu_ctl.scala 2226:74] + io.mtdata1_t[2] <= _T_875 @[dec_tlu_ctl.scala 2226:39] + reg _T_876 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2226:74] + _T_876 <= mtdata1_t_ns[3] @[dec_tlu_ctl.scala 2226:74] + io.mtdata1_t[3] <= _T_876 @[dec_tlu_ctl.scala 2226:39] + node _T_877 = eq(mtsel, UInt<2>("h00")) @[dec_tlu_ctl.scala 2229:58] + node _T_878 = bits(io.mtdata1_t[0], 9, 9) @[dec_tlu_ctl.scala 2229:104] + node _T_879 = bits(io.mtdata1_t[0], 8, 7) @[dec_tlu_ctl.scala 2229:142] + node _T_880 = bits(io.mtdata1_t[0], 6, 5) @[dec_tlu_ctl.scala 2229:174] + node _T_881 = bits(io.mtdata1_t[0], 4, 3) @[dec_tlu_ctl.scala 2229:206] + node _T_882 = bits(io.mtdata1_t[0], 2, 0) @[dec_tlu_ctl.scala 2229:238] + node _T_883 = cat(UInt<3>("h00"), _T_882) @[Cat.scala 29:58] + node _T_884 = cat(_T_880, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_885 = cat(_T_884, _T_881) @[Cat.scala 29:58] + node _T_886 = cat(_T_885, _T_883) @[Cat.scala 29:58] + node _T_887 = cat(_T_879, UInt<6>("h00")) @[Cat.scala 29:58] + node _T_888 = cat(UInt<4>("h02"), _T_878) @[Cat.scala 29:58] + node _T_889 = cat(_T_888, UInt<6>("h01f")) @[Cat.scala 29:58] + node _T_890 = cat(_T_889, _T_887) @[Cat.scala 29:58] + node _T_891 = cat(_T_890, _T_886) @[Cat.scala 29:58] + node _T_892 = eq(mtsel, UInt<2>("h01")) @[dec_tlu_ctl.scala 2229:58] + node _T_893 = bits(io.mtdata1_t[1], 9, 9) @[dec_tlu_ctl.scala 2229:104] + node _T_894 = bits(io.mtdata1_t[1], 8, 7) @[dec_tlu_ctl.scala 2229:142] + node _T_895 = bits(io.mtdata1_t[1], 6, 5) @[dec_tlu_ctl.scala 2229:174] + node _T_896 = bits(io.mtdata1_t[1], 4, 3) @[dec_tlu_ctl.scala 2229:206] + node _T_897 = bits(io.mtdata1_t[1], 2, 0) @[dec_tlu_ctl.scala 2229:238] + node _T_898 = cat(UInt<3>("h00"), _T_897) @[Cat.scala 29:58] + node _T_899 = cat(_T_895, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_900 = cat(_T_899, _T_896) @[Cat.scala 29:58] + node _T_901 = cat(_T_900, _T_898) @[Cat.scala 29:58] + node _T_902 = cat(_T_894, UInt<6>("h00")) @[Cat.scala 29:58] + node _T_903 = cat(UInt<4>("h02"), _T_893) @[Cat.scala 29:58] + node _T_904 = cat(_T_903, UInt<6>("h01f")) @[Cat.scala 29:58] + node _T_905 = cat(_T_904, _T_902) @[Cat.scala 29:58] + node _T_906 = cat(_T_905, _T_901) @[Cat.scala 29:58] + node _T_907 = eq(mtsel, UInt<2>("h02")) @[dec_tlu_ctl.scala 2229:58] + node _T_908 = bits(io.mtdata1_t[2], 9, 9) @[dec_tlu_ctl.scala 2229:104] + node _T_909 = bits(io.mtdata1_t[2], 8, 7) @[dec_tlu_ctl.scala 2229:142] + node _T_910 = bits(io.mtdata1_t[2], 6, 5) @[dec_tlu_ctl.scala 2229:174] + node _T_911 = bits(io.mtdata1_t[2], 4, 3) @[dec_tlu_ctl.scala 2229:206] + node _T_912 = bits(io.mtdata1_t[2], 2, 0) @[dec_tlu_ctl.scala 2229:238] + node _T_913 = cat(UInt<3>("h00"), _T_912) @[Cat.scala 29:58] + node _T_914 = cat(_T_910, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_915 = cat(_T_914, _T_911) @[Cat.scala 29:58] + node _T_916 = cat(_T_915, _T_913) @[Cat.scala 29:58] + node _T_917 = cat(_T_909, UInt<6>("h00")) @[Cat.scala 29:58] + node _T_918 = cat(UInt<4>("h02"), _T_908) @[Cat.scala 29:58] + node _T_919 = cat(_T_918, UInt<6>("h01f")) @[Cat.scala 29:58] + node _T_920 = cat(_T_919, _T_917) @[Cat.scala 29:58] + node _T_921 = cat(_T_920, _T_916) @[Cat.scala 29:58] + node _T_922 = eq(mtsel, UInt<2>("h03")) @[dec_tlu_ctl.scala 2229:58] + node _T_923 = bits(io.mtdata1_t[3], 9, 9) @[dec_tlu_ctl.scala 2229:104] + node _T_924 = bits(io.mtdata1_t[3], 8, 7) @[dec_tlu_ctl.scala 2229:142] + node _T_925 = bits(io.mtdata1_t[3], 6, 5) @[dec_tlu_ctl.scala 2229:174] + node _T_926 = bits(io.mtdata1_t[3], 4, 3) @[dec_tlu_ctl.scala 2229:206] + node _T_927 = bits(io.mtdata1_t[3], 2, 0) @[dec_tlu_ctl.scala 2229:238] + node _T_928 = cat(UInt<3>("h00"), _T_927) @[Cat.scala 29:58] + node _T_929 = cat(_T_925, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_930 = cat(_T_929, _T_926) @[Cat.scala 29:58] + node _T_931 = cat(_T_930, _T_928) @[Cat.scala 29:58] + node _T_932 = cat(_T_924, UInt<6>("h00")) @[Cat.scala 29:58] + node _T_933 = cat(UInt<4>("h02"), _T_923) @[Cat.scala 29:58] + node _T_934 = cat(_T_933, UInt<6>("h01f")) @[Cat.scala 29:58] + node _T_935 = cat(_T_934, _T_932) @[Cat.scala 29:58] + node _T_936 = cat(_T_935, _T_931) @[Cat.scala 29:58] + node _T_937 = mux(_T_877, _T_891, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_938 = mux(_T_892, _T_906, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_939 = mux(_T_907, _T_921, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_940 = mux(_T_922, _T_936, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_941 = or(_T_937, _T_938) @[Mux.scala 27:72] node _T_942 = or(_T_941, _T_939) @[Mux.scala 27:72] + node _T_943 = or(_T_942, _T_940) @[Mux.scala 27:72] wire mtdata1_tsel_out : UInt<32> @[Mux.scala 27:72] - mtdata1_tsel_out <= _T_942 @[Mux.scala 27:72] - node _T_943 = bits(io.mtdata1_t[0], 7, 7) @[dec_tlu_ctl.scala 2231:58] - io.trigger_pkt_any[0].select <= _T_943 @[dec_tlu_ctl.scala 2231:40] - node _T_944 = bits(io.mtdata1_t[0], 4, 4) @[dec_tlu_ctl.scala 2232:61] - io.trigger_pkt_any[0].match_pkt <= _T_944 @[dec_tlu_ctl.scala 2232:43] - node _T_945 = bits(io.mtdata1_t[0], 1, 1) @[dec_tlu_ctl.scala 2233:58] - io.trigger_pkt_any[0].store <= _T_945 @[dec_tlu_ctl.scala 2233:40] - node _T_946 = bits(io.mtdata1_t[0], 0, 0) @[dec_tlu_ctl.scala 2234:58] - io.trigger_pkt_any[0].load <= _T_946 @[dec_tlu_ctl.scala 2234:40] - node _T_947 = bits(io.mtdata1_t[0], 2, 2) @[dec_tlu_ctl.scala 2235:58] - io.trigger_pkt_any[0].execute <= _T_947 @[dec_tlu_ctl.scala 2235:40] - node _T_948 = bits(io.mtdata1_t[0], 3, 3) @[dec_tlu_ctl.scala 2236:58] - io.trigger_pkt_any[0].m <= _T_948 @[dec_tlu_ctl.scala 2236:40] - node _T_949 = bits(io.mtdata1_t[1], 7, 7) @[dec_tlu_ctl.scala 2231:58] - io.trigger_pkt_any[1].select <= _T_949 @[dec_tlu_ctl.scala 2231:40] - node _T_950 = bits(io.mtdata1_t[1], 4, 4) @[dec_tlu_ctl.scala 2232:61] - io.trigger_pkt_any[1].match_pkt <= _T_950 @[dec_tlu_ctl.scala 2232:43] - node _T_951 = bits(io.mtdata1_t[1], 1, 1) @[dec_tlu_ctl.scala 2233:58] - io.trigger_pkt_any[1].store <= _T_951 @[dec_tlu_ctl.scala 2233:40] - node _T_952 = bits(io.mtdata1_t[1], 0, 0) @[dec_tlu_ctl.scala 2234:58] - io.trigger_pkt_any[1].load <= _T_952 @[dec_tlu_ctl.scala 2234:40] - node _T_953 = bits(io.mtdata1_t[1], 2, 2) @[dec_tlu_ctl.scala 2235:58] - io.trigger_pkt_any[1].execute <= _T_953 @[dec_tlu_ctl.scala 2235:40] - node _T_954 = bits(io.mtdata1_t[1], 3, 3) @[dec_tlu_ctl.scala 2236:58] - io.trigger_pkt_any[1].m <= _T_954 @[dec_tlu_ctl.scala 2236:40] - node _T_955 = bits(io.mtdata1_t[2], 7, 7) @[dec_tlu_ctl.scala 2231:58] - io.trigger_pkt_any[2].select <= _T_955 @[dec_tlu_ctl.scala 2231:40] - node _T_956 = bits(io.mtdata1_t[2], 4, 4) @[dec_tlu_ctl.scala 2232:61] - io.trigger_pkt_any[2].match_pkt <= _T_956 @[dec_tlu_ctl.scala 2232:43] - node _T_957 = bits(io.mtdata1_t[2], 1, 1) @[dec_tlu_ctl.scala 2233:58] - io.trigger_pkt_any[2].store <= _T_957 @[dec_tlu_ctl.scala 2233:40] - node _T_958 = bits(io.mtdata1_t[2], 0, 0) @[dec_tlu_ctl.scala 2234:58] - io.trigger_pkt_any[2].load <= _T_958 @[dec_tlu_ctl.scala 2234:40] - node _T_959 = bits(io.mtdata1_t[2], 2, 2) @[dec_tlu_ctl.scala 2235:58] - io.trigger_pkt_any[2].execute <= _T_959 @[dec_tlu_ctl.scala 2235:40] - node _T_960 = bits(io.mtdata1_t[2], 3, 3) @[dec_tlu_ctl.scala 2236:58] - io.trigger_pkt_any[2].m <= _T_960 @[dec_tlu_ctl.scala 2236:40] - node _T_961 = bits(io.mtdata1_t[3], 7, 7) @[dec_tlu_ctl.scala 2231:58] - io.trigger_pkt_any[3].select <= _T_961 @[dec_tlu_ctl.scala 2231:40] - node _T_962 = bits(io.mtdata1_t[3], 4, 4) @[dec_tlu_ctl.scala 2232:61] - io.trigger_pkt_any[3].match_pkt <= _T_962 @[dec_tlu_ctl.scala 2232:43] - node _T_963 = bits(io.mtdata1_t[3], 1, 1) @[dec_tlu_ctl.scala 2233:58] - io.trigger_pkt_any[3].store <= _T_963 @[dec_tlu_ctl.scala 2233:40] - node _T_964 = bits(io.mtdata1_t[3], 0, 0) @[dec_tlu_ctl.scala 2234:58] - io.trigger_pkt_any[3].load <= _T_964 @[dec_tlu_ctl.scala 2234:40] - node _T_965 = bits(io.mtdata1_t[3], 2, 2) @[dec_tlu_ctl.scala 2235:58] - io.trigger_pkt_any[3].execute <= _T_965 @[dec_tlu_ctl.scala 2235:40] - node _T_966 = bits(io.mtdata1_t[3], 3, 3) @[dec_tlu_ctl.scala 2236:58] - io.trigger_pkt_any[3].m <= _T_966 @[dec_tlu_ctl.scala 2236:40] - node _T_967 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2243:91] - node _T_968 = eq(_T_967, UInt<12>("h07a2")) @[dec_tlu_ctl.scala 2243:98] - node _T_969 = and(io.dec_csr_wen_r_mod, _T_968) @[dec_tlu_ctl.scala 2243:69] - node _T_970 = eq(mtsel, UInt<2>("h00")) @[dec_tlu_ctl.scala 2243:120] - node _T_971 = and(_T_969, _T_970) @[dec_tlu_ctl.scala 2243:111] - node _T_972 = bits(io.mtdata1_t[0], 9, 9) @[dec_tlu_ctl.scala 2243:153] - node _T_973 = not(_T_972) @[dec_tlu_ctl.scala 2243:137] - node _T_974 = or(_T_973, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2243:169] - node _T_975 = and(_T_971, _T_974) @[dec_tlu_ctl.scala 2243:134] - node _T_976 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2243:91] - node _T_977 = eq(_T_976, UInt<12>("h07a2")) @[dec_tlu_ctl.scala 2243:98] - node _T_978 = and(io.dec_csr_wen_r_mod, _T_977) @[dec_tlu_ctl.scala 2243:69] - node _T_979 = eq(mtsel, UInt<2>("h01")) @[dec_tlu_ctl.scala 2243:120] - node _T_980 = and(_T_978, _T_979) @[dec_tlu_ctl.scala 2243:111] - node _T_981 = bits(io.mtdata1_t[1], 9, 9) @[dec_tlu_ctl.scala 2243:153] - node _T_982 = not(_T_981) @[dec_tlu_ctl.scala 2243:137] - node _T_983 = or(_T_982, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2243:169] - node _T_984 = and(_T_980, _T_983) @[dec_tlu_ctl.scala 2243:134] - node _T_985 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2243:91] - node _T_986 = eq(_T_985, UInt<12>("h07a2")) @[dec_tlu_ctl.scala 2243:98] - node _T_987 = and(io.dec_csr_wen_r_mod, _T_986) @[dec_tlu_ctl.scala 2243:69] - node _T_988 = eq(mtsel, UInt<2>("h02")) @[dec_tlu_ctl.scala 2243:120] - node _T_989 = and(_T_987, _T_988) @[dec_tlu_ctl.scala 2243:111] - node _T_990 = bits(io.mtdata1_t[2], 9, 9) @[dec_tlu_ctl.scala 2243:153] - node _T_991 = not(_T_990) @[dec_tlu_ctl.scala 2243:137] - node _T_992 = or(_T_991, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2243:169] - node _T_993 = and(_T_989, _T_992) @[dec_tlu_ctl.scala 2243:134] - node _T_994 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2243:91] - node _T_995 = eq(_T_994, UInt<12>("h07a2")) @[dec_tlu_ctl.scala 2243:98] - node _T_996 = and(io.dec_csr_wen_r_mod, _T_995) @[dec_tlu_ctl.scala 2243:69] - node _T_997 = eq(mtsel, UInt<2>("h03")) @[dec_tlu_ctl.scala 2243:120] - node _T_998 = and(_T_996, _T_997) @[dec_tlu_ctl.scala 2243:111] - node _T_999 = bits(io.mtdata1_t[3], 9, 9) @[dec_tlu_ctl.scala 2243:153] - node _T_1000 = not(_T_999) @[dec_tlu_ctl.scala 2243:137] - node _T_1001 = or(_T_1000, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2243:169] - node _T_1002 = and(_T_998, _T_1001) @[dec_tlu_ctl.scala 2243:134] + mtdata1_tsel_out <= _T_943 @[Mux.scala 27:72] + node _T_944 = bits(io.mtdata1_t[0], 7, 7) @[dec_tlu_ctl.scala 2231:58] + io.trigger_pkt_any[0].select <= _T_944 @[dec_tlu_ctl.scala 2231:40] + node _T_945 = bits(io.mtdata1_t[0], 4, 4) @[dec_tlu_ctl.scala 2232:61] + io.trigger_pkt_any[0].match_pkt <= _T_945 @[dec_tlu_ctl.scala 2232:43] + node _T_946 = bits(io.mtdata1_t[0], 1, 1) @[dec_tlu_ctl.scala 2233:58] + io.trigger_pkt_any[0].store <= _T_946 @[dec_tlu_ctl.scala 2233:40] + node _T_947 = bits(io.mtdata1_t[0], 0, 0) @[dec_tlu_ctl.scala 2234:58] + io.trigger_pkt_any[0].load <= _T_947 @[dec_tlu_ctl.scala 2234:40] + node _T_948 = bits(io.mtdata1_t[0], 2, 2) @[dec_tlu_ctl.scala 2235:58] + io.trigger_pkt_any[0].execute <= _T_948 @[dec_tlu_ctl.scala 2235:40] + node _T_949 = bits(io.mtdata1_t[0], 3, 3) @[dec_tlu_ctl.scala 2236:58] + io.trigger_pkt_any[0].m <= _T_949 @[dec_tlu_ctl.scala 2236:40] + node _T_950 = bits(io.mtdata1_t[1], 7, 7) @[dec_tlu_ctl.scala 2231:58] + io.trigger_pkt_any[1].select <= _T_950 @[dec_tlu_ctl.scala 2231:40] + node _T_951 = bits(io.mtdata1_t[1], 4, 4) @[dec_tlu_ctl.scala 2232:61] + io.trigger_pkt_any[1].match_pkt <= _T_951 @[dec_tlu_ctl.scala 2232:43] + node _T_952 = bits(io.mtdata1_t[1], 1, 1) @[dec_tlu_ctl.scala 2233:58] + io.trigger_pkt_any[1].store <= _T_952 @[dec_tlu_ctl.scala 2233:40] + node _T_953 = bits(io.mtdata1_t[1], 0, 0) @[dec_tlu_ctl.scala 2234:58] + io.trigger_pkt_any[1].load <= _T_953 @[dec_tlu_ctl.scala 2234:40] + node _T_954 = bits(io.mtdata1_t[1], 2, 2) @[dec_tlu_ctl.scala 2235:58] + io.trigger_pkt_any[1].execute <= _T_954 @[dec_tlu_ctl.scala 2235:40] + node _T_955 = bits(io.mtdata1_t[1], 3, 3) @[dec_tlu_ctl.scala 2236:58] + io.trigger_pkt_any[1].m <= _T_955 @[dec_tlu_ctl.scala 2236:40] + node _T_956 = bits(io.mtdata1_t[2], 7, 7) @[dec_tlu_ctl.scala 2231:58] + io.trigger_pkt_any[2].select <= _T_956 @[dec_tlu_ctl.scala 2231:40] + node _T_957 = bits(io.mtdata1_t[2], 4, 4) @[dec_tlu_ctl.scala 2232:61] + io.trigger_pkt_any[2].match_pkt <= _T_957 @[dec_tlu_ctl.scala 2232:43] + node _T_958 = bits(io.mtdata1_t[2], 1, 1) @[dec_tlu_ctl.scala 2233:58] + io.trigger_pkt_any[2].store <= _T_958 @[dec_tlu_ctl.scala 2233:40] + node _T_959 = bits(io.mtdata1_t[2], 0, 0) @[dec_tlu_ctl.scala 2234:58] + io.trigger_pkt_any[2].load <= _T_959 @[dec_tlu_ctl.scala 2234:40] + node _T_960 = bits(io.mtdata1_t[2], 2, 2) @[dec_tlu_ctl.scala 2235:58] + io.trigger_pkt_any[2].execute <= _T_960 @[dec_tlu_ctl.scala 2235:40] + node _T_961 = bits(io.mtdata1_t[2], 3, 3) @[dec_tlu_ctl.scala 2236:58] + io.trigger_pkt_any[2].m <= _T_961 @[dec_tlu_ctl.scala 2236:40] + node _T_962 = bits(io.mtdata1_t[3], 7, 7) @[dec_tlu_ctl.scala 2231:58] + io.trigger_pkt_any[3].select <= _T_962 @[dec_tlu_ctl.scala 2231:40] + node _T_963 = bits(io.mtdata1_t[3], 4, 4) @[dec_tlu_ctl.scala 2232:61] + io.trigger_pkt_any[3].match_pkt <= _T_963 @[dec_tlu_ctl.scala 2232:43] + node _T_964 = bits(io.mtdata1_t[3], 1, 1) @[dec_tlu_ctl.scala 2233:58] + io.trigger_pkt_any[3].store <= _T_964 @[dec_tlu_ctl.scala 2233:40] + node _T_965 = bits(io.mtdata1_t[3], 0, 0) @[dec_tlu_ctl.scala 2234:58] + io.trigger_pkt_any[3].load <= _T_965 @[dec_tlu_ctl.scala 2234:40] + node _T_966 = bits(io.mtdata1_t[3], 2, 2) @[dec_tlu_ctl.scala 2235:58] + io.trigger_pkt_any[3].execute <= _T_966 @[dec_tlu_ctl.scala 2235:40] + node _T_967 = bits(io.mtdata1_t[3], 3, 3) @[dec_tlu_ctl.scala 2236:58] + io.trigger_pkt_any[3].m <= _T_967 @[dec_tlu_ctl.scala 2236:40] + node _T_968 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2243:91] + node _T_969 = eq(_T_968, UInt<12>("h07a2")) @[dec_tlu_ctl.scala 2243:98] + node _T_970 = and(io.dec_csr_wen_r_mod, _T_969) @[dec_tlu_ctl.scala 2243:69] + node _T_971 = eq(mtsel, UInt<2>("h00")) @[dec_tlu_ctl.scala 2243:120] + node _T_972 = and(_T_970, _T_971) @[dec_tlu_ctl.scala 2243:111] + node _T_973 = bits(io.mtdata1_t[0], 9, 9) @[dec_tlu_ctl.scala 2243:153] + node _T_974 = not(_T_973) @[dec_tlu_ctl.scala 2243:137] + node _T_975 = or(_T_974, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2243:169] + node _T_976 = and(_T_972, _T_975) @[dec_tlu_ctl.scala 2243:134] + node _T_977 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2243:91] + node _T_978 = eq(_T_977, UInt<12>("h07a2")) @[dec_tlu_ctl.scala 2243:98] + node _T_979 = and(io.dec_csr_wen_r_mod, _T_978) @[dec_tlu_ctl.scala 2243:69] + node _T_980 = eq(mtsel, UInt<2>("h01")) @[dec_tlu_ctl.scala 2243:120] + node _T_981 = and(_T_979, _T_980) @[dec_tlu_ctl.scala 2243:111] + node _T_982 = bits(io.mtdata1_t[1], 9, 9) @[dec_tlu_ctl.scala 2243:153] + node _T_983 = not(_T_982) @[dec_tlu_ctl.scala 2243:137] + node _T_984 = or(_T_983, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2243:169] + node _T_985 = and(_T_981, _T_984) @[dec_tlu_ctl.scala 2243:134] + node _T_986 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2243:91] + node _T_987 = eq(_T_986, UInt<12>("h07a2")) @[dec_tlu_ctl.scala 2243:98] + node _T_988 = and(io.dec_csr_wen_r_mod, _T_987) @[dec_tlu_ctl.scala 2243:69] + node _T_989 = eq(mtsel, UInt<2>("h02")) @[dec_tlu_ctl.scala 2243:120] + node _T_990 = and(_T_988, _T_989) @[dec_tlu_ctl.scala 2243:111] + node _T_991 = bits(io.mtdata1_t[2], 9, 9) @[dec_tlu_ctl.scala 2243:153] + node _T_992 = not(_T_991) @[dec_tlu_ctl.scala 2243:137] + node _T_993 = or(_T_992, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2243:169] + node _T_994 = and(_T_990, _T_993) @[dec_tlu_ctl.scala 2243:134] + node _T_995 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2243:91] + node _T_996 = eq(_T_995, UInt<12>("h07a2")) @[dec_tlu_ctl.scala 2243:98] + node _T_997 = and(io.dec_csr_wen_r_mod, _T_996) @[dec_tlu_ctl.scala 2243:69] + node _T_998 = eq(mtsel, UInt<2>("h03")) @[dec_tlu_ctl.scala 2243:120] + node _T_999 = and(_T_997, _T_998) @[dec_tlu_ctl.scala 2243:111] + node _T_1000 = bits(io.mtdata1_t[3], 9, 9) @[dec_tlu_ctl.scala 2243:153] + node _T_1001 = not(_T_1000) @[dec_tlu_ctl.scala 2243:137] + node _T_1002 = or(_T_1001, io.dbg_tlu_halted_f) @[dec_tlu_ctl.scala 2243:169] + node _T_1003 = and(_T_999, _T_1002) @[dec_tlu_ctl.scala 2243:134] wire wr_mtdata2_t_r : UInt<1>[4] @[dec_tlu_ctl.scala 2243:42] - wr_mtdata2_t_r[0] <= _T_975 @[dec_tlu_ctl.scala 2243:42] - wr_mtdata2_t_r[1] <= _T_984 @[dec_tlu_ctl.scala 2243:42] - wr_mtdata2_t_r[2] <= _T_993 @[dec_tlu_ctl.scala 2243:42] - wr_mtdata2_t_r[3] <= _T_1002 @[dec_tlu_ctl.scala 2243:42] - node _T_1003 = bits(wr_mtdata2_t_r[0], 0, 0) @[dec_tlu_ctl.scala 2244:84] + wr_mtdata2_t_r[0] <= _T_976 @[dec_tlu_ctl.scala 2243:42] + wr_mtdata2_t_r[1] <= _T_985 @[dec_tlu_ctl.scala 2243:42] + wr_mtdata2_t_r[2] <= _T_994 @[dec_tlu_ctl.scala 2243:42] + wr_mtdata2_t_r[3] <= _T_1003 @[dec_tlu_ctl.scala 2243:42] + node _T_1004 = bits(wr_mtdata2_t_r[0], 0, 0) @[dec_tlu_ctl.scala 2244:84] inst rvclkhdr_22 of rvclkhdr_742 @[lib.scala 352:23] rvclkhdr_22.clock <= clock rvclkhdr_22.reset <= reset rvclkhdr_22.io.clk <= clock @[lib.scala 354:18] - rvclkhdr_22.io.en <= _T_1003 @[lib.scala 355:17] + rvclkhdr_22.io.en <= _T_1004 @[lib.scala 355:17] rvclkhdr_22.io.scan_mode <= io.scan_mode @[lib.scala 356:24] - reg _T_1004 : UInt, rvclkhdr_22.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] - _T_1004 <= io.dec_csr_wrdata_r @[lib.scala 358:16] - mtdata2_t[0] <= _T_1004 @[dec_tlu_ctl.scala 2244:36] - node _T_1005 = bits(wr_mtdata2_t_r[1], 0, 0) @[dec_tlu_ctl.scala 2244:84] + reg _T_1005 : UInt, rvclkhdr_22.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] + _T_1005 <= io.dec_csr_wrdata_r @[lib.scala 358:16] + mtdata2_t[0] <= _T_1005 @[dec_tlu_ctl.scala 2244:36] + node _T_1006 = bits(wr_mtdata2_t_r[1], 0, 0) @[dec_tlu_ctl.scala 2244:84] inst rvclkhdr_23 of rvclkhdr_743 @[lib.scala 352:23] rvclkhdr_23.clock <= clock rvclkhdr_23.reset <= reset rvclkhdr_23.io.clk <= clock @[lib.scala 354:18] - rvclkhdr_23.io.en <= _T_1005 @[lib.scala 355:17] + rvclkhdr_23.io.en <= _T_1006 @[lib.scala 355:17] rvclkhdr_23.io.scan_mode <= io.scan_mode @[lib.scala 356:24] - reg _T_1006 : UInt, rvclkhdr_23.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] - _T_1006 <= io.dec_csr_wrdata_r @[lib.scala 358:16] - mtdata2_t[1] <= _T_1006 @[dec_tlu_ctl.scala 2244:36] - node _T_1007 = bits(wr_mtdata2_t_r[2], 0, 0) @[dec_tlu_ctl.scala 2244:84] + reg _T_1007 : UInt, rvclkhdr_23.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] + _T_1007 <= io.dec_csr_wrdata_r @[lib.scala 358:16] + mtdata2_t[1] <= _T_1007 @[dec_tlu_ctl.scala 2244:36] + node _T_1008 = bits(wr_mtdata2_t_r[2], 0, 0) @[dec_tlu_ctl.scala 2244:84] inst rvclkhdr_24 of rvclkhdr_744 @[lib.scala 352:23] rvclkhdr_24.clock <= clock rvclkhdr_24.reset <= reset rvclkhdr_24.io.clk <= clock @[lib.scala 354:18] - rvclkhdr_24.io.en <= _T_1007 @[lib.scala 355:17] + rvclkhdr_24.io.en <= _T_1008 @[lib.scala 355:17] rvclkhdr_24.io.scan_mode <= io.scan_mode @[lib.scala 356:24] - reg _T_1008 : UInt, rvclkhdr_24.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] - _T_1008 <= io.dec_csr_wrdata_r @[lib.scala 358:16] - mtdata2_t[2] <= _T_1008 @[dec_tlu_ctl.scala 2244:36] - node _T_1009 = bits(wr_mtdata2_t_r[3], 0, 0) @[dec_tlu_ctl.scala 2244:84] + reg _T_1009 : UInt, rvclkhdr_24.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] + _T_1009 <= io.dec_csr_wrdata_r @[lib.scala 358:16] + mtdata2_t[2] <= _T_1009 @[dec_tlu_ctl.scala 2244:36] + node _T_1010 = bits(wr_mtdata2_t_r[3], 0, 0) @[dec_tlu_ctl.scala 2244:84] inst rvclkhdr_25 of rvclkhdr_745 @[lib.scala 352:23] rvclkhdr_25.clock <= clock rvclkhdr_25.reset <= reset rvclkhdr_25.io.clk <= clock @[lib.scala 354:18] - rvclkhdr_25.io.en <= _T_1009 @[lib.scala 355:17] + rvclkhdr_25.io.en <= _T_1010 @[lib.scala 355:17] rvclkhdr_25.io.scan_mode <= io.scan_mode @[lib.scala 356:24] - reg _T_1010 : UInt, rvclkhdr_25.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] - _T_1010 <= io.dec_csr_wrdata_r @[lib.scala 358:16] - mtdata2_t[3] <= _T_1010 @[dec_tlu_ctl.scala 2244:36] - node _T_1011 = eq(mtsel, UInt<2>("h00")) @[dec_tlu_ctl.scala 2248:57] - node _T_1012 = eq(mtsel, UInt<2>("h01")) @[dec_tlu_ctl.scala 2248:57] - node _T_1013 = eq(mtsel, UInt<2>("h02")) @[dec_tlu_ctl.scala 2248:57] - node _T_1014 = eq(mtsel, UInt<2>("h03")) @[dec_tlu_ctl.scala 2248:57] - node _T_1015 = mux(_T_1011, mtdata2_t[0], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1016 = mux(_T_1012, mtdata2_t[1], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1017 = mux(_T_1013, mtdata2_t[2], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1018 = mux(_T_1014, mtdata2_t[3], UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1019 = or(_T_1015, _T_1016) @[Mux.scala 27:72] - node _T_1020 = or(_T_1019, _T_1017) @[Mux.scala 27:72] + reg _T_1011 : UInt, rvclkhdr_25.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] + _T_1011 <= io.dec_csr_wrdata_r @[lib.scala 358:16] + mtdata2_t[3] <= _T_1011 @[dec_tlu_ctl.scala 2244:36] + node _T_1012 = eq(mtsel, UInt<2>("h00")) @[dec_tlu_ctl.scala 2248:57] + node _T_1013 = eq(mtsel, UInt<2>("h01")) @[dec_tlu_ctl.scala 2248:57] + node _T_1014 = eq(mtsel, UInt<2>("h02")) @[dec_tlu_ctl.scala 2248:57] + node _T_1015 = eq(mtsel, UInt<2>("h03")) @[dec_tlu_ctl.scala 2248:57] + node _T_1016 = mux(_T_1012, mtdata2_t[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1017 = mux(_T_1013, mtdata2_t[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1018 = mux(_T_1014, mtdata2_t[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1019 = mux(_T_1015, mtdata2_t[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1020 = or(_T_1016, _T_1017) @[Mux.scala 27:72] node _T_1021 = or(_T_1020, _T_1018) @[Mux.scala 27:72] + node _T_1022 = or(_T_1021, _T_1019) @[Mux.scala 27:72] wire mtdata2_tsel_out : UInt<32> @[Mux.scala 27:72] - mtdata2_tsel_out <= _T_1021 @[Mux.scala 27:72] + mtdata2_tsel_out <= _T_1022 @[Mux.scala 27:72] io.trigger_pkt_any[0].tdata2 <= mtdata2_t[0] @[dec_tlu_ctl.scala 2249:51] io.trigger_pkt_any[1].tdata2 <= mtdata2_t[1] @[dec_tlu_ctl.scala 2249:51] io.trigger_pkt_any[2].tdata2 <= mtdata2_t[2] @[dec_tlu_ctl.scala 2249:51] @@ -74408,239 +74409,238 @@ circuit quasar_wrapper : mhpme_vec[1] <= mhpme4 @[dec_tlu_ctl.scala 2260:15] mhpme_vec[2] <= mhpme5 @[dec_tlu_ctl.scala 2261:15] mhpme_vec[3] <= mhpme6 @[dec_tlu_ctl.scala 2262:15] - node _T_1022 = bits(io.tlu_i0_commit_cmt, 0, 0) @[Bitwise.scala 72:15] - node _T_1023 = mux(_T_1022, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node pmu_i0_itype_qual = and(io.dec_tlu_packet_r.pmu_i0_itype, _T_1023) @[dec_tlu_ctl.scala 2268:59] + node _T_1023 = bits(io.tlu_i0_commit_cmt, 0, 0) @[Bitwise.scala 72:15] + node _T_1024 = mux(_T_1023, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node pmu_i0_itype_qual = and(io.dec_tlu_packet_r.pmu_i0_itype, _T_1024) @[dec_tlu_ctl.scala 2268:59] wire mhpmc_inc_r : UInt<1>[4] @[dec_tlu_ctl.scala 2269:24] wire mhpmc_inc_r_d1 : UInt<1>[4] @[dec_tlu_ctl.scala 2270:27] - node _T_1024 = bits(mcountinhibit, 3, 3) @[dec_tlu_ctl.scala 2274:38] - node _T_1025 = not(_T_1024) @[dec_tlu_ctl.scala 2274:24] - node _T_1026 = eq(mhpme_vec[0], UInt<1>("h01")) @[dec_tlu_ctl.scala 2275:34] - node _T_1027 = bits(_T_1026, 0, 0) @[dec_tlu_ctl.scala 2275:62] - node _T_1028 = eq(mhpme_vec[0], UInt<2>("h02")) @[dec_tlu_ctl.scala 2276:34] - node _T_1029 = bits(_T_1028, 0, 0) @[dec_tlu_ctl.scala 2276:62] - node _T_1030 = eq(mhpme_vec[0], UInt<2>("h03")) @[dec_tlu_ctl.scala 2277:34] - node _T_1031 = bits(_T_1030, 0, 0) @[dec_tlu_ctl.scala 2277:62] - node _T_1032 = eq(mhpme_vec[0], UInt<3>("h04")) @[dec_tlu_ctl.scala 2278:34] - node _T_1033 = bits(_T_1032, 0, 0) @[dec_tlu_ctl.scala 2278:62] - node _T_1034 = not(io.illegal_r) @[dec_tlu_ctl.scala 2278:96] - node _T_1035 = and(io.tlu_i0_commit_cmt, _T_1034) @[dec_tlu_ctl.scala 2278:94] - node _T_1036 = eq(mhpme_vec[0], UInt<3>("h05")) @[dec_tlu_ctl.scala 2279:34] - node _T_1037 = bits(_T_1036, 0, 0) @[dec_tlu_ctl.scala 2279:62] - node _T_1038 = not(io.exu_pmu_i0_pc4) @[dec_tlu_ctl.scala 2279:96] - node _T_1039 = and(io.tlu_i0_commit_cmt, _T_1038) @[dec_tlu_ctl.scala 2279:94] - node _T_1040 = not(io.illegal_r) @[dec_tlu_ctl.scala 2279:117] - node _T_1041 = and(_T_1039, _T_1040) @[dec_tlu_ctl.scala 2279:115] - node _T_1042 = eq(mhpme_vec[0], UInt<3>("h06")) @[dec_tlu_ctl.scala 2280:34] - node _T_1043 = bits(_T_1042, 0, 0) @[dec_tlu_ctl.scala 2280:62] - node _T_1044 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[dec_tlu_ctl.scala 2280:94] - node _T_1045 = not(io.illegal_r) @[dec_tlu_ctl.scala 2280:117] - node _T_1046 = and(_T_1044, _T_1045) @[dec_tlu_ctl.scala 2280:115] - node _T_1047 = eq(mhpme_vec[0], UInt<3>("h07")) @[dec_tlu_ctl.scala 2281:34] - node _T_1048 = bits(_T_1047, 0, 0) @[dec_tlu_ctl.scala 2281:62] - node _T_1049 = eq(mhpme_vec[0], UInt<4>("h08")) @[dec_tlu_ctl.scala 2282:34] - node _T_1050 = bits(_T_1049, 0, 0) @[dec_tlu_ctl.scala 2282:62] - node _T_1051 = eq(mhpme_vec[0], UInt<5>("h01e")) @[dec_tlu_ctl.scala 2283:34] - node _T_1052 = bits(_T_1051, 0, 0) @[dec_tlu_ctl.scala 2283:62] - node _T_1053 = eq(mhpme_vec[0], UInt<4>("h09")) @[dec_tlu_ctl.scala 2284:34] - node _T_1054 = bits(_T_1053, 0, 0) @[dec_tlu_ctl.scala 2284:62] - node _T_1055 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[dec_tlu_ctl.scala 2284:91] - node _T_1056 = eq(mhpme_vec[0], UInt<4>("h0a")) @[dec_tlu_ctl.scala 2285:34] - node _T_1057 = bits(_T_1056, 0, 0) @[dec_tlu_ctl.scala 2285:62] - node _T_1058 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2285:105] - node _T_1059 = eq(mhpme_vec[0], UInt<4>("h0b")) @[dec_tlu_ctl.scala 2286:34] - node _T_1060 = bits(_T_1059, 0, 0) @[dec_tlu_ctl.scala 2286:62] - node _T_1061 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[dec_tlu_ctl.scala 2286:91] - node _T_1062 = eq(mhpme_vec[0], UInt<4>("h0c")) @[dec_tlu_ctl.scala 2287:34] - node _T_1063 = bits(_T_1062, 0, 0) @[dec_tlu_ctl.scala 2287:62] - node _T_1064 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[dec_tlu_ctl.scala 2287:91] - node _T_1065 = eq(mhpme_vec[0], UInt<4>("h0d")) @[dec_tlu_ctl.scala 2288:34] - node _T_1066 = bits(_T_1065, 0, 0) @[dec_tlu_ctl.scala 2288:62] - node _T_1067 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[dec_tlu_ctl.scala 2288:91] - node _T_1068 = and(_T_1067, io.dec_tlu_packet_r.pmu_lsu_misaligned) @[dec_tlu_ctl.scala 2288:100] - node _T_1069 = eq(mhpme_vec[0], UInt<4>("h0e")) @[dec_tlu_ctl.scala 2289:34] - node _T_1070 = bits(_T_1069, 0, 0) @[dec_tlu_ctl.scala 2289:62] - node _T_1071 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[dec_tlu_ctl.scala 2289:91] - node _T_1072 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[dec_tlu_ctl.scala 2289:142] - node _T_1073 = and(_T_1071, _T_1072) @[dec_tlu_ctl.scala 2289:101] - node _T_1074 = eq(mhpme_vec[0], UInt<4>("h0f")) @[dec_tlu_ctl.scala 2290:34] - node _T_1075 = bits(_T_1074, 0, 0) @[dec_tlu_ctl.scala 2290:59] - node _T_1076 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[dec_tlu_ctl.scala 2290:89] - node _T_1077 = eq(mhpme_vec[0], UInt<5>("h010")) @[dec_tlu_ctl.scala 2291:34] - node _T_1078 = bits(_T_1077, 0, 0) @[dec_tlu_ctl.scala 2291:59] - node _T_1079 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[dec_tlu_ctl.scala 2291:89] - node _T_1080 = eq(mhpme_vec[0], UInt<5>("h012")) @[dec_tlu_ctl.scala 2292:34] - node _T_1081 = bits(_T_1080, 0, 0) @[dec_tlu_ctl.scala 2292:59] - node _T_1082 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[dec_tlu_ctl.scala 2292:89] - node _T_1083 = eq(mhpme_vec[0], UInt<5>("h011")) @[dec_tlu_ctl.scala 2293:34] - node _T_1084 = bits(_T_1083, 0, 0) @[dec_tlu_ctl.scala 2293:59] - node _T_1085 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[dec_tlu_ctl.scala 2293:89] - node _T_1086 = eq(mhpme_vec[0], UInt<5>("h013")) @[dec_tlu_ctl.scala 2294:34] - node _T_1087 = bits(_T_1086, 0, 0) @[dec_tlu_ctl.scala 2294:59] - node _T_1088 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[dec_tlu_ctl.scala 2294:89] - node _T_1089 = eq(mhpme_vec[0], UInt<5>("h014")) @[dec_tlu_ctl.scala 2295:34] - node _T_1090 = bits(_T_1089, 0, 0) @[dec_tlu_ctl.scala 2295:59] - node _T_1091 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[dec_tlu_ctl.scala 2295:89] - node _T_1092 = eq(mhpme_vec[0], UInt<5>("h015")) @[dec_tlu_ctl.scala 2296:34] - node _T_1093 = bits(_T_1092, 0, 0) @[dec_tlu_ctl.scala 2296:59] - node _T_1094 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[dec_tlu_ctl.scala 2296:89] - node _T_1095 = eq(mhpme_vec[0], UInt<5>("h016")) @[dec_tlu_ctl.scala 2297:34] - node _T_1096 = bits(_T_1095, 0, 0) @[dec_tlu_ctl.scala 2297:59] - node _T_1097 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[dec_tlu_ctl.scala 2297:89] - node _T_1098 = eq(mhpme_vec[0], UInt<5>("h017")) @[dec_tlu_ctl.scala 2298:34] - node _T_1099 = bits(_T_1098, 0, 0) @[dec_tlu_ctl.scala 2298:59] - node _T_1100 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[dec_tlu_ctl.scala 2298:89] - node _T_1101 = eq(mhpme_vec[0], UInt<5>("h018")) @[dec_tlu_ctl.scala 2299:34] - node _T_1102 = bits(_T_1101, 0, 0) @[dec_tlu_ctl.scala 2299:59] - node _T_1103 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[dec_tlu_ctl.scala 2299:89] - node _T_1104 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[dec_tlu_ctl.scala 2299:122] - node _T_1105 = or(_T_1103, _T_1104) @[dec_tlu_ctl.scala 2299:101] - node _T_1106 = eq(mhpme_vec[0], UInt<5>("h019")) @[dec_tlu_ctl.scala 2300:34] - node _T_1107 = bits(_T_1106, 0, 0) @[dec_tlu_ctl.scala 2300:62] - node _T_1108 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2300:95] - node _T_1109 = eq(mhpme_vec[0], UInt<5>("h01a")) @[dec_tlu_ctl.scala 2301:34] - node _T_1110 = bits(_T_1109, 0, 0) @[dec_tlu_ctl.scala 2301:62] - node _T_1111 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2301:97] - node _T_1112 = eq(mhpme_vec[0], UInt<5>("h01b")) @[dec_tlu_ctl.scala 2302:34] - node _T_1113 = bits(_T_1112, 0, 0) @[dec_tlu_ctl.scala 2302:62] - node _T_1114 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2302:110] - node _T_1115 = eq(mhpme_vec[0], UInt<5>("h01c")) @[dec_tlu_ctl.scala 2303:34] - node _T_1116 = bits(_T_1115, 0, 0) @[dec_tlu_ctl.scala 2303:62] - node _T_1117 = eq(mhpme_vec[0], UInt<5>("h01e")) @[dec_tlu_ctl.scala 2304:34] - node _T_1118 = bits(_T_1117, 0, 0) @[dec_tlu_ctl.scala 2304:62] - node _T_1119 = eq(mhpme_vec[0], UInt<5>("h01f")) @[dec_tlu_ctl.scala 2305:34] - node _T_1120 = bits(_T_1119, 0, 0) @[dec_tlu_ctl.scala 2305:62] - node _T_1121 = eq(mhpme_vec[0], UInt<6>("h020")) @[dec_tlu_ctl.scala 2306:34] - node _T_1122 = bits(_T_1121, 0, 0) @[dec_tlu_ctl.scala 2306:62] - node _T_1123 = eq(mhpme_vec[0], UInt<6>("h022")) @[dec_tlu_ctl.scala 2307:34] - node _T_1124 = bits(_T_1123, 0, 0) @[dec_tlu_ctl.scala 2307:62] - node _T_1125 = eq(mhpme_vec[0], UInt<6>("h023")) @[dec_tlu_ctl.scala 2308:34] - node _T_1126 = bits(_T_1125, 0, 0) @[dec_tlu_ctl.scala 2308:62] - node _T_1127 = eq(mhpme_vec[0], UInt<6>("h024")) @[dec_tlu_ctl.scala 2309:34] - node _T_1128 = bits(_T_1127, 0, 0) @[dec_tlu_ctl.scala 2309:62] - node _T_1129 = eq(mhpme_vec[0], UInt<6>("h025")) @[dec_tlu_ctl.scala 2310:34] - node _T_1130 = bits(_T_1129, 0, 0) @[dec_tlu_ctl.scala 2310:62] - node _T_1131 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[dec_tlu_ctl.scala 2310:98] - node _T_1132 = or(_T_1131, io.lsu_exc_valid_r) @[dec_tlu_ctl.scala 2310:120] - node _T_1133 = eq(mhpme_vec[0], UInt<6>("h026")) @[dec_tlu_ctl.scala 2311:34] - node _T_1134 = bits(_T_1133, 0, 0) @[dec_tlu_ctl.scala 2311:62] - node _T_1135 = or(io.take_timer_int, io.take_int_timer0_int) @[dec_tlu_ctl.scala 2311:92] - node _T_1136 = or(_T_1135, io.take_int_timer1_int) @[dec_tlu_ctl.scala 2311:117] - node _T_1137 = eq(mhpme_vec[0], UInt<6>("h027")) @[dec_tlu_ctl.scala 2312:34] - node _T_1138 = bits(_T_1137, 0, 0) @[dec_tlu_ctl.scala 2312:62] - node _T_1139 = eq(mhpme_vec[0], UInt<6>("h028")) @[dec_tlu_ctl.scala 2313:34] - node _T_1140 = bits(_T_1139, 0, 0) @[dec_tlu_ctl.scala 2313:62] - node _T_1141 = eq(mhpme_vec[0], UInt<6>("h029")) @[dec_tlu_ctl.scala 2314:34] - node _T_1142 = bits(_T_1141, 0, 0) @[dec_tlu_ctl.scala 2314:62] - node _T_1143 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[dec_tlu_ctl.scala 2314:97] - node _T_1144 = and(_T_1143, io.rfpc_i0_r) @[dec_tlu_ctl.scala 2314:129] - node _T_1145 = eq(mhpme_vec[0], UInt<6>("h02a")) @[dec_tlu_ctl.scala 2315:34] - node _T_1146 = bits(_T_1145, 0, 0) @[dec_tlu_ctl.scala 2315:62] - node _T_1147 = eq(mhpme_vec[0], UInt<6>("h02b")) @[dec_tlu_ctl.scala 2316:34] - node _T_1148 = bits(_T_1147, 0, 0) @[dec_tlu_ctl.scala 2316:62] - node _T_1149 = eq(mhpme_vec[0], UInt<6>("h02c")) @[dec_tlu_ctl.scala 2317:34] - node _T_1150 = bits(_T_1149, 0, 0) @[dec_tlu_ctl.scala 2317:62] - node _T_1151 = eq(mhpme_vec[0], UInt<6>("h02d")) @[dec_tlu_ctl.scala 2318:34] - node _T_1152 = bits(_T_1151, 0, 0) @[dec_tlu_ctl.scala 2318:62] - node _T_1153 = eq(mhpme_vec[0], UInt<6>("h02e")) @[dec_tlu_ctl.scala 2319:34] - node _T_1154 = bits(_T_1153, 0, 0) @[dec_tlu_ctl.scala 2319:62] - node _T_1155 = eq(mhpme_vec[0], UInt<6>("h02f")) @[dec_tlu_ctl.scala 2320:34] - node _T_1156 = bits(_T_1155, 0, 0) @[dec_tlu_ctl.scala 2320:62] - node _T_1157 = eq(mhpme_vec[0], UInt<6>("h030")) @[dec_tlu_ctl.scala 2321:34] - node _T_1158 = bits(_T_1157, 0, 0) @[dec_tlu_ctl.scala 2321:62] - node _T_1159 = eq(mhpme_vec[0], UInt<6>("h031")) @[dec_tlu_ctl.scala 2322:34] - node _T_1160 = bits(_T_1159, 0, 0) @[dec_tlu_ctl.scala 2322:62] - node _T_1161 = dshr(io.mstatus, UInt<1>("h00")) @[dec_tlu_ctl.scala 2322:84] - node _T_1162 = bits(_T_1161, 0, 0) @[dec_tlu_ctl.scala 2322:84] - node _T_1163 = not(_T_1162) @[dec_tlu_ctl.scala 2322:73] - node _T_1164 = eq(mhpme_vec[0], UInt<6>("h032")) @[dec_tlu_ctl.scala 2323:34] - node _T_1165 = bits(_T_1164, 0, 0) @[dec_tlu_ctl.scala 2323:62] - node _T_1166 = dshr(io.mstatus, UInt<1>("h00")) @[dec_tlu_ctl.scala 2323:84] - node _T_1167 = bits(_T_1166, 0, 0) @[dec_tlu_ctl.scala 2323:84] - node _T_1168 = not(_T_1167) @[dec_tlu_ctl.scala 2323:73] - node _T_1169 = bits(io.mip, 5, 0) @[dec_tlu_ctl.scala 2323:107] - node _T_1170 = bits(mie, 5, 0) @[dec_tlu_ctl.scala 2323:118] - node _T_1171 = and(_T_1169, _T_1170) @[dec_tlu_ctl.scala 2323:113] - node _T_1172 = orr(_T_1171) @[dec_tlu_ctl.scala 2323:125] - node _T_1173 = and(_T_1168, _T_1172) @[dec_tlu_ctl.scala 2323:98] - node _T_1174 = eq(mhpme_vec[0], UInt<6>("h036")) @[dec_tlu_ctl.scala 2324:34] - node _T_1175 = bits(_T_1174, 0, 0) @[dec_tlu_ctl.scala 2324:62] - node _T_1176 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[dec_tlu_ctl.scala 2324:91] - node _T_1177 = eq(mhpme_vec[0], UInt<6>("h037")) @[dec_tlu_ctl.scala 2325:34] - node _T_1178 = bits(_T_1177, 0, 0) @[dec_tlu_ctl.scala 2325:62] - node _T_1179 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[dec_tlu_ctl.scala 2325:94] - node _T_1180 = eq(mhpme_vec[0], UInt<6>("h038")) @[dec_tlu_ctl.scala 2326:34] - node _T_1181 = bits(_T_1180, 0, 0) @[dec_tlu_ctl.scala 2326:62] - node _T_1182 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[dec_tlu_ctl.scala 2326:94] - node _T_1183 = eq(mhpme_vec[0], UInt<10>("h0200")) @[dec_tlu_ctl.scala 2328:34] - node _T_1184 = bits(_T_1183, 0, 0) @[dec_tlu_ctl.scala 2328:62] - node _T_1185 = eq(mhpme_vec[0], UInt<10>("h0201")) @[dec_tlu_ctl.scala 2329:34] - node _T_1186 = bits(_T_1185, 0, 0) @[dec_tlu_ctl.scala 2329:62] - node _T_1187 = eq(mhpme_vec[0], UInt<10>("h0202")) @[dec_tlu_ctl.scala 2330:34] - node _T_1188 = bits(_T_1187, 0, 0) @[dec_tlu_ctl.scala 2330:62] - node _T_1189 = eq(mhpme_vec[0], UInt<10>("h0203")) @[dec_tlu_ctl.scala 2331:34] - node _T_1190 = bits(_T_1189, 0, 0) @[dec_tlu_ctl.scala 2331:62] - node _T_1191 = eq(mhpme_vec[0], UInt<10>("h0204")) @[dec_tlu_ctl.scala 2332:34] - node _T_1192 = bits(_T_1191, 0, 0) @[dec_tlu_ctl.scala 2332:62] - node _T_1193 = mux(_T_1027, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1194 = mux(_T_1029, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1195 = mux(_T_1031, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1196 = mux(_T_1033, _T_1035, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1197 = mux(_T_1037, _T_1041, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1198 = mux(_T_1043, _T_1046, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1199 = mux(_T_1048, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1200 = mux(_T_1050, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1201 = mux(_T_1052, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1202 = mux(_T_1054, _T_1055, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1203 = mux(_T_1057, _T_1058, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1204 = mux(_T_1060, _T_1061, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1205 = mux(_T_1063, _T_1064, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1206 = mux(_T_1066, _T_1068, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1207 = mux(_T_1070, _T_1073, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1208 = mux(_T_1075, _T_1076, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1209 = mux(_T_1078, _T_1079, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1210 = mux(_T_1081, _T_1082, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1211 = mux(_T_1084, _T_1085, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1212 = mux(_T_1087, _T_1088, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1213 = mux(_T_1090, _T_1091, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1214 = mux(_T_1093, _T_1094, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1215 = mux(_T_1096, _T_1097, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1216 = mux(_T_1099, _T_1100, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1217 = mux(_T_1102, _T_1105, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1218 = mux(_T_1107, _T_1108, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1219 = mux(_T_1110, _T_1111, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1220 = mux(_T_1113, _T_1114, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1221 = mux(_T_1116, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1222 = mux(_T_1118, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1223 = mux(_T_1120, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1224 = mux(_T_1122, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1225 = mux(_T_1124, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1226 = mux(_T_1126, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1227 = mux(_T_1128, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1228 = mux(_T_1130, _T_1132, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1229 = mux(_T_1134, _T_1136, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1230 = mux(_T_1138, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1231 = mux(_T_1140, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1232 = mux(_T_1142, _T_1144, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1233 = mux(_T_1146, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1234 = mux(_T_1148, io.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1235 = mux(_T_1150, io.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1236 = mux(_T_1152, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1237 = mux(_T_1154, io.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1238 = mux(_T_1156, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1239 = mux(_T_1158, io.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1240 = mux(_T_1160, _T_1163, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1241 = mux(_T_1165, _T_1173, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1242 = mux(_T_1175, _T_1176, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1243 = mux(_T_1178, _T_1179, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1244 = mux(_T_1181, _T_1182, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1245 = mux(_T_1184, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1246 = mux(_T_1186, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1247 = mux(_T_1188, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1248 = mux(_T_1190, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1249 = mux(_T_1192, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1250 = or(_T_1193, _T_1194) @[Mux.scala 27:72] - node _T_1251 = or(_T_1250, _T_1195) @[Mux.scala 27:72] + node _T_1025 = bits(mcountinhibit, 3, 3) @[dec_tlu_ctl.scala 2274:38] + node _T_1026 = not(_T_1025) @[dec_tlu_ctl.scala 2274:24] + node _T_1027 = eq(mhpme_vec[0], UInt<1>("h01")) @[dec_tlu_ctl.scala 2275:34] + node _T_1028 = bits(_T_1027, 0, 0) @[dec_tlu_ctl.scala 2275:62] + node _T_1029 = eq(mhpme_vec[0], UInt<2>("h02")) @[dec_tlu_ctl.scala 2276:34] + node _T_1030 = bits(_T_1029, 0, 0) @[dec_tlu_ctl.scala 2276:62] + node _T_1031 = eq(mhpme_vec[0], UInt<2>("h03")) @[dec_tlu_ctl.scala 2277:34] + node _T_1032 = bits(_T_1031, 0, 0) @[dec_tlu_ctl.scala 2277:62] + node _T_1033 = eq(mhpme_vec[0], UInt<3>("h04")) @[dec_tlu_ctl.scala 2278:34] + node _T_1034 = bits(_T_1033, 0, 0) @[dec_tlu_ctl.scala 2278:62] + node _T_1035 = not(io.illegal_r) @[dec_tlu_ctl.scala 2278:96] + node _T_1036 = and(io.tlu_i0_commit_cmt, _T_1035) @[dec_tlu_ctl.scala 2278:94] + node _T_1037 = eq(mhpme_vec[0], UInt<3>("h05")) @[dec_tlu_ctl.scala 2279:34] + node _T_1038 = bits(_T_1037, 0, 0) @[dec_tlu_ctl.scala 2279:62] + node _T_1039 = not(io.exu_pmu_i0_pc4) @[dec_tlu_ctl.scala 2279:96] + node _T_1040 = and(io.tlu_i0_commit_cmt, _T_1039) @[dec_tlu_ctl.scala 2279:94] + node _T_1041 = not(io.illegal_r) @[dec_tlu_ctl.scala 2279:117] + node _T_1042 = and(_T_1040, _T_1041) @[dec_tlu_ctl.scala 2279:115] + node _T_1043 = eq(mhpme_vec[0], UInt<3>("h06")) @[dec_tlu_ctl.scala 2280:34] + node _T_1044 = bits(_T_1043, 0, 0) @[dec_tlu_ctl.scala 2280:62] + node _T_1045 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[dec_tlu_ctl.scala 2280:94] + node _T_1046 = not(io.illegal_r) @[dec_tlu_ctl.scala 2280:117] + node _T_1047 = and(_T_1045, _T_1046) @[dec_tlu_ctl.scala 2280:115] + node _T_1048 = eq(mhpme_vec[0], UInt<3>("h07")) @[dec_tlu_ctl.scala 2281:34] + node _T_1049 = bits(_T_1048, 0, 0) @[dec_tlu_ctl.scala 2281:62] + node _T_1050 = eq(mhpme_vec[0], UInt<4>("h08")) @[dec_tlu_ctl.scala 2282:34] + node _T_1051 = bits(_T_1050, 0, 0) @[dec_tlu_ctl.scala 2282:62] + node _T_1052 = eq(mhpme_vec[0], UInt<5>("h01e")) @[dec_tlu_ctl.scala 2283:34] + node _T_1053 = bits(_T_1052, 0, 0) @[dec_tlu_ctl.scala 2283:62] + node _T_1054 = eq(mhpme_vec[0], UInt<4>("h09")) @[dec_tlu_ctl.scala 2284:34] + node _T_1055 = bits(_T_1054, 0, 0) @[dec_tlu_ctl.scala 2284:62] + node _T_1056 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[dec_tlu_ctl.scala 2284:91] + node _T_1057 = eq(mhpme_vec[0], UInt<4>("h0a")) @[dec_tlu_ctl.scala 2285:34] + node _T_1058 = bits(_T_1057, 0, 0) @[dec_tlu_ctl.scala 2285:62] + node _T_1059 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2285:105] + node _T_1060 = eq(mhpme_vec[0], UInt<4>("h0b")) @[dec_tlu_ctl.scala 2286:34] + node _T_1061 = bits(_T_1060, 0, 0) @[dec_tlu_ctl.scala 2286:62] + node _T_1062 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[dec_tlu_ctl.scala 2286:91] + node _T_1063 = eq(mhpme_vec[0], UInt<4>("h0c")) @[dec_tlu_ctl.scala 2287:34] + node _T_1064 = bits(_T_1063, 0, 0) @[dec_tlu_ctl.scala 2287:62] + node _T_1065 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[dec_tlu_ctl.scala 2287:91] + node _T_1066 = eq(mhpme_vec[0], UInt<4>("h0d")) @[dec_tlu_ctl.scala 2288:34] + node _T_1067 = bits(_T_1066, 0, 0) @[dec_tlu_ctl.scala 2288:62] + node _T_1068 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[dec_tlu_ctl.scala 2288:91] + node _T_1069 = and(_T_1068, io.dec_tlu_packet_r.pmu_lsu_misaligned) @[dec_tlu_ctl.scala 2288:100] + node _T_1070 = eq(mhpme_vec[0], UInt<4>("h0e")) @[dec_tlu_ctl.scala 2289:34] + node _T_1071 = bits(_T_1070, 0, 0) @[dec_tlu_ctl.scala 2289:62] + node _T_1072 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[dec_tlu_ctl.scala 2289:91] + node _T_1073 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[dec_tlu_ctl.scala 2289:142] + node _T_1074 = and(_T_1072, _T_1073) @[dec_tlu_ctl.scala 2289:101] + node _T_1075 = eq(mhpme_vec[0], UInt<4>("h0f")) @[dec_tlu_ctl.scala 2290:34] + node _T_1076 = bits(_T_1075, 0, 0) @[dec_tlu_ctl.scala 2290:59] + node _T_1077 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[dec_tlu_ctl.scala 2290:89] + node _T_1078 = eq(mhpme_vec[0], UInt<5>("h010")) @[dec_tlu_ctl.scala 2291:34] + node _T_1079 = bits(_T_1078, 0, 0) @[dec_tlu_ctl.scala 2291:59] + node _T_1080 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[dec_tlu_ctl.scala 2291:89] + node _T_1081 = eq(mhpme_vec[0], UInt<5>("h012")) @[dec_tlu_ctl.scala 2292:34] + node _T_1082 = bits(_T_1081, 0, 0) @[dec_tlu_ctl.scala 2292:59] + node _T_1083 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[dec_tlu_ctl.scala 2292:89] + node _T_1084 = eq(mhpme_vec[0], UInt<5>("h011")) @[dec_tlu_ctl.scala 2293:34] + node _T_1085 = bits(_T_1084, 0, 0) @[dec_tlu_ctl.scala 2293:59] + node _T_1086 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[dec_tlu_ctl.scala 2293:89] + node _T_1087 = eq(mhpme_vec[0], UInt<5>("h013")) @[dec_tlu_ctl.scala 2294:34] + node _T_1088 = bits(_T_1087, 0, 0) @[dec_tlu_ctl.scala 2294:59] + node _T_1089 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[dec_tlu_ctl.scala 2294:89] + node _T_1090 = eq(mhpme_vec[0], UInt<5>("h014")) @[dec_tlu_ctl.scala 2295:34] + node _T_1091 = bits(_T_1090, 0, 0) @[dec_tlu_ctl.scala 2295:59] + node _T_1092 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[dec_tlu_ctl.scala 2295:89] + node _T_1093 = eq(mhpme_vec[0], UInt<5>("h015")) @[dec_tlu_ctl.scala 2296:34] + node _T_1094 = bits(_T_1093, 0, 0) @[dec_tlu_ctl.scala 2296:59] + node _T_1095 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[dec_tlu_ctl.scala 2296:89] + node _T_1096 = eq(mhpme_vec[0], UInt<5>("h016")) @[dec_tlu_ctl.scala 2297:34] + node _T_1097 = bits(_T_1096, 0, 0) @[dec_tlu_ctl.scala 2297:59] + node _T_1098 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[dec_tlu_ctl.scala 2297:89] + node _T_1099 = eq(mhpme_vec[0], UInt<5>("h017")) @[dec_tlu_ctl.scala 2298:34] + node _T_1100 = bits(_T_1099, 0, 0) @[dec_tlu_ctl.scala 2298:59] + node _T_1101 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[dec_tlu_ctl.scala 2298:89] + node _T_1102 = eq(mhpme_vec[0], UInt<5>("h018")) @[dec_tlu_ctl.scala 2299:34] + node _T_1103 = bits(_T_1102, 0, 0) @[dec_tlu_ctl.scala 2299:59] + node _T_1104 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[dec_tlu_ctl.scala 2299:89] + node _T_1105 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[dec_tlu_ctl.scala 2299:122] + node _T_1106 = or(_T_1104, _T_1105) @[dec_tlu_ctl.scala 2299:101] + node _T_1107 = eq(mhpme_vec[0], UInt<5>("h019")) @[dec_tlu_ctl.scala 2300:34] + node _T_1108 = bits(_T_1107, 0, 0) @[dec_tlu_ctl.scala 2300:62] + node _T_1109 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2300:95] + node _T_1110 = eq(mhpme_vec[0], UInt<5>("h01a")) @[dec_tlu_ctl.scala 2301:34] + node _T_1111 = bits(_T_1110, 0, 0) @[dec_tlu_ctl.scala 2301:62] + node _T_1112 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2301:97] + node _T_1113 = eq(mhpme_vec[0], UInt<5>("h01b")) @[dec_tlu_ctl.scala 2302:34] + node _T_1114 = bits(_T_1113, 0, 0) @[dec_tlu_ctl.scala 2302:62] + node _T_1115 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2302:110] + node _T_1116 = eq(mhpme_vec[0], UInt<5>("h01c")) @[dec_tlu_ctl.scala 2303:34] + node _T_1117 = bits(_T_1116, 0, 0) @[dec_tlu_ctl.scala 2303:62] + node _T_1118 = eq(mhpme_vec[0], UInt<5>("h01e")) @[dec_tlu_ctl.scala 2304:34] + node _T_1119 = bits(_T_1118, 0, 0) @[dec_tlu_ctl.scala 2304:62] + node _T_1120 = eq(mhpme_vec[0], UInt<5>("h01f")) @[dec_tlu_ctl.scala 2305:34] + node _T_1121 = bits(_T_1120, 0, 0) @[dec_tlu_ctl.scala 2305:62] + node _T_1122 = eq(mhpme_vec[0], UInt<6>("h020")) @[dec_tlu_ctl.scala 2306:34] + node _T_1123 = bits(_T_1122, 0, 0) @[dec_tlu_ctl.scala 2306:62] + node _T_1124 = eq(mhpme_vec[0], UInt<6>("h022")) @[dec_tlu_ctl.scala 2307:34] + node _T_1125 = bits(_T_1124, 0, 0) @[dec_tlu_ctl.scala 2307:62] + node _T_1126 = eq(mhpme_vec[0], UInt<6>("h023")) @[dec_tlu_ctl.scala 2308:34] + node _T_1127 = bits(_T_1126, 0, 0) @[dec_tlu_ctl.scala 2308:62] + node _T_1128 = eq(mhpme_vec[0], UInt<6>("h024")) @[dec_tlu_ctl.scala 2309:34] + node _T_1129 = bits(_T_1128, 0, 0) @[dec_tlu_ctl.scala 2309:62] + node _T_1130 = eq(mhpme_vec[0], UInt<6>("h025")) @[dec_tlu_ctl.scala 2310:34] + node _T_1131 = bits(_T_1130, 0, 0) @[dec_tlu_ctl.scala 2310:62] + node _T_1132 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[dec_tlu_ctl.scala 2310:98] + node _T_1133 = or(_T_1132, io.lsu_exc_valid_r) @[dec_tlu_ctl.scala 2310:120] + node _T_1134 = eq(mhpme_vec[0], UInt<6>("h026")) @[dec_tlu_ctl.scala 2311:34] + node _T_1135 = bits(_T_1134, 0, 0) @[dec_tlu_ctl.scala 2311:62] + node _T_1136 = or(io.take_timer_int, io.take_int_timer0_int) @[dec_tlu_ctl.scala 2311:92] + node _T_1137 = or(_T_1136, io.take_int_timer1_int) @[dec_tlu_ctl.scala 2311:117] + node _T_1138 = eq(mhpme_vec[0], UInt<6>("h027")) @[dec_tlu_ctl.scala 2312:34] + node _T_1139 = bits(_T_1138, 0, 0) @[dec_tlu_ctl.scala 2312:62] + node _T_1140 = eq(mhpme_vec[0], UInt<6>("h028")) @[dec_tlu_ctl.scala 2313:34] + node _T_1141 = bits(_T_1140, 0, 0) @[dec_tlu_ctl.scala 2313:62] + node _T_1142 = eq(mhpme_vec[0], UInt<6>("h029")) @[dec_tlu_ctl.scala 2314:34] + node _T_1143 = bits(_T_1142, 0, 0) @[dec_tlu_ctl.scala 2314:62] + node _T_1144 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[dec_tlu_ctl.scala 2314:97] + node _T_1145 = and(_T_1144, io.rfpc_i0_r) @[dec_tlu_ctl.scala 2314:129] + node _T_1146 = eq(mhpme_vec[0], UInt<6>("h02a")) @[dec_tlu_ctl.scala 2315:34] + node _T_1147 = bits(_T_1146, 0, 0) @[dec_tlu_ctl.scala 2315:62] + node _T_1148 = eq(mhpme_vec[0], UInt<6>("h02b")) @[dec_tlu_ctl.scala 2316:34] + node _T_1149 = bits(_T_1148, 0, 0) @[dec_tlu_ctl.scala 2316:62] + node _T_1150 = eq(mhpme_vec[0], UInt<6>("h02c")) @[dec_tlu_ctl.scala 2317:34] + node _T_1151 = bits(_T_1150, 0, 0) @[dec_tlu_ctl.scala 2317:62] + node _T_1152 = eq(mhpme_vec[0], UInt<6>("h02d")) @[dec_tlu_ctl.scala 2318:34] + node _T_1153 = bits(_T_1152, 0, 0) @[dec_tlu_ctl.scala 2318:62] + node _T_1154 = eq(mhpme_vec[0], UInt<6>("h02e")) @[dec_tlu_ctl.scala 2319:34] + node _T_1155 = bits(_T_1154, 0, 0) @[dec_tlu_ctl.scala 2319:62] + node _T_1156 = eq(mhpme_vec[0], UInt<6>("h02f")) @[dec_tlu_ctl.scala 2320:34] + node _T_1157 = bits(_T_1156, 0, 0) @[dec_tlu_ctl.scala 2320:62] + node _T_1158 = eq(mhpme_vec[0], UInt<6>("h030")) @[dec_tlu_ctl.scala 2321:34] + node _T_1159 = bits(_T_1158, 0, 0) @[dec_tlu_ctl.scala 2321:62] + node _T_1160 = eq(mhpme_vec[0], UInt<6>("h031")) @[dec_tlu_ctl.scala 2322:34] + node _T_1161 = bits(_T_1160, 0, 0) @[dec_tlu_ctl.scala 2322:62] + node _T_1162 = dshr(io.mstatus, UInt<1>("h00")) @[dec_tlu_ctl.scala 2322:84] + node _T_1163 = bits(_T_1162, 0, 0) @[dec_tlu_ctl.scala 2322:84] + node _T_1164 = not(_T_1163) @[dec_tlu_ctl.scala 2322:73] + node _T_1165 = eq(mhpme_vec[0], UInt<6>("h032")) @[dec_tlu_ctl.scala 2323:34] + node _T_1166 = bits(_T_1165, 0, 0) @[dec_tlu_ctl.scala 2323:62] + node _T_1167 = dshr(io.mstatus, UInt<1>("h00")) @[dec_tlu_ctl.scala 2323:84] + node _T_1168 = bits(_T_1167, 0, 0) @[dec_tlu_ctl.scala 2323:84] + node _T_1169 = not(_T_1168) @[dec_tlu_ctl.scala 2323:73] + node _T_1170 = bits(io.mip, 5, 0) @[dec_tlu_ctl.scala 2323:107] + node _T_1171 = bits(mie, 5, 0) @[dec_tlu_ctl.scala 2323:118] + node _T_1172 = and(_T_1170, _T_1171) @[dec_tlu_ctl.scala 2323:113] + node _T_1173 = orr(_T_1172) @[dec_tlu_ctl.scala 2323:125] + node _T_1174 = and(_T_1169, _T_1173) @[dec_tlu_ctl.scala 2323:98] + node _T_1175 = eq(mhpme_vec[0], UInt<6>("h036")) @[dec_tlu_ctl.scala 2324:34] + node _T_1176 = bits(_T_1175, 0, 0) @[dec_tlu_ctl.scala 2324:62] + node _T_1177 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[dec_tlu_ctl.scala 2324:91] + node _T_1178 = eq(mhpme_vec[0], UInt<6>("h037")) @[dec_tlu_ctl.scala 2325:34] + node _T_1179 = bits(_T_1178, 0, 0) @[dec_tlu_ctl.scala 2325:62] + node _T_1180 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[dec_tlu_ctl.scala 2325:94] + node _T_1181 = eq(mhpme_vec[0], UInt<6>("h038")) @[dec_tlu_ctl.scala 2326:34] + node _T_1182 = bits(_T_1181, 0, 0) @[dec_tlu_ctl.scala 2326:62] + node _T_1183 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[dec_tlu_ctl.scala 2326:94] + node _T_1184 = eq(mhpme_vec[0], UInt<10>("h0200")) @[dec_tlu_ctl.scala 2328:34] + node _T_1185 = bits(_T_1184, 0, 0) @[dec_tlu_ctl.scala 2328:62] + node _T_1186 = eq(mhpme_vec[0], UInt<10>("h0201")) @[dec_tlu_ctl.scala 2329:34] + node _T_1187 = bits(_T_1186, 0, 0) @[dec_tlu_ctl.scala 2329:62] + node _T_1188 = eq(mhpme_vec[0], UInt<10>("h0202")) @[dec_tlu_ctl.scala 2330:34] + node _T_1189 = bits(_T_1188, 0, 0) @[dec_tlu_ctl.scala 2330:62] + node _T_1190 = eq(mhpme_vec[0], UInt<10>("h0203")) @[dec_tlu_ctl.scala 2331:34] + node _T_1191 = bits(_T_1190, 0, 0) @[dec_tlu_ctl.scala 2331:62] + node _T_1192 = eq(mhpme_vec[0], UInt<10>("h0204")) @[dec_tlu_ctl.scala 2332:34] + node _T_1193 = bits(_T_1192, 0, 0) @[dec_tlu_ctl.scala 2332:62] + node _T_1194 = mux(_T_1028, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1195 = mux(_T_1030, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1196 = mux(_T_1032, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1197 = mux(_T_1034, _T_1036, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1198 = mux(_T_1038, _T_1042, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1199 = mux(_T_1044, _T_1047, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1200 = mux(_T_1049, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1201 = mux(_T_1051, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1202 = mux(_T_1053, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1203 = mux(_T_1055, _T_1056, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1204 = mux(_T_1058, _T_1059, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1205 = mux(_T_1061, _T_1062, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1206 = mux(_T_1064, _T_1065, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1207 = mux(_T_1067, _T_1069, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1208 = mux(_T_1071, _T_1074, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1209 = mux(_T_1076, _T_1077, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1210 = mux(_T_1079, _T_1080, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1211 = mux(_T_1082, _T_1083, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1212 = mux(_T_1085, _T_1086, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1213 = mux(_T_1088, _T_1089, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1214 = mux(_T_1091, _T_1092, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1215 = mux(_T_1094, _T_1095, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1216 = mux(_T_1097, _T_1098, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1217 = mux(_T_1100, _T_1101, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1218 = mux(_T_1103, _T_1106, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1219 = mux(_T_1108, _T_1109, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1220 = mux(_T_1111, _T_1112, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1221 = mux(_T_1114, _T_1115, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1222 = mux(_T_1117, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1223 = mux(_T_1119, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1224 = mux(_T_1121, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1225 = mux(_T_1123, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1226 = mux(_T_1125, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1227 = mux(_T_1127, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1228 = mux(_T_1129, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1229 = mux(_T_1131, _T_1133, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1230 = mux(_T_1135, _T_1137, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1231 = mux(_T_1139, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1232 = mux(_T_1141, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1233 = mux(_T_1143, _T_1145, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1234 = mux(_T_1147, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1235 = mux(_T_1149, io.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1236 = mux(_T_1151, io.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1237 = mux(_T_1153, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1238 = mux(_T_1155, io.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1239 = mux(_T_1157, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1240 = mux(_T_1159, io.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1241 = mux(_T_1161, _T_1164, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1242 = mux(_T_1166, _T_1174, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1243 = mux(_T_1176, _T_1177, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1244 = mux(_T_1179, _T_1180, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1245 = mux(_T_1182, _T_1183, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1246 = mux(_T_1185, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1247 = mux(_T_1187, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1248 = mux(_T_1189, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1249 = mux(_T_1191, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1250 = mux(_T_1193, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1251 = or(_T_1194, _T_1195) @[Mux.scala 27:72] node _T_1252 = or(_T_1251, _T_1196) @[Mux.scala 27:72] node _T_1253 = or(_T_1252, _T_1197) @[Mux.scala 27:72] node _T_1254 = or(_T_1253, _T_1198) @[Mux.scala 27:72] @@ -74695,238 +74695,238 @@ circuit quasar_wrapper : node _T_1303 = or(_T_1302, _T_1247) @[Mux.scala 27:72] node _T_1304 = or(_T_1303, _T_1248) @[Mux.scala 27:72] node _T_1305 = or(_T_1304, _T_1249) @[Mux.scala 27:72] - wire _T_1306 : UInt<1> @[Mux.scala 27:72] - _T_1306 <= _T_1305 @[Mux.scala 27:72] - node _T_1307 = and(_T_1025, _T_1306) @[dec_tlu_ctl.scala 2274:44] - mhpmc_inc_r[0] <= _T_1307 @[dec_tlu_ctl.scala 2274:19] - node _T_1308 = bits(mcountinhibit, 4, 4) @[dec_tlu_ctl.scala 2274:38] - node _T_1309 = not(_T_1308) @[dec_tlu_ctl.scala 2274:24] - node _T_1310 = eq(mhpme_vec[1], UInt<1>("h01")) @[dec_tlu_ctl.scala 2275:34] - node _T_1311 = bits(_T_1310, 0, 0) @[dec_tlu_ctl.scala 2275:62] - node _T_1312 = eq(mhpme_vec[1], UInt<2>("h02")) @[dec_tlu_ctl.scala 2276:34] - node _T_1313 = bits(_T_1312, 0, 0) @[dec_tlu_ctl.scala 2276:62] - node _T_1314 = eq(mhpme_vec[1], UInt<2>("h03")) @[dec_tlu_ctl.scala 2277:34] - node _T_1315 = bits(_T_1314, 0, 0) @[dec_tlu_ctl.scala 2277:62] - node _T_1316 = eq(mhpme_vec[1], UInt<3>("h04")) @[dec_tlu_ctl.scala 2278:34] - node _T_1317 = bits(_T_1316, 0, 0) @[dec_tlu_ctl.scala 2278:62] - node _T_1318 = not(io.illegal_r) @[dec_tlu_ctl.scala 2278:96] - node _T_1319 = and(io.tlu_i0_commit_cmt, _T_1318) @[dec_tlu_ctl.scala 2278:94] - node _T_1320 = eq(mhpme_vec[1], UInt<3>("h05")) @[dec_tlu_ctl.scala 2279:34] - node _T_1321 = bits(_T_1320, 0, 0) @[dec_tlu_ctl.scala 2279:62] - node _T_1322 = not(io.exu_pmu_i0_pc4) @[dec_tlu_ctl.scala 2279:96] - node _T_1323 = and(io.tlu_i0_commit_cmt, _T_1322) @[dec_tlu_ctl.scala 2279:94] - node _T_1324 = not(io.illegal_r) @[dec_tlu_ctl.scala 2279:117] - node _T_1325 = and(_T_1323, _T_1324) @[dec_tlu_ctl.scala 2279:115] - node _T_1326 = eq(mhpme_vec[1], UInt<3>("h06")) @[dec_tlu_ctl.scala 2280:34] - node _T_1327 = bits(_T_1326, 0, 0) @[dec_tlu_ctl.scala 2280:62] - node _T_1328 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[dec_tlu_ctl.scala 2280:94] - node _T_1329 = not(io.illegal_r) @[dec_tlu_ctl.scala 2280:117] - node _T_1330 = and(_T_1328, _T_1329) @[dec_tlu_ctl.scala 2280:115] - node _T_1331 = eq(mhpme_vec[1], UInt<3>("h07")) @[dec_tlu_ctl.scala 2281:34] - node _T_1332 = bits(_T_1331, 0, 0) @[dec_tlu_ctl.scala 2281:62] - node _T_1333 = eq(mhpme_vec[1], UInt<4>("h08")) @[dec_tlu_ctl.scala 2282:34] - node _T_1334 = bits(_T_1333, 0, 0) @[dec_tlu_ctl.scala 2282:62] - node _T_1335 = eq(mhpme_vec[1], UInt<5>("h01e")) @[dec_tlu_ctl.scala 2283:34] - node _T_1336 = bits(_T_1335, 0, 0) @[dec_tlu_ctl.scala 2283:62] - node _T_1337 = eq(mhpme_vec[1], UInt<4>("h09")) @[dec_tlu_ctl.scala 2284:34] - node _T_1338 = bits(_T_1337, 0, 0) @[dec_tlu_ctl.scala 2284:62] - node _T_1339 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[dec_tlu_ctl.scala 2284:91] - node _T_1340 = eq(mhpme_vec[1], UInt<4>("h0a")) @[dec_tlu_ctl.scala 2285:34] - node _T_1341 = bits(_T_1340, 0, 0) @[dec_tlu_ctl.scala 2285:62] - node _T_1342 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2285:105] - node _T_1343 = eq(mhpme_vec[1], UInt<4>("h0b")) @[dec_tlu_ctl.scala 2286:34] - node _T_1344 = bits(_T_1343, 0, 0) @[dec_tlu_ctl.scala 2286:62] - node _T_1345 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[dec_tlu_ctl.scala 2286:91] - node _T_1346 = eq(mhpme_vec[1], UInt<4>("h0c")) @[dec_tlu_ctl.scala 2287:34] - node _T_1347 = bits(_T_1346, 0, 0) @[dec_tlu_ctl.scala 2287:62] - node _T_1348 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[dec_tlu_ctl.scala 2287:91] - node _T_1349 = eq(mhpme_vec[1], UInt<4>("h0d")) @[dec_tlu_ctl.scala 2288:34] - node _T_1350 = bits(_T_1349, 0, 0) @[dec_tlu_ctl.scala 2288:62] - node _T_1351 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[dec_tlu_ctl.scala 2288:91] - node _T_1352 = and(_T_1351, io.dec_tlu_packet_r.pmu_lsu_misaligned) @[dec_tlu_ctl.scala 2288:100] - node _T_1353 = eq(mhpme_vec[1], UInt<4>("h0e")) @[dec_tlu_ctl.scala 2289:34] - node _T_1354 = bits(_T_1353, 0, 0) @[dec_tlu_ctl.scala 2289:62] - node _T_1355 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[dec_tlu_ctl.scala 2289:91] - node _T_1356 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[dec_tlu_ctl.scala 2289:142] - node _T_1357 = and(_T_1355, _T_1356) @[dec_tlu_ctl.scala 2289:101] - node _T_1358 = eq(mhpme_vec[1], UInt<4>("h0f")) @[dec_tlu_ctl.scala 2290:34] - node _T_1359 = bits(_T_1358, 0, 0) @[dec_tlu_ctl.scala 2290:59] - node _T_1360 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[dec_tlu_ctl.scala 2290:89] - node _T_1361 = eq(mhpme_vec[1], UInt<5>("h010")) @[dec_tlu_ctl.scala 2291:34] - node _T_1362 = bits(_T_1361, 0, 0) @[dec_tlu_ctl.scala 2291:59] - node _T_1363 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[dec_tlu_ctl.scala 2291:89] - node _T_1364 = eq(mhpme_vec[1], UInt<5>("h012")) @[dec_tlu_ctl.scala 2292:34] - node _T_1365 = bits(_T_1364, 0, 0) @[dec_tlu_ctl.scala 2292:59] - node _T_1366 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[dec_tlu_ctl.scala 2292:89] - node _T_1367 = eq(mhpme_vec[1], UInt<5>("h011")) @[dec_tlu_ctl.scala 2293:34] - node _T_1368 = bits(_T_1367, 0, 0) @[dec_tlu_ctl.scala 2293:59] - node _T_1369 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[dec_tlu_ctl.scala 2293:89] - node _T_1370 = eq(mhpme_vec[1], UInt<5>("h013")) @[dec_tlu_ctl.scala 2294:34] - node _T_1371 = bits(_T_1370, 0, 0) @[dec_tlu_ctl.scala 2294:59] - node _T_1372 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[dec_tlu_ctl.scala 2294:89] - node _T_1373 = eq(mhpme_vec[1], UInt<5>("h014")) @[dec_tlu_ctl.scala 2295:34] - node _T_1374 = bits(_T_1373, 0, 0) @[dec_tlu_ctl.scala 2295:59] - node _T_1375 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[dec_tlu_ctl.scala 2295:89] - node _T_1376 = eq(mhpme_vec[1], UInt<5>("h015")) @[dec_tlu_ctl.scala 2296:34] - node _T_1377 = bits(_T_1376, 0, 0) @[dec_tlu_ctl.scala 2296:59] - node _T_1378 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[dec_tlu_ctl.scala 2296:89] - node _T_1379 = eq(mhpme_vec[1], UInt<5>("h016")) @[dec_tlu_ctl.scala 2297:34] - node _T_1380 = bits(_T_1379, 0, 0) @[dec_tlu_ctl.scala 2297:59] - node _T_1381 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[dec_tlu_ctl.scala 2297:89] - node _T_1382 = eq(mhpme_vec[1], UInt<5>("h017")) @[dec_tlu_ctl.scala 2298:34] - node _T_1383 = bits(_T_1382, 0, 0) @[dec_tlu_ctl.scala 2298:59] - node _T_1384 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[dec_tlu_ctl.scala 2298:89] - node _T_1385 = eq(mhpme_vec[1], UInt<5>("h018")) @[dec_tlu_ctl.scala 2299:34] - node _T_1386 = bits(_T_1385, 0, 0) @[dec_tlu_ctl.scala 2299:59] - node _T_1387 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[dec_tlu_ctl.scala 2299:89] - node _T_1388 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[dec_tlu_ctl.scala 2299:122] - node _T_1389 = or(_T_1387, _T_1388) @[dec_tlu_ctl.scala 2299:101] - node _T_1390 = eq(mhpme_vec[1], UInt<5>("h019")) @[dec_tlu_ctl.scala 2300:34] - node _T_1391 = bits(_T_1390, 0, 0) @[dec_tlu_ctl.scala 2300:62] - node _T_1392 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2300:95] - node _T_1393 = eq(mhpme_vec[1], UInt<5>("h01a")) @[dec_tlu_ctl.scala 2301:34] - node _T_1394 = bits(_T_1393, 0, 0) @[dec_tlu_ctl.scala 2301:62] - node _T_1395 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2301:97] - node _T_1396 = eq(mhpme_vec[1], UInt<5>("h01b")) @[dec_tlu_ctl.scala 2302:34] - node _T_1397 = bits(_T_1396, 0, 0) @[dec_tlu_ctl.scala 2302:62] - node _T_1398 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2302:110] - node _T_1399 = eq(mhpme_vec[1], UInt<5>("h01c")) @[dec_tlu_ctl.scala 2303:34] - node _T_1400 = bits(_T_1399, 0, 0) @[dec_tlu_ctl.scala 2303:62] - node _T_1401 = eq(mhpme_vec[1], UInt<5>("h01e")) @[dec_tlu_ctl.scala 2304:34] - node _T_1402 = bits(_T_1401, 0, 0) @[dec_tlu_ctl.scala 2304:62] - node _T_1403 = eq(mhpme_vec[1], UInt<5>("h01f")) @[dec_tlu_ctl.scala 2305:34] - node _T_1404 = bits(_T_1403, 0, 0) @[dec_tlu_ctl.scala 2305:62] - node _T_1405 = eq(mhpme_vec[1], UInt<6>("h020")) @[dec_tlu_ctl.scala 2306:34] - node _T_1406 = bits(_T_1405, 0, 0) @[dec_tlu_ctl.scala 2306:62] - node _T_1407 = eq(mhpme_vec[1], UInt<6>("h022")) @[dec_tlu_ctl.scala 2307:34] - node _T_1408 = bits(_T_1407, 0, 0) @[dec_tlu_ctl.scala 2307:62] - node _T_1409 = eq(mhpme_vec[1], UInt<6>("h023")) @[dec_tlu_ctl.scala 2308:34] - node _T_1410 = bits(_T_1409, 0, 0) @[dec_tlu_ctl.scala 2308:62] - node _T_1411 = eq(mhpme_vec[1], UInt<6>("h024")) @[dec_tlu_ctl.scala 2309:34] - node _T_1412 = bits(_T_1411, 0, 0) @[dec_tlu_ctl.scala 2309:62] - node _T_1413 = eq(mhpme_vec[1], UInt<6>("h025")) @[dec_tlu_ctl.scala 2310:34] - node _T_1414 = bits(_T_1413, 0, 0) @[dec_tlu_ctl.scala 2310:62] - node _T_1415 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[dec_tlu_ctl.scala 2310:98] - node _T_1416 = or(_T_1415, io.lsu_exc_valid_r) @[dec_tlu_ctl.scala 2310:120] - node _T_1417 = eq(mhpme_vec[1], UInt<6>("h026")) @[dec_tlu_ctl.scala 2311:34] - node _T_1418 = bits(_T_1417, 0, 0) @[dec_tlu_ctl.scala 2311:62] - node _T_1419 = or(io.take_timer_int, io.take_int_timer0_int) @[dec_tlu_ctl.scala 2311:92] - node _T_1420 = or(_T_1419, io.take_int_timer1_int) @[dec_tlu_ctl.scala 2311:117] - node _T_1421 = eq(mhpme_vec[1], UInt<6>("h027")) @[dec_tlu_ctl.scala 2312:34] - node _T_1422 = bits(_T_1421, 0, 0) @[dec_tlu_ctl.scala 2312:62] - node _T_1423 = eq(mhpme_vec[1], UInt<6>("h028")) @[dec_tlu_ctl.scala 2313:34] - node _T_1424 = bits(_T_1423, 0, 0) @[dec_tlu_ctl.scala 2313:62] - node _T_1425 = eq(mhpme_vec[1], UInt<6>("h029")) @[dec_tlu_ctl.scala 2314:34] - node _T_1426 = bits(_T_1425, 0, 0) @[dec_tlu_ctl.scala 2314:62] - node _T_1427 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[dec_tlu_ctl.scala 2314:97] - node _T_1428 = and(_T_1427, io.rfpc_i0_r) @[dec_tlu_ctl.scala 2314:129] - node _T_1429 = eq(mhpme_vec[1], UInt<6>("h02a")) @[dec_tlu_ctl.scala 2315:34] - node _T_1430 = bits(_T_1429, 0, 0) @[dec_tlu_ctl.scala 2315:62] - node _T_1431 = eq(mhpme_vec[1], UInt<6>("h02b")) @[dec_tlu_ctl.scala 2316:34] - node _T_1432 = bits(_T_1431, 0, 0) @[dec_tlu_ctl.scala 2316:62] - node _T_1433 = eq(mhpme_vec[1], UInt<6>("h02c")) @[dec_tlu_ctl.scala 2317:34] - node _T_1434 = bits(_T_1433, 0, 0) @[dec_tlu_ctl.scala 2317:62] - node _T_1435 = eq(mhpme_vec[1], UInt<6>("h02d")) @[dec_tlu_ctl.scala 2318:34] - node _T_1436 = bits(_T_1435, 0, 0) @[dec_tlu_ctl.scala 2318:62] - node _T_1437 = eq(mhpme_vec[1], UInt<6>("h02e")) @[dec_tlu_ctl.scala 2319:34] - node _T_1438 = bits(_T_1437, 0, 0) @[dec_tlu_ctl.scala 2319:62] - node _T_1439 = eq(mhpme_vec[1], UInt<6>("h02f")) @[dec_tlu_ctl.scala 2320:34] - node _T_1440 = bits(_T_1439, 0, 0) @[dec_tlu_ctl.scala 2320:62] - node _T_1441 = eq(mhpme_vec[1], UInt<6>("h030")) @[dec_tlu_ctl.scala 2321:34] - node _T_1442 = bits(_T_1441, 0, 0) @[dec_tlu_ctl.scala 2321:62] - node _T_1443 = eq(mhpme_vec[1], UInt<6>("h031")) @[dec_tlu_ctl.scala 2322:34] - node _T_1444 = bits(_T_1443, 0, 0) @[dec_tlu_ctl.scala 2322:62] - node _T_1445 = dshr(io.mstatus, UInt<1>("h00")) @[dec_tlu_ctl.scala 2322:84] - node _T_1446 = bits(_T_1445, 0, 0) @[dec_tlu_ctl.scala 2322:84] - node _T_1447 = not(_T_1446) @[dec_tlu_ctl.scala 2322:73] - node _T_1448 = eq(mhpme_vec[1], UInt<6>("h032")) @[dec_tlu_ctl.scala 2323:34] - node _T_1449 = bits(_T_1448, 0, 0) @[dec_tlu_ctl.scala 2323:62] - node _T_1450 = dshr(io.mstatus, UInt<1>("h00")) @[dec_tlu_ctl.scala 2323:84] - node _T_1451 = bits(_T_1450, 0, 0) @[dec_tlu_ctl.scala 2323:84] - node _T_1452 = not(_T_1451) @[dec_tlu_ctl.scala 2323:73] - node _T_1453 = bits(io.mip, 5, 0) @[dec_tlu_ctl.scala 2323:107] - node _T_1454 = bits(mie, 5, 0) @[dec_tlu_ctl.scala 2323:118] - node _T_1455 = and(_T_1453, _T_1454) @[dec_tlu_ctl.scala 2323:113] - node _T_1456 = orr(_T_1455) @[dec_tlu_ctl.scala 2323:125] - node _T_1457 = and(_T_1452, _T_1456) @[dec_tlu_ctl.scala 2323:98] - node _T_1458 = eq(mhpme_vec[1], UInt<6>("h036")) @[dec_tlu_ctl.scala 2324:34] - node _T_1459 = bits(_T_1458, 0, 0) @[dec_tlu_ctl.scala 2324:62] - node _T_1460 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[dec_tlu_ctl.scala 2324:91] - node _T_1461 = eq(mhpme_vec[1], UInt<6>("h037")) @[dec_tlu_ctl.scala 2325:34] - node _T_1462 = bits(_T_1461, 0, 0) @[dec_tlu_ctl.scala 2325:62] - node _T_1463 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[dec_tlu_ctl.scala 2325:94] - node _T_1464 = eq(mhpme_vec[1], UInt<6>("h038")) @[dec_tlu_ctl.scala 2326:34] - node _T_1465 = bits(_T_1464, 0, 0) @[dec_tlu_ctl.scala 2326:62] - node _T_1466 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[dec_tlu_ctl.scala 2326:94] - node _T_1467 = eq(mhpme_vec[1], UInt<10>("h0200")) @[dec_tlu_ctl.scala 2328:34] - node _T_1468 = bits(_T_1467, 0, 0) @[dec_tlu_ctl.scala 2328:62] - node _T_1469 = eq(mhpme_vec[1], UInt<10>("h0201")) @[dec_tlu_ctl.scala 2329:34] - node _T_1470 = bits(_T_1469, 0, 0) @[dec_tlu_ctl.scala 2329:62] - node _T_1471 = eq(mhpme_vec[1], UInt<10>("h0202")) @[dec_tlu_ctl.scala 2330:34] - node _T_1472 = bits(_T_1471, 0, 0) @[dec_tlu_ctl.scala 2330:62] - node _T_1473 = eq(mhpme_vec[1], UInt<10>("h0203")) @[dec_tlu_ctl.scala 2331:34] - node _T_1474 = bits(_T_1473, 0, 0) @[dec_tlu_ctl.scala 2331:62] - node _T_1475 = eq(mhpme_vec[1], UInt<10>("h0204")) @[dec_tlu_ctl.scala 2332:34] - node _T_1476 = bits(_T_1475, 0, 0) @[dec_tlu_ctl.scala 2332:62] - node _T_1477 = mux(_T_1311, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1478 = mux(_T_1313, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1479 = mux(_T_1315, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1480 = mux(_T_1317, _T_1319, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1481 = mux(_T_1321, _T_1325, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1482 = mux(_T_1327, _T_1330, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1483 = mux(_T_1332, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1484 = mux(_T_1334, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1485 = mux(_T_1336, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1486 = mux(_T_1338, _T_1339, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1487 = mux(_T_1341, _T_1342, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1488 = mux(_T_1344, _T_1345, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1489 = mux(_T_1347, _T_1348, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1490 = mux(_T_1350, _T_1352, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1491 = mux(_T_1354, _T_1357, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1492 = mux(_T_1359, _T_1360, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1493 = mux(_T_1362, _T_1363, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1494 = mux(_T_1365, _T_1366, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1495 = mux(_T_1368, _T_1369, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1496 = mux(_T_1371, _T_1372, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1497 = mux(_T_1374, _T_1375, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1498 = mux(_T_1377, _T_1378, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1499 = mux(_T_1380, _T_1381, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1500 = mux(_T_1383, _T_1384, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1501 = mux(_T_1386, _T_1389, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1502 = mux(_T_1391, _T_1392, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1503 = mux(_T_1394, _T_1395, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1504 = mux(_T_1397, _T_1398, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1505 = mux(_T_1400, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1506 = mux(_T_1402, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1507 = mux(_T_1404, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1508 = mux(_T_1406, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1509 = mux(_T_1408, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1510 = mux(_T_1410, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1511 = mux(_T_1412, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1512 = mux(_T_1414, _T_1416, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1513 = mux(_T_1418, _T_1420, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1514 = mux(_T_1422, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1515 = mux(_T_1424, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1516 = mux(_T_1426, _T_1428, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1517 = mux(_T_1430, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1518 = mux(_T_1432, io.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1519 = mux(_T_1434, io.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1520 = mux(_T_1436, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1521 = mux(_T_1438, io.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1522 = mux(_T_1440, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1523 = mux(_T_1442, io.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1524 = mux(_T_1444, _T_1447, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1525 = mux(_T_1449, _T_1457, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1526 = mux(_T_1459, _T_1460, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1527 = mux(_T_1462, _T_1463, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1528 = mux(_T_1465, _T_1466, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1529 = mux(_T_1468, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1530 = mux(_T_1470, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1531 = mux(_T_1472, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1532 = mux(_T_1474, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1533 = mux(_T_1476, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1534 = or(_T_1477, _T_1478) @[Mux.scala 27:72] - node _T_1535 = or(_T_1534, _T_1479) @[Mux.scala 27:72] + node _T_1306 = or(_T_1305, _T_1250) @[Mux.scala 27:72] + wire _T_1307 : UInt<1> @[Mux.scala 27:72] + _T_1307 <= _T_1306 @[Mux.scala 27:72] + node _T_1308 = and(_T_1026, _T_1307) @[dec_tlu_ctl.scala 2274:44] + mhpmc_inc_r[0] <= _T_1308 @[dec_tlu_ctl.scala 2274:19] + node _T_1309 = bits(mcountinhibit, 4, 4) @[dec_tlu_ctl.scala 2274:38] + node _T_1310 = not(_T_1309) @[dec_tlu_ctl.scala 2274:24] + node _T_1311 = eq(mhpme_vec[1], UInt<1>("h01")) @[dec_tlu_ctl.scala 2275:34] + node _T_1312 = bits(_T_1311, 0, 0) @[dec_tlu_ctl.scala 2275:62] + node _T_1313 = eq(mhpme_vec[1], UInt<2>("h02")) @[dec_tlu_ctl.scala 2276:34] + node _T_1314 = bits(_T_1313, 0, 0) @[dec_tlu_ctl.scala 2276:62] + node _T_1315 = eq(mhpme_vec[1], UInt<2>("h03")) @[dec_tlu_ctl.scala 2277:34] + node _T_1316 = bits(_T_1315, 0, 0) @[dec_tlu_ctl.scala 2277:62] + node _T_1317 = eq(mhpme_vec[1], UInt<3>("h04")) @[dec_tlu_ctl.scala 2278:34] + node _T_1318 = bits(_T_1317, 0, 0) @[dec_tlu_ctl.scala 2278:62] + node _T_1319 = not(io.illegal_r) @[dec_tlu_ctl.scala 2278:96] + node _T_1320 = and(io.tlu_i0_commit_cmt, _T_1319) @[dec_tlu_ctl.scala 2278:94] + node _T_1321 = eq(mhpme_vec[1], UInt<3>("h05")) @[dec_tlu_ctl.scala 2279:34] + node _T_1322 = bits(_T_1321, 0, 0) @[dec_tlu_ctl.scala 2279:62] + node _T_1323 = not(io.exu_pmu_i0_pc4) @[dec_tlu_ctl.scala 2279:96] + node _T_1324 = and(io.tlu_i0_commit_cmt, _T_1323) @[dec_tlu_ctl.scala 2279:94] + node _T_1325 = not(io.illegal_r) @[dec_tlu_ctl.scala 2279:117] + node _T_1326 = and(_T_1324, _T_1325) @[dec_tlu_ctl.scala 2279:115] + node _T_1327 = eq(mhpme_vec[1], UInt<3>("h06")) @[dec_tlu_ctl.scala 2280:34] + node _T_1328 = bits(_T_1327, 0, 0) @[dec_tlu_ctl.scala 2280:62] + node _T_1329 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[dec_tlu_ctl.scala 2280:94] + node _T_1330 = not(io.illegal_r) @[dec_tlu_ctl.scala 2280:117] + node _T_1331 = and(_T_1329, _T_1330) @[dec_tlu_ctl.scala 2280:115] + node _T_1332 = eq(mhpme_vec[1], UInt<3>("h07")) @[dec_tlu_ctl.scala 2281:34] + node _T_1333 = bits(_T_1332, 0, 0) @[dec_tlu_ctl.scala 2281:62] + node _T_1334 = eq(mhpme_vec[1], UInt<4>("h08")) @[dec_tlu_ctl.scala 2282:34] + node _T_1335 = bits(_T_1334, 0, 0) @[dec_tlu_ctl.scala 2282:62] + node _T_1336 = eq(mhpme_vec[1], UInt<5>("h01e")) @[dec_tlu_ctl.scala 2283:34] + node _T_1337 = bits(_T_1336, 0, 0) @[dec_tlu_ctl.scala 2283:62] + node _T_1338 = eq(mhpme_vec[1], UInt<4>("h09")) @[dec_tlu_ctl.scala 2284:34] + node _T_1339 = bits(_T_1338, 0, 0) @[dec_tlu_ctl.scala 2284:62] + node _T_1340 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[dec_tlu_ctl.scala 2284:91] + node _T_1341 = eq(mhpme_vec[1], UInt<4>("h0a")) @[dec_tlu_ctl.scala 2285:34] + node _T_1342 = bits(_T_1341, 0, 0) @[dec_tlu_ctl.scala 2285:62] + node _T_1343 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2285:105] + node _T_1344 = eq(mhpme_vec[1], UInt<4>("h0b")) @[dec_tlu_ctl.scala 2286:34] + node _T_1345 = bits(_T_1344, 0, 0) @[dec_tlu_ctl.scala 2286:62] + node _T_1346 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[dec_tlu_ctl.scala 2286:91] + node _T_1347 = eq(mhpme_vec[1], UInt<4>("h0c")) @[dec_tlu_ctl.scala 2287:34] + node _T_1348 = bits(_T_1347, 0, 0) @[dec_tlu_ctl.scala 2287:62] + node _T_1349 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[dec_tlu_ctl.scala 2287:91] + node _T_1350 = eq(mhpme_vec[1], UInt<4>("h0d")) @[dec_tlu_ctl.scala 2288:34] + node _T_1351 = bits(_T_1350, 0, 0) @[dec_tlu_ctl.scala 2288:62] + node _T_1352 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[dec_tlu_ctl.scala 2288:91] + node _T_1353 = and(_T_1352, io.dec_tlu_packet_r.pmu_lsu_misaligned) @[dec_tlu_ctl.scala 2288:100] + node _T_1354 = eq(mhpme_vec[1], UInt<4>("h0e")) @[dec_tlu_ctl.scala 2289:34] + node _T_1355 = bits(_T_1354, 0, 0) @[dec_tlu_ctl.scala 2289:62] + node _T_1356 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[dec_tlu_ctl.scala 2289:91] + node _T_1357 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[dec_tlu_ctl.scala 2289:142] + node _T_1358 = and(_T_1356, _T_1357) @[dec_tlu_ctl.scala 2289:101] + node _T_1359 = eq(mhpme_vec[1], UInt<4>("h0f")) @[dec_tlu_ctl.scala 2290:34] + node _T_1360 = bits(_T_1359, 0, 0) @[dec_tlu_ctl.scala 2290:59] + node _T_1361 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[dec_tlu_ctl.scala 2290:89] + node _T_1362 = eq(mhpme_vec[1], UInt<5>("h010")) @[dec_tlu_ctl.scala 2291:34] + node _T_1363 = bits(_T_1362, 0, 0) @[dec_tlu_ctl.scala 2291:59] + node _T_1364 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[dec_tlu_ctl.scala 2291:89] + node _T_1365 = eq(mhpme_vec[1], UInt<5>("h012")) @[dec_tlu_ctl.scala 2292:34] + node _T_1366 = bits(_T_1365, 0, 0) @[dec_tlu_ctl.scala 2292:59] + node _T_1367 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[dec_tlu_ctl.scala 2292:89] + node _T_1368 = eq(mhpme_vec[1], UInt<5>("h011")) @[dec_tlu_ctl.scala 2293:34] + node _T_1369 = bits(_T_1368, 0, 0) @[dec_tlu_ctl.scala 2293:59] + node _T_1370 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[dec_tlu_ctl.scala 2293:89] + node _T_1371 = eq(mhpme_vec[1], UInt<5>("h013")) @[dec_tlu_ctl.scala 2294:34] + node _T_1372 = bits(_T_1371, 0, 0) @[dec_tlu_ctl.scala 2294:59] + node _T_1373 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[dec_tlu_ctl.scala 2294:89] + node _T_1374 = eq(mhpme_vec[1], UInt<5>("h014")) @[dec_tlu_ctl.scala 2295:34] + node _T_1375 = bits(_T_1374, 0, 0) @[dec_tlu_ctl.scala 2295:59] + node _T_1376 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[dec_tlu_ctl.scala 2295:89] + node _T_1377 = eq(mhpme_vec[1], UInt<5>("h015")) @[dec_tlu_ctl.scala 2296:34] + node _T_1378 = bits(_T_1377, 0, 0) @[dec_tlu_ctl.scala 2296:59] + node _T_1379 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[dec_tlu_ctl.scala 2296:89] + node _T_1380 = eq(mhpme_vec[1], UInt<5>("h016")) @[dec_tlu_ctl.scala 2297:34] + node _T_1381 = bits(_T_1380, 0, 0) @[dec_tlu_ctl.scala 2297:59] + node _T_1382 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[dec_tlu_ctl.scala 2297:89] + node _T_1383 = eq(mhpme_vec[1], UInt<5>("h017")) @[dec_tlu_ctl.scala 2298:34] + node _T_1384 = bits(_T_1383, 0, 0) @[dec_tlu_ctl.scala 2298:59] + node _T_1385 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[dec_tlu_ctl.scala 2298:89] + node _T_1386 = eq(mhpme_vec[1], UInt<5>("h018")) @[dec_tlu_ctl.scala 2299:34] + node _T_1387 = bits(_T_1386, 0, 0) @[dec_tlu_ctl.scala 2299:59] + node _T_1388 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[dec_tlu_ctl.scala 2299:89] + node _T_1389 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[dec_tlu_ctl.scala 2299:122] + node _T_1390 = or(_T_1388, _T_1389) @[dec_tlu_ctl.scala 2299:101] + node _T_1391 = eq(mhpme_vec[1], UInt<5>("h019")) @[dec_tlu_ctl.scala 2300:34] + node _T_1392 = bits(_T_1391, 0, 0) @[dec_tlu_ctl.scala 2300:62] + node _T_1393 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2300:95] + node _T_1394 = eq(mhpme_vec[1], UInt<5>("h01a")) @[dec_tlu_ctl.scala 2301:34] + node _T_1395 = bits(_T_1394, 0, 0) @[dec_tlu_ctl.scala 2301:62] + node _T_1396 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2301:97] + node _T_1397 = eq(mhpme_vec[1], UInt<5>("h01b")) @[dec_tlu_ctl.scala 2302:34] + node _T_1398 = bits(_T_1397, 0, 0) @[dec_tlu_ctl.scala 2302:62] + node _T_1399 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2302:110] + node _T_1400 = eq(mhpme_vec[1], UInt<5>("h01c")) @[dec_tlu_ctl.scala 2303:34] + node _T_1401 = bits(_T_1400, 0, 0) @[dec_tlu_ctl.scala 2303:62] + node _T_1402 = eq(mhpme_vec[1], UInt<5>("h01e")) @[dec_tlu_ctl.scala 2304:34] + node _T_1403 = bits(_T_1402, 0, 0) @[dec_tlu_ctl.scala 2304:62] + node _T_1404 = eq(mhpme_vec[1], UInt<5>("h01f")) @[dec_tlu_ctl.scala 2305:34] + node _T_1405 = bits(_T_1404, 0, 0) @[dec_tlu_ctl.scala 2305:62] + node _T_1406 = eq(mhpme_vec[1], UInt<6>("h020")) @[dec_tlu_ctl.scala 2306:34] + node _T_1407 = bits(_T_1406, 0, 0) @[dec_tlu_ctl.scala 2306:62] + node _T_1408 = eq(mhpme_vec[1], UInt<6>("h022")) @[dec_tlu_ctl.scala 2307:34] + node _T_1409 = bits(_T_1408, 0, 0) @[dec_tlu_ctl.scala 2307:62] + node _T_1410 = eq(mhpme_vec[1], UInt<6>("h023")) @[dec_tlu_ctl.scala 2308:34] + node _T_1411 = bits(_T_1410, 0, 0) @[dec_tlu_ctl.scala 2308:62] + node _T_1412 = eq(mhpme_vec[1], UInt<6>("h024")) @[dec_tlu_ctl.scala 2309:34] + node _T_1413 = bits(_T_1412, 0, 0) @[dec_tlu_ctl.scala 2309:62] + node _T_1414 = eq(mhpme_vec[1], UInt<6>("h025")) @[dec_tlu_ctl.scala 2310:34] + node _T_1415 = bits(_T_1414, 0, 0) @[dec_tlu_ctl.scala 2310:62] + node _T_1416 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[dec_tlu_ctl.scala 2310:98] + node _T_1417 = or(_T_1416, io.lsu_exc_valid_r) @[dec_tlu_ctl.scala 2310:120] + node _T_1418 = eq(mhpme_vec[1], UInt<6>("h026")) @[dec_tlu_ctl.scala 2311:34] + node _T_1419 = bits(_T_1418, 0, 0) @[dec_tlu_ctl.scala 2311:62] + node _T_1420 = or(io.take_timer_int, io.take_int_timer0_int) @[dec_tlu_ctl.scala 2311:92] + node _T_1421 = or(_T_1420, io.take_int_timer1_int) @[dec_tlu_ctl.scala 2311:117] + node _T_1422 = eq(mhpme_vec[1], UInt<6>("h027")) @[dec_tlu_ctl.scala 2312:34] + node _T_1423 = bits(_T_1422, 0, 0) @[dec_tlu_ctl.scala 2312:62] + node _T_1424 = eq(mhpme_vec[1], UInt<6>("h028")) @[dec_tlu_ctl.scala 2313:34] + node _T_1425 = bits(_T_1424, 0, 0) @[dec_tlu_ctl.scala 2313:62] + node _T_1426 = eq(mhpme_vec[1], UInt<6>("h029")) @[dec_tlu_ctl.scala 2314:34] + node _T_1427 = bits(_T_1426, 0, 0) @[dec_tlu_ctl.scala 2314:62] + node _T_1428 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[dec_tlu_ctl.scala 2314:97] + node _T_1429 = and(_T_1428, io.rfpc_i0_r) @[dec_tlu_ctl.scala 2314:129] + node _T_1430 = eq(mhpme_vec[1], UInt<6>("h02a")) @[dec_tlu_ctl.scala 2315:34] + node _T_1431 = bits(_T_1430, 0, 0) @[dec_tlu_ctl.scala 2315:62] + node _T_1432 = eq(mhpme_vec[1], UInt<6>("h02b")) @[dec_tlu_ctl.scala 2316:34] + node _T_1433 = bits(_T_1432, 0, 0) @[dec_tlu_ctl.scala 2316:62] + node _T_1434 = eq(mhpme_vec[1], UInt<6>("h02c")) @[dec_tlu_ctl.scala 2317:34] + node _T_1435 = bits(_T_1434, 0, 0) @[dec_tlu_ctl.scala 2317:62] + node _T_1436 = eq(mhpme_vec[1], UInt<6>("h02d")) @[dec_tlu_ctl.scala 2318:34] + node _T_1437 = bits(_T_1436, 0, 0) @[dec_tlu_ctl.scala 2318:62] + node _T_1438 = eq(mhpme_vec[1], UInt<6>("h02e")) @[dec_tlu_ctl.scala 2319:34] + node _T_1439 = bits(_T_1438, 0, 0) @[dec_tlu_ctl.scala 2319:62] + node _T_1440 = eq(mhpme_vec[1], UInt<6>("h02f")) @[dec_tlu_ctl.scala 2320:34] + node _T_1441 = bits(_T_1440, 0, 0) @[dec_tlu_ctl.scala 2320:62] + node _T_1442 = eq(mhpme_vec[1], UInt<6>("h030")) @[dec_tlu_ctl.scala 2321:34] + node _T_1443 = bits(_T_1442, 0, 0) @[dec_tlu_ctl.scala 2321:62] + node _T_1444 = eq(mhpme_vec[1], UInt<6>("h031")) @[dec_tlu_ctl.scala 2322:34] + node _T_1445 = bits(_T_1444, 0, 0) @[dec_tlu_ctl.scala 2322:62] + node _T_1446 = dshr(io.mstatus, UInt<1>("h00")) @[dec_tlu_ctl.scala 2322:84] + node _T_1447 = bits(_T_1446, 0, 0) @[dec_tlu_ctl.scala 2322:84] + node _T_1448 = not(_T_1447) @[dec_tlu_ctl.scala 2322:73] + node _T_1449 = eq(mhpme_vec[1], UInt<6>("h032")) @[dec_tlu_ctl.scala 2323:34] + node _T_1450 = bits(_T_1449, 0, 0) @[dec_tlu_ctl.scala 2323:62] + node _T_1451 = dshr(io.mstatus, UInt<1>("h00")) @[dec_tlu_ctl.scala 2323:84] + node _T_1452 = bits(_T_1451, 0, 0) @[dec_tlu_ctl.scala 2323:84] + node _T_1453 = not(_T_1452) @[dec_tlu_ctl.scala 2323:73] + node _T_1454 = bits(io.mip, 5, 0) @[dec_tlu_ctl.scala 2323:107] + node _T_1455 = bits(mie, 5, 0) @[dec_tlu_ctl.scala 2323:118] + node _T_1456 = and(_T_1454, _T_1455) @[dec_tlu_ctl.scala 2323:113] + node _T_1457 = orr(_T_1456) @[dec_tlu_ctl.scala 2323:125] + node _T_1458 = and(_T_1453, _T_1457) @[dec_tlu_ctl.scala 2323:98] + node _T_1459 = eq(mhpme_vec[1], UInt<6>("h036")) @[dec_tlu_ctl.scala 2324:34] + node _T_1460 = bits(_T_1459, 0, 0) @[dec_tlu_ctl.scala 2324:62] + node _T_1461 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[dec_tlu_ctl.scala 2324:91] + node _T_1462 = eq(mhpme_vec[1], UInt<6>("h037")) @[dec_tlu_ctl.scala 2325:34] + node _T_1463 = bits(_T_1462, 0, 0) @[dec_tlu_ctl.scala 2325:62] + node _T_1464 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[dec_tlu_ctl.scala 2325:94] + node _T_1465 = eq(mhpme_vec[1], UInt<6>("h038")) @[dec_tlu_ctl.scala 2326:34] + node _T_1466 = bits(_T_1465, 0, 0) @[dec_tlu_ctl.scala 2326:62] + node _T_1467 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[dec_tlu_ctl.scala 2326:94] + node _T_1468 = eq(mhpme_vec[1], UInt<10>("h0200")) @[dec_tlu_ctl.scala 2328:34] + node _T_1469 = bits(_T_1468, 0, 0) @[dec_tlu_ctl.scala 2328:62] + node _T_1470 = eq(mhpme_vec[1], UInt<10>("h0201")) @[dec_tlu_ctl.scala 2329:34] + node _T_1471 = bits(_T_1470, 0, 0) @[dec_tlu_ctl.scala 2329:62] + node _T_1472 = eq(mhpme_vec[1], UInt<10>("h0202")) @[dec_tlu_ctl.scala 2330:34] + node _T_1473 = bits(_T_1472, 0, 0) @[dec_tlu_ctl.scala 2330:62] + node _T_1474 = eq(mhpme_vec[1], UInt<10>("h0203")) @[dec_tlu_ctl.scala 2331:34] + node _T_1475 = bits(_T_1474, 0, 0) @[dec_tlu_ctl.scala 2331:62] + node _T_1476 = eq(mhpme_vec[1], UInt<10>("h0204")) @[dec_tlu_ctl.scala 2332:34] + node _T_1477 = bits(_T_1476, 0, 0) @[dec_tlu_ctl.scala 2332:62] + node _T_1478 = mux(_T_1312, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1479 = mux(_T_1314, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1480 = mux(_T_1316, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1481 = mux(_T_1318, _T_1320, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1482 = mux(_T_1322, _T_1326, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1483 = mux(_T_1328, _T_1331, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1484 = mux(_T_1333, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1485 = mux(_T_1335, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1486 = mux(_T_1337, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1487 = mux(_T_1339, _T_1340, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1488 = mux(_T_1342, _T_1343, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1489 = mux(_T_1345, _T_1346, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1490 = mux(_T_1348, _T_1349, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1491 = mux(_T_1351, _T_1353, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1492 = mux(_T_1355, _T_1358, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1493 = mux(_T_1360, _T_1361, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1494 = mux(_T_1363, _T_1364, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1495 = mux(_T_1366, _T_1367, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1496 = mux(_T_1369, _T_1370, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1497 = mux(_T_1372, _T_1373, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1498 = mux(_T_1375, _T_1376, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1499 = mux(_T_1378, _T_1379, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1500 = mux(_T_1381, _T_1382, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1501 = mux(_T_1384, _T_1385, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1502 = mux(_T_1387, _T_1390, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1503 = mux(_T_1392, _T_1393, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1504 = mux(_T_1395, _T_1396, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1505 = mux(_T_1398, _T_1399, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1506 = mux(_T_1401, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1507 = mux(_T_1403, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1508 = mux(_T_1405, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1509 = mux(_T_1407, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1510 = mux(_T_1409, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1511 = mux(_T_1411, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1512 = mux(_T_1413, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1513 = mux(_T_1415, _T_1417, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1514 = mux(_T_1419, _T_1421, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1515 = mux(_T_1423, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1516 = mux(_T_1425, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1517 = mux(_T_1427, _T_1429, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1518 = mux(_T_1431, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1519 = mux(_T_1433, io.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1520 = mux(_T_1435, io.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1521 = mux(_T_1437, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1522 = mux(_T_1439, io.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1523 = mux(_T_1441, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1524 = mux(_T_1443, io.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1525 = mux(_T_1445, _T_1448, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1526 = mux(_T_1450, _T_1458, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1527 = mux(_T_1460, _T_1461, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1528 = mux(_T_1463, _T_1464, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1529 = mux(_T_1466, _T_1467, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1530 = mux(_T_1469, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1531 = mux(_T_1471, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1532 = mux(_T_1473, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1533 = mux(_T_1475, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1534 = mux(_T_1477, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1535 = or(_T_1478, _T_1479) @[Mux.scala 27:72] node _T_1536 = or(_T_1535, _T_1480) @[Mux.scala 27:72] node _T_1537 = or(_T_1536, _T_1481) @[Mux.scala 27:72] node _T_1538 = or(_T_1537, _T_1482) @[Mux.scala 27:72] @@ -74981,238 +74981,238 @@ circuit quasar_wrapper : node _T_1587 = or(_T_1586, _T_1531) @[Mux.scala 27:72] node _T_1588 = or(_T_1587, _T_1532) @[Mux.scala 27:72] node _T_1589 = or(_T_1588, _T_1533) @[Mux.scala 27:72] - wire _T_1590 : UInt<1> @[Mux.scala 27:72] - _T_1590 <= _T_1589 @[Mux.scala 27:72] - node _T_1591 = and(_T_1309, _T_1590) @[dec_tlu_ctl.scala 2274:44] - mhpmc_inc_r[1] <= _T_1591 @[dec_tlu_ctl.scala 2274:19] - node _T_1592 = bits(mcountinhibit, 5, 5) @[dec_tlu_ctl.scala 2274:38] - node _T_1593 = not(_T_1592) @[dec_tlu_ctl.scala 2274:24] - node _T_1594 = eq(mhpme_vec[2], UInt<1>("h01")) @[dec_tlu_ctl.scala 2275:34] - node _T_1595 = bits(_T_1594, 0, 0) @[dec_tlu_ctl.scala 2275:62] - node _T_1596 = eq(mhpme_vec[2], UInt<2>("h02")) @[dec_tlu_ctl.scala 2276:34] - node _T_1597 = bits(_T_1596, 0, 0) @[dec_tlu_ctl.scala 2276:62] - node _T_1598 = eq(mhpme_vec[2], UInt<2>("h03")) @[dec_tlu_ctl.scala 2277:34] - node _T_1599 = bits(_T_1598, 0, 0) @[dec_tlu_ctl.scala 2277:62] - node _T_1600 = eq(mhpme_vec[2], UInt<3>("h04")) @[dec_tlu_ctl.scala 2278:34] - node _T_1601 = bits(_T_1600, 0, 0) @[dec_tlu_ctl.scala 2278:62] - node _T_1602 = not(io.illegal_r) @[dec_tlu_ctl.scala 2278:96] - node _T_1603 = and(io.tlu_i0_commit_cmt, _T_1602) @[dec_tlu_ctl.scala 2278:94] - node _T_1604 = eq(mhpme_vec[2], UInt<3>("h05")) @[dec_tlu_ctl.scala 2279:34] - node _T_1605 = bits(_T_1604, 0, 0) @[dec_tlu_ctl.scala 2279:62] - node _T_1606 = not(io.exu_pmu_i0_pc4) @[dec_tlu_ctl.scala 2279:96] - node _T_1607 = and(io.tlu_i0_commit_cmt, _T_1606) @[dec_tlu_ctl.scala 2279:94] - node _T_1608 = not(io.illegal_r) @[dec_tlu_ctl.scala 2279:117] - node _T_1609 = and(_T_1607, _T_1608) @[dec_tlu_ctl.scala 2279:115] - node _T_1610 = eq(mhpme_vec[2], UInt<3>("h06")) @[dec_tlu_ctl.scala 2280:34] - node _T_1611 = bits(_T_1610, 0, 0) @[dec_tlu_ctl.scala 2280:62] - node _T_1612 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[dec_tlu_ctl.scala 2280:94] - node _T_1613 = not(io.illegal_r) @[dec_tlu_ctl.scala 2280:117] - node _T_1614 = and(_T_1612, _T_1613) @[dec_tlu_ctl.scala 2280:115] - node _T_1615 = eq(mhpme_vec[2], UInt<3>("h07")) @[dec_tlu_ctl.scala 2281:34] - node _T_1616 = bits(_T_1615, 0, 0) @[dec_tlu_ctl.scala 2281:62] - node _T_1617 = eq(mhpme_vec[2], UInt<4>("h08")) @[dec_tlu_ctl.scala 2282:34] - node _T_1618 = bits(_T_1617, 0, 0) @[dec_tlu_ctl.scala 2282:62] - node _T_1619 = eq(mhpme_vec[2], UInt<5>("h01e")) @[dec_tlu_ctl.scala 2283:34] - node _T_1620 = bits(_T_1619, 0, 0) @[dec_tlu_ctl.scala 2283:62] - node _T_1621 = eq(mhpme_vec[2], UInt<4>("h09")) @[dec_tlu_ctl.scala 2284:34] - node _T_1622 = bits(_T_1621, 0, 0) @[dec_tlu_ctl.scala 2284:62] - node _T_1623 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[dec_tlu_ctl.scala 2284:91] - node _T_1624 = eq(mhpme_vec[2], UInt<4>("h0a")) @[dec_tlu_ctl.scala 2285:34] - node _T_1625 = bits(_T_1624, 0, 0) @[dec_tlu_ctl.scala 2285:62] - node _T_1626 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2285:105] - node _T_1627 = eq(mhpme_vec[2], UInt<4>("h0b")) @[dec_tlu_ctl.scala 2286:34] - node _T_1628 = bits(_T_1627, 0, 0) @[dec_tlu_ctl.scala 2286:62] - node _T_1629 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[dec_tlu_ctl.scala 2286:91] - node _T_1630 = eq(mhpme_vec[2], UInt<4>("h0c")) @[dec_tlu_ctl.scala 2287:34] - node _T_1631 = bits(_T_1630, 0, 0) @[dec_tlu_ctl.scala 2287:62] - node _T_1632 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[dec_tlu_ctl.scala 2287:91] - node _T_1633 = eq(mhpme_vec[2], UInt<4>("h0d")) @[dec_tlu_ctl.scala 2288:34] - node _T_1634 = bits(_T_1633, 0, 0) @[dec_tlu_ctl.scala 2288:62] - node _T_1635 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[dec_tlu_ctl.scala 2288:91] - node _T_1636 = and(_T_1635, io.dec_tlu_packet_r.pmu_lsu_misaligned) @[dec_tlu_ctl.scala 2288:100] - node _T_1637 = eq(mhpme_vec[2], UInt<4>("h0e")) @[dec_tlu_ctl.scala 2289:34] - node _T_1638 = bits(_T_1637, 0, 0) @[dec_tlu_ctl.scala 2289:62] - node _T_1639 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[dec_tlu_ctl.scala 2289:91] - node _T_1640 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[dec_tlu_ctl.scala 2289:142] - node _T_1641 = and(_T_1639, _T_1640) @[dec_tlu_ctl.scala 2289:101] - node _T_1642 = eq(mhpme_vec[2], UInt<4>("h0f")) @[dec_tlu_ctl.scala 2290:34] - node _T_1643 = bits(_T_1642, 0, 0) @[dec_tlu_ctl.scala 2290:59] - node _T_1644 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[dec_tlu_ctl.scala 2290:89] - node _T_1645 = eq(mhpme_vec[2], UInt<5>("h010")) @[dec_tlu_ctl.scala 2291:34] - node _T_1646 = bits(_T_1645, 0, 0) @[dec_tlu_ctl.scala 2291:59] - node _T_1647 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[dec_tlu_ctl.scala 2291:89] - node _T_1648 = eq(mhpme_vec[2], UInt<5>("h012")) @[dec_tlu_ctl.scala 2292:34] - node _T_1649 = bits(_T_1648, 0, 0) @[dec_tlu_ctl.scala 2292:59] - node _T_1650 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[dec_tlu_ctl.scala 2292:89] - node _T_1651 = eq(mhpme_vec[2], UInt<5>("h011")) @[dec_tlu_ctl.scala 2293:34] - node _T_1652 = bits(_T_1651, 0, 0) @[dec_tlu_ctl.scala 2293:59] - node _T_1653 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[dec_tlu_ctl.scala 2293:89] - node _T_1654 = eq(mhpme_vec[2], UInt<5>("h013")) @[dec_tlu_ctl.scala 2294:34] - node _T_1655 = bits(_T_1654, 0, 0) @[dec_tlu_ctl.scala 2294:59] - node _T_1656 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[dec_tlu_ctl.scala 2294:89] - node _T_1657 = eq(mhpme_vec[2], UInt<5>("h014")) @[dec_tlu_ctl.scala 2295:34] - node _T_1658 = bits(_T_1657, 0, 0) @[dec_tlu_ctl.scala 2295:59] - node _T_1659 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[dec_tlu_ctl.scala 2295:89] - node _T_1660 = eq(mhpme_vec[2], UInt<5>("h015")) @[dec_tlu_ctl.scala 2296:34] - node _T_1661 = bits(_T_1660, 0, 0) @[dec_tlu_ctl.scala 2296:59] - node _T_1662 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[dec_tlu_ctl.scala 2296:89] - node _T_1663 = eq(mhpme_vec[2], UInt<5>("h016")) @[dec_tlu_ctl.scala 2297:34] - node _T_1664 = bits(_T_1663, 0, 0) @[dec_tlu_ctl.scala 2297:59] - node _T_1665 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[dec_tlu_ctl.scala 2297:89] - node _T_1666 = eq(mhpme_vec[2], UInt<5>("h017")) @[dec_tlu_ctl.scala 2298:34] - node _T_1667 = bits(_T_1666, 0, 0) @[dec_tlu_ctl.scala 2298:59] - node _T_1668 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[dec_tlu_ctl.scala 2298:89] - node _T_1669 = eq(mhpme_vec[2], UInt<5>("h018")) @[dec_tlu_ctl.scala 2299:34] - node _T_1670 = bits(_T_1669, 0, 0) @[dec_tlu_ctl.scala 2299:59] - node _T_1671 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[dec_tlu_ctl.scala 2299:89] - node _T_1672 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[dec_tlu_ctl.scala 2299:122] - node _T_1673 = or(_T_1671, _T_1672) @[dec_tlu_ctl.scala 2299:101] - node _T_1674 = eq(mhpme_vec[2], UInt<5>("h019")) @[dec_tlu_ctl.scala 2300:34] - node _T_1675 = bits(_T_1674, 0, 0) @[dec_tlu_ctl.scala 2300:62] - node _T_1676 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2300:95] - node _T_1677 = eq(mhpme_vec[2], UInt<5>("h01a")) @[dec_tlu_ctl.scala 2301:34] - node _T_1678 = bits(_T_1677, 0, 0) @[dec_tlu_ctl.scala 2301:62] - node _T_1679 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2301:97] - node _T_1680 = eq(mhpme_vec[2], UInt<5>("h01b")) @[dec_tlu_ctl.scala 2302:34] - node _T_1681 = bits(_T_1680, 0, 0) @[dec_tlu_ctl.scala 2302:62] - node _T_1682 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2302:110] - node _T_1683 = eq(mhpme_vec[2], UInt<5>("h01c")) @[dec_tlu_ctl.scala 2303:34] - node _T_1684 = bits(_T_1683, 0, 0) @[dec_tlu_ctl.scala 2303:62] - node _T_1685 = eq(mhpme_vec[2], UInt<5>("h01e")) @[dec_tlu_ctl.scala 2304:34] - node _T_1686 = bits(_T_1685, 0, 0) @[dec_tlu_ctl.scala 2304:62] - node _T_1687 = eq(mhpme_vec[2], UInt<5>("h01f")) @[dec_tlu_ctl.scala 2305:34] - node _T_1688 = bits(_T_1687, 0, 0) @[dec_tlu_ctl.scala 2305:62] - node _T_1689 = eq(mhpme_vec[2], UInt<6>("h020")) @[dec_tlu_ctl.scala 2306:34] - node _T_1690 = bits(_T_1689, 0, 0) @[dec_tlu_ctl.scala 2306:62] - node _T_1691 = eq(mhpme_vec[2], UInt<6>("h022")) @[dec_tlu_ctl.scala 2307:34] - node _T_1692 = bits(_T_1691, 0, 0) @[dec_tlu_ctl.scala 2307:62] - node _T_1693 = eq(mhpme_vec[2], UInt<6>("h023")) @[dec_tlu_ctl.scala 2308:34] - node _T_1694 = bits(_T_1693, 0, 0) @[dec_tlu_ctl.scala 2308:62] - node _T_1695 = eq(mhpme_vec[2], UInt<6>("h024")) @[dec_tlu_ctl.scala 2309:34] - node _T_1696 = bits(_T_1695, 0, 0) @[dec_tlu_ctl.scala 2309:62] - node _T_1697 = eq(mhpme_vec[2], UInt<6>("h025")) @[dec_tlu_ctl.scala 2310:34] - node _T_1698 = bits(_T_1697, 0, 0) @[dec_tlu_ctl.scala 2310:62] - node _T_1699 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[dec_tlu_ctl.scala 2310:98] - node _T_1700 = or(_T_1699, io.lsu_exc_valid_r) @[dec_tlu_ctl.scala 2310:120] - node _T_1701 = eq(mhpme_vec[2], UInt<6>("h026")) @[dec_tlu_ctl.scala 2311:34] - node _T_1702 = bits(_T_1701, 0, 0) @[dec_tlu_ctl.scala 2311:62] - node _T_1703 = or(io.take_timer_int, io.take_int_timer0_int) @[dec_tlu_ctl.scala 2311:92] - node _T_1704 = or(_T_1703, io.take_int_timer1_int) @[dec_tlu_ctl.scala 2311:117] - node _T_1705 = eq(mhpme_vec[2], UInt<6>("h027")) @[dec_tlu_ctl.scala 2312:34] - node _T_1706 = bits(_T_1705, 0, 0) @[dec_tlu_ctl.scala 2312:62] - node _T_1707 = eq(mhpme_vec[2], UInt<6>("h028")) @[dec_tlu_ctl.scala 2313:34] - node _T_1708 = bits(_T_1707, 0, 0) @[dec_tlu_ctl.scala 2313:62] - node _T_1709 = eq(mhpme_vec[2], UInt<6>("h029")) @[dec_tlu_ctl.scala 2314:34] - node _T_1710 = bits(_T_1709, 0, 0) @[dec_tlu_ctl.scala 2314:62] - node _T_1711 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[dec_tlu_ctl.scala 2314:97] - node _T_1712 = and(_T_1711, io.rfpc_i0_r) @[dec_tlu_ctl.scala 2314:129] - node _T_1713 = eq(mhpme_vec[2], UInt<6>("h02a")) @[dec_tlu_ctl.scala 2315:34] - node _T_1714 = bits(_T_1713, 0, 0) @[dec_tlu_ctl.scala 2315:62] - node _T_1715 = eq(mhpme_vec[2], UInt<6>("h02b")) @[dec_tlu_ctl.scala 2316:34] - node _T_1716 = bits(_T_1715, 0, 0) @[dec_tlu_ctl.scala 2316:62] - node _T_1717 = eq(mhpme_vec[2], UInt<6>("h02c")) @[dec_tlu_ctl.scala 2317:34] - node _T_1718 = bits(_T_1717, 0, 0) @[dec_tlu_ctl.scala 2317:62] - node _T_1719 = eq(mhpme_vec[2], UInt<6>("h02d")) @[dec_tlu_ctl.scala 2318:34] - node _T_1720 = bits(_T_1719, 0, 0) @[dec_tlu_ctl.scala 2318:62] - node _T_1721 = eq(mhpme_vec[2], UInt<6>("h02e")) @[dec_tlu_ctl.scala 2319:34] - node _T_1722 = bits(_T_1721, 0, 0) @[dec_tlu_ctl.scala 2319:62] - node _T_1723 = eq(mhpme_vec[2], UInt<6>("h02f")) @[dec_tlu_ctl.scala 2320:34] - node _T_1724 = bits(_T_1723, 0, 0) @[dec_tlu_ctl.scala 2320:62] - node _T_1725 = eq(mhpme_vec[2], UInt<6>("h030")) @[dec_tlu_ctl.scala 2321:34] - node _T_1726 = bits(_T_1725, 0, 0) @[dec_tlu_ctl.scala 2321:62] - node _T_1727 = eq(mhpme_vec[2], UInt<6>("h031")) @[dec_tlu_ctl.scala 2322:34] - node _T_1728 = bits(_T_1727, 0, 0) @[dec_tlu_ctl.scala 2322:62] - node _T_1729 = dshr(io.mstatus, UInt<1>("h00")) @[dec_tlu_ctl.scala 2322:84] - node _T_1730 = bits(_T_1729, 0, 0) @[dec_tlu_ctl.scala 2322:84] - node _T_1731 = not(_T_1730) @[dec_tlu_ctl.scala 2322:73] - node _T_1732 = eq(mhpme_vec[2], UInt<6>("h032")) @[dec_tlu_ctl.scala 2323:34] - node _T_1733 = bits(_T_1732, 0, 0) @[dec_tlu_ctl.scala 2323:62] - node _T_1734 = dshr(io.mstatus, UInt<1>("h00")) @[dec_tlu_ctl.scala 2323:84] - node _T_1735 = bits(_T_1734, 0, 0) @[dec_tlu_ctl.scala 2323:84] - node _T_1736 = not(_T_1735) @[dec_tlu_ctl.scala 2323:73] - node _T_1737 = bits(io.mip, 5, 0) @[dec_tlu_ctl.scala 2323:107] - node _T_1738 = bits(mie, 5, 0) @[dec_tlu_ctl.scala 2323:118] - node _T_1739 = and(_T_1737, _T_1738) @[dec_tlu_ctl.scala 2323:113] - node _T_1740 = orr(_T_1739) @[dec_tlu_ctl.scala 2323:125] - node _T_1741 = and(_T_1736, _T_1740) @[dec_tlu_ctl.scala 2323:98] - node _T_1742 = eq(mhpme_vec[2], UInt<6>("h036")) @[dec_tlu_ctl.scala 2324:34] - node _T_1743 = bits(_T_1742, 0, 0) @[dec_tlu_ctl.scala 2324:62] - node _T_1744 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[dec_tlu_ctl.scala 2324:91] - node _T_1745 = eq(mhpme_vec[2], UInt<6>("h037")) @[dec_tlu_ctl.scala 2325:34] - node _T_1746 = bits(_T_1745, 0, 0) @[dec_tlu_ctl.scala 2325:62] - node _T_1747 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[dec_tlu_ctl.scala 2325:94] - node _T_1748 = eq(mhpme_vec[2], UInt<6>("h038")) @[dec_tlu_ctl.scala 2326:34] - node _T_1749 = bits(_T_1748, 0, 0) @[dec_tlu_ctl.scala 2326:62] - node _T_1750 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[dec_tlu_ctl.scala 2326:94] - node _T_1751 = eq(mhpme_vec[2], UInt<10>("h0200")) @[dec_tlu_ctl.scala 2328:34] - node _T_1752 = bits(_T_1751, 0, 0) @[dec_tlu_ctl.scala 2328:62] - node _T_1753 = eq(mhpme_vec[2], UInt<10>("h0201")) @[dec_tlu_ctl.scala 2329:34] - node _T_1754 = bits(_T_1753, 0, 0) @[dec_tlu_ctl.scala 2329:62] - node _T_1755 = eq(mhpme_vec[2], UInt<10>("h0202")) @[dec_tlu_ctl.scala 2330:34] - node _T_1756 = bits(_T_1755, 0, 0) @[dec_tlu_ctl.scala 2330:62] - node _T_1757 = eq(mhpme_vec[2], UInt<10>("h0203")) @[dec_tlu_ctl.scala 2331:34] - node _T_1758 = bits(_T_1757, 0, 0) @[dec_tlu_ctl.scala 2331:62] - node _T_1759 = eq(mhpme_vec[2], UInt<10>("h0204")) @[dec_tlu_ctl.scala 2332:34] - node _T_1760 = bits(_T_1759, 0, 0) @[dec_tlu_ctl.scala 2332:62] - node _T_1761 = mux(_T_1595, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1762 = mux(_T_1597, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1763 = mux(_T_1599, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1764 = mux(_T_1601, _T_1603, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1765 = mux(_T_1605, _T_1609, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1766 = mux(_T_1611, _T_1614, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1767 = mux(_T_1616, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1768 = mux(_T_1618, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1769 = mux(_T_1620, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1770 = mux(_T_1622, _T_1623, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1771 = mux(_T_1625, _T_1626, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1772 = mux(_T_1628, _T_1629, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1773 = mux(_T_1631, _T_1632, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1774 = mux(_T_1634, _T_1636, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1775 = mux(_T_1638, _T_1641, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1776 = mux(_T_1643, _T_1644, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1777 = mux(_T_1646, _T_1647, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1778 = mux(_T_1649, _T_1650, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1779 = mux(_T_1652, _T_1653, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1780 = mux(_T_1655, _T_1656, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1781 = mux(_T_1658, _T_1659, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1782 = mux(_T_1661, _T_1662, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1783 = mux(_T_1664, _T_1665, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1784 = mux(_T_1667, _T_1668, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1785 = mux(_T_1670, _T_1673, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1786 = mux(_T_1675, _T_1676, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1787 = mux(_T_1678, _T_1679, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1788 = mux(_T_1681, _T_1682, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1789 = mux(_T_1684, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1790 = mux(_T_1686, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1791 = mux(_T_1688, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1792 = mux(_T_1690, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1793 = mux(_T_1692, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1794 = mux(_T_1694, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1795 = mux(_T_1696, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1796 = mux(_T_1698, _T_1700, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1797 = mux(_T_1702, _T_1704, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1798 = mux(_T_1706, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1799 = mux(_T_1708, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1800 = mux(_T_1710, _T_1712, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1801 = mux(_T_1714, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1802 = mux(_T_1716, io.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1803 = mux(_T_1718, io.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1804 = mux(_T_1720, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1805 = mux(_T_1722, io.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1806 = mux(_T_1724, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1807 = mux(_T_1726, io.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1808 = mux(_T_1728, _T_1731, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1809 = mux(_T_1733, _T_1741, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1810 = mux(_T_1743, _T_1744, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1811 = mux(_T_1746, _T_1747, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1812 = mux(_T_1749, _T_1750, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1813 = mux(_T_1752, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1814 = mux(_T_1754, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1815 = mux(_T_1756, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1816 = mux(_T_1758, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1817 = mux(_T_1760, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_1818 = or(_T_1761, _T_1762) @[Mux.scala 27:72] - node _T_1819 = or(_T_1818, _T_1763) @[Mux.scala 27:72] + node _T_1590 = or(_T_1589, _T_1534) @[Mux.scala 27:72] + wire _T_1591 : UInt<1> @[Mux.scala 27:72] + _T_1591 <= _T_1590 @[Mux.scala 27:72] + node _T_1592 = and(_T_1310, _T_1591) @[dec_tlu_ctl.scala 2274:44] + mhpmc_inc_r[1] <= _T_1592 @[dec_tlu_ctl.scala 2274:19] + node _T_1593 = bits(mcountinhibit, 5, 5) @[dec_tlu_ctl.scala 2274:38] + node _T_1594 = not(_T_1593) @[dec_tlu_ctl.scala 2274:24] + node _T_1595 = eq(mhpme_vec[2], UInt<1>("h01")) @[dec_tlu_ctl.scala 2275:34] + node _T_1596 = bits(_T_1595, 0, 0) @[dec_tlu_ctl.scala 2275:62] + node _T_1597 = eq(mhpme_vec[2], UInt<2>("h02")) @[dec_tlu_ctl.scala 2276:34] + node _T_1598 = bits(_T_1597, 0, 0) @[dec_tlu_ctl.scala 2276:62] + node _T_1599 = eq(mhpme_vec[2], UInt<2>("h03")) @[dec_tlu_ctl.scala 2277:34] + node _T_1600 = bits(_T_1599, 0, 0) @[dec_tlu_ctl.scala 2277:62] + node _T_1601 = eq(mhpme_vec[2], UInt<3>("h04")) @[dec_tlu_ctl.scala 2278:34] + node _T_1602 = bits(_T_1601, 0, 0) @[dec_tlu_ctl.scala 2278:62] + node _T_1603 = not(io.illegal_r) @[dec_tlu_ctl.scala 2278:96] + node _T_1604 = and(io.tlu_i0_commit_cmt, _T_1603) @[dec_tlu_ctl.scala 2278:94] + node _T_1605 = eq(mhpme_vec[2], UInt<3>("h05")) @[dec_tlu_ctl.scala 2279:34] + node _T_1606 = bits(_T_1605, 0, 0) @[dec_tlu_ctl.scala 2279:62] + node _T_1607 = not(io.exu_pmu_i0_pc4) @[dec_tlu_ctl.scala 2279:96] + node _T_1608 = and(io.tlu_i0_commit_cmt, _T_1607) @[dec_tlu_ctl.scala 2279:94] + node _T_1609 = not(io.illegal_r) @[dec_tlu_ctl.scala 2279:117] + node _T_1610 = and(_T_1608, _T_1609) @[dec_tlu_ctl.scala 2279:115] + node _T_1611 = eq(mhpme_vec[2], UInt<3>("h06")) @[dec_tlu_ctl.scala 2280:34] + node _T_1612 = bits(_T_1611, 0, 0) @[dec_tlu_ctl.scala 2280:62] + node _T_1613 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[dec_tlu_ctl.scala 2280:94] + node _T_1614 = not(io.illegal_r) @[dec_tlu_ctl.scala 2280:117] + node _T_1615 = and(_T_1613, _T_1614) @[dec_tlu_ctl.scala 2280:115] + node _T_1616 = eq(mhpme_vec[2], UInt<3>("h07")) @[dec_tlu_ctl.scala 2281:34] + node _T_1617 = bits(_T_1616, 0, 0) @[dec_tlu_ctl.scala 2281:62] + node _T_1618 = eq(mhpme_vec[2], UInt<4>("h08")) @[dec_tlu_ctl.scala 2282:34] + node _T_1619 = bits(_T_1618, 0, 0) @[dec_tlu_ctl.scala 2282:62] + node _T_1620 = eq(mhpme_vec[2], UInt<5>("h01e")) @[dec_tlu_ctl.scala 2283:34] + node _T_1621 = bits(_T_1620, 0, 0) @[dec_tlu_ctl.scala 2283:62] + node _T_1622 = eq(mhpme_vec[2], UInt<4>("h09")) @[dec_tlu_ctl.scala 2284:34] + node _T_1623 = bits(_T_1622, 0, 0) @[dec_tlu_ctl.scala 2284:62] + node _T_1624 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[dec_tlu_ctl.scala 2284:91] + node _T_1625 = eq(mhpme_vec[2], UInt<4>("h0a")) @[dec_tlu_ctl.scala 2285:34] + node _T_1626 = bits(_T_1625, 0, 0) @[dec_tlu_ctl.scala 2285:62] + node _T_1627 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2285:105] + node _T_1628 = eq(mhpme_vec[2], UInt<4>("h0b")) @[dec_tlu_ctl.scala 2286:34] + node _T_1629 = bits(_T_1628, 0, 0) @[dec_tlu_ctl.scala 2286:62] + node _T_1630 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[dec_tlu_ctl.scala 2286:91] + node _T_1631 = eq(mhpme_vec[2], UInt<4>("h0c")) @[dec_tlu_ctl.scala 2287:34] + node _T_1632 = bits(_T_1631, 0, 0) @[dec_tlu_ctl.scala 2287:62] + node _T_1633 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[dec_tlu_ctl.scala 2287:91] + node _T_1634 = eq(mhpme_vec[2], UInt<4>("h0d")) @[dec_tlu_ctl.scala 2288:34] + node _T_1635 = bits(_T_1634, 0, 0) @[dec_tlu_ctl.scala 2288:62] + node _T_1636 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[dec_tlu_ctl.scala 2288:91] + node _T_1637 = and(_T_1636, io.dec_tlu_packet_r.pmu_lsu_misaligned) @[dec_tlu_ctl.scala 2288:100] + node _T_1638 = eq(mhpme_vec[2], UInt<4>("h0e")) @[dec_tlu_ctl.scala 2289:34] + node _T_1639 = bits(_T_1638, 0, 0) @[dec_tlu_ctl.scala 2289:62] + node _T_1640 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[dec_tlu_ctl.scala 2289:91] + node _T_1641 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[dec_tlu_ctl.scala 2289:142] + node _T_1642 = and(_T_1640, _T_1641) @[dec_tlu_ctl.scala 2289:101] + node _T_1643 = eq(mhpme_vec[2], UInt<4>("h0f")) @[dec_tlu_ctl.scala 2290:34] + node _T_1644 = bits(_T_1643, 0, 0) @[dec_tlu_ctl.scala 2290:59] + node _T_1645 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[dec_tlu_ctl.scala 2290:89] + node _T_1646 = eq(mhpme_vec[2], UInt<5>("h010")) @[dec_tlu_ctl.scala 2291:34] + node _T_1647 = bits(_T_1646, 0, 0) @[dec_tlu_ctl.scala 2291:59] + node _T_1648 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[dec_tlu_ctl.scala 2291:89] + node _T_1649 = eq(mhpme_vec[2], UInt<5>("h012")) @[dec_tlu_ctl.scala 2292:34] + node _T_1650 = bits(_T_1649, 0, 0) @[dec_tlu_ctl.scala 2292:59] + node _T_1651 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[dec_tlu_ctl.scala 2292:89] + node _T_1652 = eq(mhpme_vec[2], UInt<5>("h011")) @[dec_tlu_ctl.scala 2293:34] + node _T_1653 = bits(_T_1652, 0, 0) @[dec_tlu_ctl.scala 2293:59] + node _T_1654 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[dec_tlu_ctl.scala 2293:89] + node _T_1655 = eq(mhpme_vec[2], UInt<5>("h013")) @[dec_tlu_ctl.scala 2294:34] + node _T_1656 = bits(_T_1655, 0, 0) @[dec_tlu_ctl.scala 2294:59] + node _T_1657 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[dec_tlu_ctl.scala 2294:89] + node _T_1658 = eq(mhpme_vec[2], UInt<5>("h014")) @[dec_tlu_ctl.scala 2295:34] + node _T_1659 = bits(_T_1658, 0, 0) @[dec_tlu_ctl.scala 2295:59] + node _T_1660 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[dec_tlu_ctl.scala 2295:89] + node _T_1661 = eq(mhpme_vec[2], UInt<5>("h015")) @[dec_tlu_ctl.scala 2296:34] + node _T_1662 = bits(_T_1661, 0, 0) @[dec_tlu_ctl.scala 2296:59] + node _T_1663 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[dec_tlu_ctl.scala 2296:89] + node _T_1664 = eq(mhpme_vec[2], UInt<5>("h016")) @[dec_tlu_ctl.scala 2297:34] + node _T_1665 = bits(_T_1664, 0, 0) @[dec_tlu_ctl.scala 2297:59] + node _T_1666 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[dec_tlu_ctl.scala 2297:89] + node _T_1667 = eq(mhpme_vec[2], UInt<5>("h017")) @[dec_tlu_ctl.scala 2298:34] + node _T_1668 = bits(_T_1667, 0, 0) @[dec_tlu_ctl.scala 2298:59] + node _T_1669 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[dec_tlu_ctl.scala 2298:89] + node _T_1670 = eq(mhpme_vec[2], UInt<5>("h018")) @[dec_tlu_ctl.scala 2299:34] + node _T_1671 = bits(_T_1670, 0, 0) @[dec_tlu_ctl.scala 2299:59] + node _T_1672 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[dec_tlu_ctl.scala 2299:89] + node _T_1673 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[dec_tlu_ctl.scala 2299:122] + node _T_1674 = or(_T_1672, _T_1673) @[dec_tlu_ctl.scala 2299:101] + node _T_1675 = eq(mhpme_vec[2], UInt<5>("h019")) @[dec_tlu_ctl.scala 2300:34] + node _T_1676 = bits(_T_1675, 0, 0) @[dec_tlu_ctl.scala 2300:62] + node _T_1677 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2300:95] + node _T_1678 = eq(mhpme_vec[2], UInt<5>("h01a")) @[dec_tlu_ctl.scala 2301:34] + node _T_1679 = bits(_T_1678, 0, 0) @[dec_tlu_ctl.scala 2301:62] + node _T_1680 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2301:97] + node _T_1681 = eq(mhpme_vec[2], UInt<5>("h01b")) @[dec_tlu_ctl.scala 2302:34] + node _T_1682 = bits(_T_1681, 0, 0) @[dec_tlu_ctl.scala 2302:62] + node _T_1683 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2302:110] + node _T_1684 = eq(mhpme_vec[2], UInt<5>("h01c")) @[dec_tlu_ctl.scala 2303:34] + node _T_1685 = bits(_T_1684, 0, 0) @[dec_tlu_ctl.scala 2303:62] + node _T_1686 = eq(mhpme_vec[2], UInt<5>("h01e")) @[dec_tlu_ctl.scala 2304:34] + node _T_1687 = bits(_T_1686, 0, 0) @[dec_tlu_ctl.scala 2304:62] + node _T_1688 = eq(mhpme_vec[2], UInt<5>("h01f")) @[dec_tlu_ctl.scala 2305:34] + node _T_1689 = bits(_T_1688, 0, 0) @[dec_tlu_ctl.scala 2305:62] + node _T_1690 = eq(mhpme_vec[2], UInt<6>("h020")) @[dec_tlu_ctl.scala 2306:34] + node _T_1691 = bits(_T_1690, 0, 0) @[dec_tlu_ctl.scala 2306:62] + node _T_1692 = eq(mhpme_vec[2], UInt<6>("h022")) @[dec_tlu_ctl.scala 2307:34] + node _T_1693 = bits(_T_1692, 0, 0) @[dec_tlu_ctl.scala 2307:62] + node _T_1694 = eq(mhpme_vec[2], UInt<6>("h023")) @[dec_tlu_ctl.scala 2308:34] + node _T_1695 = bits(_T_1694, 0, 0) @[dec_tlu_ctl.scala 2308:62] + node _T_1696 = eq(mhpme_vec[2], UInt<6>("h024")) @[dec_tlu_ctl.scala 2309:34] + node _T_1697 = bits(_T_1696, 0, 0) @[dec_tlu_ctl.scala 2309:62] + node _T_1698 = eq(mhpme_vec[2], UInt<6>("h025")) @[dec_tlu_ctl.scala 2310:34] + node _T_1699 = bits(_T_1698, 0, 0) @[dec_tlu_ctl.scala 2310:62] + node _T_1700 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[dec_tlu_ctl.scala 2310:98] + node _T_1701 = or(_T_1700, io.lsu_exc_valid_r) @[dec_tlu_ctl.scala 2310:120] + node _T_1702 = eq(mhpme_vec[2], UInt<6>("h026")) @[dec_tlu_ctl.scala 2311:34] + node _T_1703 = bits(_T_1702, 0, 0) @[dec_tlu_ctl.scala 2311:62] + node _T_1704 = or(io.take_timer_int, io.take_int_timer0_int) @[dec_tlu_ctl.scala 2311:92] + node _T_1705 = or(_T_1704, io.take_int_timer1_int) @[dec_tlu_ctl.scala 2311:117] + node _T_1706 = eq(mhpme_vec[2], UInt<6>("h027")) @[dec_tlu_ctl.scala 2312:34] + node _T_1707 = bits(_T_1706, 0, 0) @[dec_tlu_ctl.scala 2312:62] + node _T_1708 = eq(mhpme_vec[2], UInt<6>("h028")) @[dec_tlu_ctl.scala 2313:34] + node _T_1709 = bits(_T_1708, 0, 0) @[dec_tlu_ctl.scala 2313:62] + node _T_1710 = eq(mhpme_vec[2], UInt<6>("h029")) @[dec_tlu_ctl.scala 2314:34] + node _T_1711 = bits(_T_1710, 0, 0) @[dec_tlu_ctl.scala 2314:62] + node _T_1712 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[dec_tlu_ctl.scala 2314:97] + node _T_1713 = and(_T_1712, io.rfpc_i0_r) @[dec_tlu_ctl.scala 2314:129] + node _T_1714 = eq(mhpme_vec[2], UInt<6>("h02a")) @[dec_tlu_ctl.scala 2315:34] + node _T_1715 = bits(_T_1714, 0, 0) @[dec_tlu_ctl.scala 2315:62] + node _T_1716 = eq(mhpme_vec[2], UInt<6>("h02b")) @[dec_tlu_ctl.scala 2316:34] + node _T_1717 = bits(_T_1716, 0, 0) @[dec_tlu_ctl.scala 2316:62] + node _T_1718 = eq(mhpme_vec[2], UInt<6>("h02c")) @[dec_tlu_ctl.scala 2317:34] + node _T_1719 = bits(_T_1718, 0, 0) @[dec_tlu_ctl.scala 2317:62] + node _T_1720 = eq(mhpme_vec[2], UInt<6>("h02d")) @[dec_tlu_ctl.scala 2318:34] + node _T_1721 = bits(_T_1720, 0, 0) @[dec_tlu_ctl.scala 2318:62] + node _T_1722 = eq(mhpme_vec[2], UInt<6>("h02e")) @[dec_tlu_ctl.scala 2319:34] + node _T_1723 = bits(_T_1722, 0, 0) @[dec_tlu_ctl.scala 2319:62] + node _T_1724 = eq(mhpme_vec[2], UInt<6>("h02f")) @[dec_tlu_ctl.scala 2320:34] + node _T_1725 = bits(_T_1724, 0, 0) @[dec_tlu_ctl.scala 2320:62] + node _T_1726 = eq(mhpme_vec[2], UInt<6>("h030")) @[dec_tlu_ctl.scala 2321:34] + node _T_1727 = bits(_T_1726, 0, 0) @[dec_tlu_ctl.scala 2321:62] + node _T_1728 = eq(mhpme_vec[2], UInt<6>("h031")) @[dec_tlu_ctl.scala 2322:34] + node _T_1729 = bits(_T_1728, 0, 0) @[dec_tlu_ctl.scala 2322:62] + node _T_1730 = dshr(io.mstatus, UInt<1>("h00")) @[dec_tlu_ctl.scala 2322:84] + node _T_1731 = bits(_T_1730, 0, 0) @[dec_tlu_ctl.scala 2322:84] + node _T_1732 = not(_T_1731) @[dec_tlu_ctl.scala 2322:73] + node _T_1733 = eq(mhpme_vec[2], UInt<6>("h032")) @[dec_tlu_ctl.scala 2323:34] + node _T_1734 = bits(_T_1733, 0, 0) @[dec_tlu_ctl.scala 2323:62] + node _T_1735 = dshr(io.mstatus, UInt<1>("h00")) @[dec_tlu_ctl.scala 2323:84] + node _T_1736 = bits(_T_1735, 0, 0) @[dec_tlu_ctl.scala 2323:84] + node _T_1737 = not(_T_1736) @[dec_tlu_ctl.scala 2323:73] + node _T_1738 = bits(io.mip, 5, 0) @[dec_tlu_ctl.scala 2323:107] + node _T_1739 = bits(mie, 5, 0) @[dec_tlu_ctl.scala 2323:118] + node _T_1740 = and(_T_1738, _T_1739) @[dec_tlu_ctl.scala 2323:113] + node _T_1741 = orr(_T_1740) @[dec_tlu_ctl.scala 2323:125] + node _T_1742 = and(_T_1737, _T_1741) @[dec_tlu_ctl.scala 2323:98] + node _T_1743 = eq(mhpme_vec[2], UInt<6>("h036")) @[dec_tlu_ctl.scala 2324:34] + node _T_1744 = bits(_T_1743, 0, 0) @[dec_tlu_ctl.scala 2324:62] + node _T_1745 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[dec_tlu_ctl.scala 2324:91] + node _T_1746 = eq(mhpme_vec[2], UInt<6>("h037")) @[dec_tlu_ctl.scala 2325:34] + node _T_1747 = bits(_T_1746, 0, 0) @[dec_tlu_ctl.scala 2325:62] + node _T_1748 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[dec_tlu_ctl.scala 2325:94] + node _T_1749 = eq(mhpme_vec[2], UInt<6>("h038")) @[dec_tlu_ctl.scala 2326:34] + node _T_1750 = bits(_T_1749, 0, 0) @[dec_tlu_ctl.scala 2326:62] + node _T_1751 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[dec_tlu_ctl.scala 2326:94] + node _T_1752 = eq(mhpme_vec[2], UInt<10>("h0200")) @[dec_tlu_ctl.scala 2328:34] + node _T_1753 = bits(_T_1752, 0, 0) @[dec_tlu_ctl.scala 2328:62] + node _T_1754 = eq(mhpme_vec[2], UInt<10>("h0201")) @[dec_tlu_ctl.scala 2329:34] + node _T_1755 = bits(_T_1754, 0, 0) @[dec_tlu_ctl.scala 2329:62] + node _T_1756 = eq(mhpme_vec[2], UInt<10>("h0202")) @[dec_tlu_ctl.scala 2330:34] + node _T_1757 = bits(_T_1756, 0, 0) @[dec_tlu_ctl.scala 2330:62] + node _T_1758 = eq(mhpme_vec[2], UInt<10>("h0203")) @[dec_tlu_ctl.scala 2331:34] + node _T_1759 = bits(_T_1758, 0, 0) @[dec_tlu_ctl.scala 2331:62] + node _T_1760 = eq(mhpme_vec[2], UInt<10>("h0204")) @[dec_tlu_ctl.scala 2332:34] + node _T_1761 = bits(_T_1760, 0, 0) @[dec_tlu_ctl.scala 2332:62] + node _T_1762 = mux(_T_1596, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1763 = mux(_T_1598, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1764 = mux(_T_1600, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1765 = mux(_T_1602, _T_1604, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1766 = mux(_T_1606, _T_1610, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1767 = mux(_T_1612, _T_1615, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1768 = mux(_T_1617, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1769 = mux(_T_1619, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1770 = mux(_T_1621, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1771 = mux(_T_1623, _T_1624, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1772 = mux(_T_1626, _T_1627, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1773 = mux(_T_1629, _T_1630, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1774 = mux(_T_1632, _T_1633, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1775 = mux(_T_1635, _T_1637, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1776 = mux(_T_1639, _T_1642, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1777 = mux(_T_1644, _T_1645, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1778 = mux(_T_1647, _T_1648, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1779 = mux(_T_1650, _T_1651, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1780 = mux(_T_1653, _T_1654, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1781 = mux(_T_1656, _T_1657, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1782 = mux(_T_1659, _T_1660, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1783 = mux(_T_1662, _T_1663, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1784 = mux(_T_1665, _T_1666, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1785 = mux(_T_1668, _T_1669, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1786 = mux(_T_1671, _T_1674, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1787 = mux(_T_1676, _T_1677, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1788 = mux(_T_1679, _T_1680, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1789 = mux(_T_1682, _T_1683, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1790 = mux(_T_1685, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1791 = mux(_T_1687, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1792 = mux(_T_1689, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1793 = mux(_T_1691, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1794 = mux(_T_1693, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1795 = mux(_T_1695, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1796 = mux(_T_1697, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1797 = mux(_T_1699, _T_1701, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1798 = mux(_T_1703, _T_1705, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1799 = mux(_T_1707, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1800 = mux(_T_1709, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1801 = mux(_T_1711, _T_1713, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1802 = mux(_T_1715, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1803 = mux(_T_1717, io.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1804 = mux(_T_1719, io.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1805 = mux(_T_1721, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1806 = mux(_T_1723, io.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1807 = mux(_T_1725, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1808 = mux(_T_1727, io.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1809 = mux(_T_1729, _T_1732, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1810 = mux(_T_1734, _T_1742, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1811 = mux(_T_1744, _T_1745, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1812 = mux(_T_1747, _T_1748, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1813 = mux(_T_1750, _T_1751, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1814 = mux(_T_1753, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1815 = mux(_T_1755, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1816 = mux(_T_1757, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1817 = mux(_T_1759, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1818 = mux(_T_1761, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1819 = or(_T_1762, _T_1763) @[Mux.scala 27:72] node _T_1820 = or(_T_1819, _T_1764) @[Mux.scala 27:72] node _T_1821 = or(_T_1820, _T_1765) @[Mux.scala 27:72] node _T_1822 = or(_T_1821, _T_1766) @[Mux.scala 27:72] @@ -75267,238 +75267,238 @@ circuit quasar_wrapper : node _T_1871 = or(_T_1870, _T_1815) @[Mux.scala 27:72] node _T_1872 = or(_T_1871, _T_1816) @[Mux.scala 27:72] node _T_1873 = or(_T_1872, _T_1817) @[Mux.scala 27:72] - wire _T_1874 : UInt<1> @[Mux.scala 27:72] - _T_1874 <= _T_1873 @[Mux.scala 27:72] - node _T_1875 = and(_T_1593, _T_1874) @[dec_tlu_ctl.scala 2274:44] - mhpmc_inc_r[2] <= _T_1875 @[dec_tlu_ctl.scala 2274:19] - node _T_1876 = bits(mcountinhibit, 6, 6) @[dec_tlu_ctl.scala 2274:38] - node _T_1877 = not(_T_1876) @[dec_tlu_ctl.scala 2274:24] - node _T_1878 = eq(mhpme_vec[3], UInt<1>("h01")) @[dec_tlu_ctl.scala 2275:34] - node _T_1879 = bits(_T_1878, 0, 0) @[dec_tlu_ctl.scala 2275:62] - node _T_1880 = eq(mhpme_vec[3], UInt<2>("h02")) @[dec_tlu_ctl.scala 2276:34] - node _T_1881 = bits(_T_1880, 0, 0) @[dec_tlu_ctl.scala 2276:62] - node _T_1882 = eq(mhpme_vec[3], UInt<2>("h03")) @[dec_tlu_ctl.scala 2277:34] - node _T_1883 = bits(_T_1882, 0, 0) @[dec_tlu_ctl.scala 2277:62] - node _T_1884 = eq(mhpme_vec[3], UInt<3>("h04")) @[dec_tlu_ctl.scala 2278:34] - node _T_1885 = bits(_T_1884, 0, 0) @[dec_tlu_ctl.scala 2278:62] - node _T_1886 = not(io.illegal_r) @[dec_tlu_ctl.scala 2278:96] - node _T_1887 = and(io.tlu_i0_commit_cmt, _T_1886) @[dec_tlu_ctl.scala 2278:94] - node _T_1888 = eq(mhpme_vec[3], UInt<3>("h05")) @[dec_tlu_ctl.scala 2279:34] - node _T_1889 = bits(_T_1888, 0, 0) @[dec_tlu_ctl.scala 2279:62] - node _T_1890 = not(io.exu_pmu_i0_pc4) @[dec_tlu_ctl.scala 2279:96] - node _T_1891 = and(io.tlu_i0_commit_cmt, _T_1890) @[dec_tlu_ctl.scala 2279:94] - node _T_1892 = not(io.illegal_r) @[dec_tlu_ctl.scala 2279:117] - node _T_1893 = and(_T_1891, _T_1892) @[dec_tlu_ctl.scala 2279:115] - node _T_1894 = eq(mhpme_vec[3], UInt<3>("h06")) @[dec_tlu_ctl.scala 2280:34] - node _T_1895 = bits(_T_1894, 0, 0) @[dec_tlu_ctl.scala 2280:62] - node _T_1896 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[dec_tlu_ctl.scala 2280:94] - node _T_1897 = not(io.illegal_r) @[dec_tlu_ctl.scala 2280:117] - node _T_1898 = and(_T_1896, _T_1897) @[dec_tlu_ctl.scala 2280:115] - node _T_1899 = eq(mhpme_vec[3], UInt<3>("h07")) @[dec_tlu_ctl.scala 2281:34] - node _T_1900 = bits(_T_1899, 0, 0) @[dec_tlu_ctl.scala 2281:62] - node _T_1901 = eq(mhpme_vec[3], UInt<4>("h08")) @[dec_tlu_ctl.scala 2282:34] - node _T_1902 = bits(_T_1901, 0, 0) @[dec_tlu_ctl.scala 2282:62] - node _T_1903 = eq(mhpme_vec[3], UInt<5>("h01e")) @[dec_tlu_ctl.scala 2283:34] - node _T_1904 = bits(_T_1903, 0, 0) @[dec_tlu_ctl.scala 2283:62] - node _T_1905 = eq(mhpme_vec[3], UInt<4>("h09")) @[dec_tlu_ctl.scala 2284:34] - node _T_1906 = bits(_T_1905, 0, 0) @[dec_tlu_ctl.scala 2284:62] - node _T_1907 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[dec_tlu_ctl.scala 2284:91] - node _T_1908 = eq(mhpme_vec[3], UInt<4>("h0a")) @[dec_tlu_ctl.scala 2285:34] - node _T_1909 = bits(_T_1908, 0, 0) @[dec_tlu_ctl.scala 2285:62] - node _T_1910 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2285:105] - node _T_1911 = eq(mhpme_vec[3], UInt<4>("h0b")) @[dec_tlu_ctl.scala 2286:34] - node _T_1912 = bits(_T_1911, 0, 0) @[dec_tlu_ctl.scala 2286:62] - node _T_1913 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[dec_tlu_ctl.scala 2286:91] - node _T_1914 = eq(mhpme_vec[3], UInt<4>("h0c")) @[dec_tlu_ctl.scala 2287:34] - node _T_1915 = bits(_T_1914, 0, 0) @[dec_tlu_ctl.scala 2287:62] - node _T_1916 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[dec_tlu_ctl.scala 2287:91] - node _T_1917 = eq(mhpme_vec[3], UInt<4>("h0d")) @[dec_tlu_ctl.scala 2288:34] - node _T_1918 = bits(_T_1917, 0, 0) @[dec_tlu_ctl.scala 2288:62] - node _T_1919 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[dec_tlu_ctl.scala 2288:91] - node _T_1920 = and(_T_1919, io.dec_tlu_packet_r.pmu_lsu_misaligned) @[dec_tlu_ctl.scala 2288:100] - node _T_1921 = eq(mhpme_vec[3], UInt<4>("h0e")) @[dec_tlu_ctl.scala 2289:34] - node _T_1922 = bits(_T_1921, 0, 0) @[dec_tlu_ctl.scala 2289:62] - node _T_1923 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[dec_tlu_ctl.scala 2289:91] - node _T_1924 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[dec_tlu_ctl.scala 2289:142] - node _T_1925 = and(_T_1923, _T_1924) @[dec_tlu_ctl.scala 2289:101] - node _T_1926 = eq(mhpme_vec[3], UInt<4>("h0f")) @[dec_tlu_ctl.scala 2290:34] - node _T_1927 = bits(_T_1926, 0, 0) @[dec_tlu_ctl.scala 2290:59] - node _T_1928 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[dec_tlu_ctl.scala 2290:89] - node _T_1929 = eq(mhpme_vec[3], UInt<5>("h010")) @[dec_tlu_ctl.scala 2291:34] - node _T_1930 = bits(_T_1929, 0, 0) @[dec_tlu_ctl.scala 2291:59] - node _T_1931 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[dec_tlu_ctl.scala 2291:89] - node _T_1932 = eq(mhpme_vec[3], UInt<5>("h012")) @[dec_tlu_ctl.scala 2292:34] - node _T_1933 = bits(_T_1932, 0, 0) @[dec_tlu_ctl.scala 2292:59] - node _T_1934 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[dec_tlu_ctl.scala 2292:89] - node _T_1935 = eq(mhpme_vec[3], UInt<5>("h011")) @[dec_tlu_ctl.scala 2293:34] - node _T_1936 = bits(_T_1935, 0, 0) @[dec_tlu_ctl.scala 2293:59] - node _T_1937 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[dec_tlu_ctl.scala 2293:89] - node _T_1938 = eq(mhpme_vec[3], UInt<5>("h013")) @[dec_tlu_ctl.scala 2294:34] - node _T_1939 = bits(_T_1938, 0, 0) @[dec_tlu_ctl.scala 2294:59] - node _T_1940 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[dec_tlu_ctl.scala 2294:89] - node _T_1941 = eq(mhpme_vec[3], UInt<5>("h014")) @[dec_tlu_ctl.scala 2295:34] - node _T_1942 = bits(_T_1941, 0, 0) @[dec_tlu_ctl.scala 2295:59] - node _T_1943 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[dec_tlu_ctl.scala 2295:89] - node _T_1944 = eq(mhpme_vec[3], UInt<5>("h015")) @[dec_tlu_ctl.scala 2296:34] - node _T_1945 = bits(_T_1944, 0, 0) @[dec_tlu_ctl.scala 2296:59] - node _T_1946 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[dec_tlu_ctl.scala 2296:89] - node _T_1947 = eq(mhpme_vec[3], UInt<5>("h016")) @[dec_tlu_ctl.scala 2297:34] - node _T_1948 = bits(_T_1947, 0, 0) @[dec_tlu_ctl.scala 2297:59] - node _T_1949 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[dec_tlu_ctl.scala 2297:89] - node _T_1950 = eq(mhpme_vec[3], UInt<5>("h017")) @[dec_tlu_ctl.scala 2298:34] - node _T_1951 = bits(_T_1950, 0, 0) @[dec_tlu_ctl.scala 2298:59] - node _T_1952 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[dec_tlu_ctl.scala 2298:89] - node _T_1953 = eq(mhpme_vec[3], UInt<5>("h018")) @[dec_tlu_ctl.scala 2299:34] - node _T_1954 = bits(_T_1953, 0, 0) @[dec_tlu_ctl.scala 2299:59] - node _T_1955 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[dec_tlu_ctl.scala 2299:89] - node _T_1956 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[dec_tlu_ctl.scala 2299:122] - node _T_1957 = or(_T_1955, _T_1956) @[dec_tlu_ctl.scala 2299:101] - node _T_1958 = eq(mhpme_vec[3], UInt<5>("h019")) @[dec_tlu_ctl.scala 2300:34] - node _T_1959 = bits(_T_1958, 0, 0) @[dec_tlu_ctl.scala 2300:62] - node _T_1960 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2300:95] - node _T_1961 = eq(mhpme_vec[3], UInt<5>("h01a")) @[dec_tlu_ctl.scala 2301:34] - node _T_1962 = bits(_T_1961, 0, 0) @[dec_tlu_ctl.scala 2301:62] - node _T_1963 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2301:97] - node _T_1964 = eq(mhpme_vec[3], UInt<5>("h01b")) @[dec_tlu_ctl.scala 2302:34] - node _T_1965 = bits(_T_1964, 0, 0) @[dec_tlu_ctl.scala 2302:62] - node _T_1966 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2302:110] - node _T_1967 = eq(mhpme_vec[3], UInt<5>("h01c")) @[dec_tlu_ctl.scala 2303:34] - node _T_1968 = bits(_T_1967, 0, 0) @[dec_tlu_ctl.scala 2303:62] - node _T_1969 = eq(mhpme_vec[3], UInt<5>("h01e")) @[dec_tlu_ctl.scala 2304:34] - node _T_1970 = bits(_T_1969, 0, 0) @[dec_tlu_ctl.scala 2304:62] - node _T_1971 = eq(mhpme_vec[3], UInt<5>("h01f")) @[dec_tlu_ctl.scala 2305:34] - node _T_1972 = bits(_T_1971, 0, 0) @[dec_tlu_ctl.scala 2305:62] - node _T_1973 = eq(mhpme_vec[3], UInt<6>("h020")) @[dec_tlu_ctl.scala 2306:34] - node _T_1974 = bits(_T_1973, 0, 0) @[dec_tlu_ctl.scala 2306:62] - node _T_1975 = eq(mhpme_vec[3], UInt<6>("h022")) @[dec_tlu_ctl.scala 2307:34] - node _T_1976 = bits(_T_1975, 0, 0) @[dec_tlu_ctl.scala 2307:62] - node _T_1977 = eq(mhpme_vec[3], UInt<6>("h023")) @[dec_tlu_ctl.scala 2308:34] - node _T_1978 = bits(_T_1977, 0, 0) @[dec_tlu_ctl.scala 2308:62] - node _T_1979 = eq(mhpme_vec[3], UInt<6>("h024")) @[dec_tlu_ctl.scala 2309:34] - node _T_1980 = bits(_T_1979, 0, 0) @[dec_tlu_ctl.scala 2309:62] - node _T_1981 = eq(mhpme_vec[3], UInt<6>("h025")) @[dec_tlu_ctl.scala 2310:34] - node _T_1982 = bits(_T_1981, 0, 0) @[dec_tlu_ctl.scala 2310:62] - node _T_1983 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[dec_tlu_ctl.scala 2310:98] - node _T_1984 = or(_T_1983, io.lsu_exc_valid_r) @[dec_tlu_ctl.scala 2310:120] - node _T_1985 = eq(mhpme_vec[3], UInt<6>("h026")) @[dec_tlu_ctl.scala 2311:34] - node _T_1986 = bits(_T_1985, 0, 0) @[dec_tlu_ctl.scala 2311:62] - node _T_1987 = or(io.take_timer_int, io.take_int_timer0_int) @[dec_tlu_ctl.scala 2311:92] - node _T_1988 = or(_T_1987, io.take_int_timer1_int) @[dec_tlu_ctl.scala 2311:117] - node _T_1989 = eq(mhpme_vec[3], UInt<6>("h027")) @[dec_tlu_ctl.scala 2312:34] - node _T_1990 = bits(_T_1989, 0, 0) @[dec_tlu_ctl.scala 2312:62] - node _T_1991 = eq(mhpme_vec[3], UInt<6>("h028")) @[dec_tlu_ctl.scala 2313:34] - node _T_1992 = bits(_T_1991, 0, 0) @[dec_tlu_ctl.scala 2313:62] - node _T_1993 = eq(mhpme_vec[3], UInt<6>("h029")) @[dec_tlu_ctl.scala 2314:34] - node _T_1994 = bits(_T_1993, 0, 0) @[dec_tlu_ctl.scala 2314:62] - node _T_1995 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[dec_tlu_ctl.scala 2314:97] - node _T_1996 = and(_T_1995, io.rfpc_i0_r) @[dec_tlu_ctl.scala 2314:129] - node _T_1997 = eq(mhpme_vec[3], UInt<6>("h02a")) @[dec_tlu_ctl.scala 2315:34] - node _T_1998 = bits(_T_1997, 0, 0) @[dec_tlu_ctl.scala 2315:62] - node _T_1999 = eq(mhpme_vec[3], UInt<6>("h02b")) @[dec_tlu_ctl.scala 2316:34] - node _T_2000 = bits(_T_1999, 0, 0) @[dec_tlu_ctl.scala 2316:62] - node _T_2001 = eq(mhpme_vec[3], UInt<6>("h02c")) @[dec_tlu_ctl.scala 2317:34] - node _T_2002 = bits(_T_2001, 0, 0) @[dec_tlu_ctl.scala 2317:62] - node _T_2003 = eq(mhpme_vec[3], UInt<6>("h02d")) @[dec_tlu_ctl.scala 2318:34] - node _T_2004 = bits(_T_2003, 0, 0) @[dec_tlu_ctl.scala 2318:62] - node _T_2005 = eq(mhpme_vec[3], UInt<6>("h02e")) @[dec_tlu_ctl.scala 2319:34] - node _T_2006 = bits(_T_2005, 0, 0) @[dec_tlu_ctl.scala 2319:62] - node _T_2007 = eq(mhpme_vec[3], UInt<6>("h02f")) @[dec_tlu_ctl.scala 2320:34] - node _T_2008 = bits(_T_2007, 0, 0) @[dec_tlu_ctl.scala 2320:62] - node _T_2009 = eq(mhpme_vec[3], UInt<6>("h030")) @[dec_tlu_ctl.scala 2321:34] - node _T_2010 = bits(_T_2009, 0, 0) @[dec_tlu_ctl.scala 2321:62] - node _T_2011 = eq(mhpme_vec[3], UInt<6>("h031")) @[dec_tlu_ctl.scala 2322:34] - node _T_2012 = bits(_T_2011, 0, 0) @[dec_tlu_ctl.scala 2322:62] - node _T_2013 = dshr(io.mstatus, UInt<1>("h00")) @[dec_tlu_ctl.scala 2322:84] - node _T_2014 = bits(_T_2013, 0, 0) @[dec_tlu_ctl.scala 2322:84] - node _T_2015 = not(_T_2014) @[dec_tlu_ctl.scala 2322:73] - node _T_2016 = eq(mhpme_vec[3], UInt<6>("h032")) @[dec_tlu_ctl.scala 2323:34] - node _T_2017 = bits(_T_2016, 0, 0) @[dec_tlu_ctl.scala 2323:62] - node _T_2018 = dshr(io.mstatus, UInt<1>("h00")) @[dec_tlu_ctl.scala 2323:84] - node _T_2019 = bits(_T_2018, 0, 0) @[dec_tlu_ctl.scala 2323:84] - node _T_2020 = not(_T_2019) @[dec_tlu_ctl.scala 2323:73] - node _T_2021 = bits(io.mip, 5, 0) @[dec_tlu_ctl.scala 2323:107] - node _T_2022 = bits(mie, 5, 0) @[dec_tlu_ctl.scala 2323:118] - node _T_2023 = and(_T_2021, _T_2022) @[dec_tlu_ctl.scala 2323:113] - node _T_2024 = orr(_T_2023) @[dec_tlu_ctl.scala 2323:125] - node _T_2025 = and(_T_2020, _T_2024) @[dec_tlu_ctl.scala 2323:98] - node _T_2026 = eq(mhpme_vec[3], UInt<6>("h036")) @[dec_tlu_ctl.scala 2324:34] - node _T_2027 = bits(_T_2026, 0, 0) @[dec_tlu_ctl.scala 2324:62] - node _T_2028 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[dec_tlu_ctl.scala 2324:91] - node _T_2029 = eq(mhpme_vec[3], UInt<6>("h037")) @[dec_tlu_ctl.scala 2325:34] - node _T_2030 = bits(_T_2029, 0, 0) @[dec_tlu_ctl.scala 2325:62] - node _T_2031 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[dec_tlu_ctl.scala 2325:94] - node _T_2032 = eq(mhpme_vec[3], UInt<6>("h038")) @[dec_tlu_ctl.scala 2326:34] - node _T_2033 = bits(_T_2032, 0, 0) @[dec_tlu_ctl.scala 2326:62] - node _T_2034 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[dec_tlu_ctl.scala 2326:94] - node _T_2035 = eq(mhpme_vec[3], UInt<10>("h0200")) @[dec_tlu_ctl.scala 2328:34] - node _T_2036 = bits(_T_2035, 0, 0) @[dec_tlu_ctl.scala 2328:62] - node _T_2037 = eq(mhpme_vec[3], UInt<10>("h0201")) @[dec_tlu_ctl.scala 2329:34] - node _T_2038 = bits(_T_2037, 0, 0) @[dec_tlu_ctl.scala 2329:62] - node _T_2039 = eq(mhpme_vec[3], UInt<10>("h0202")) @[dec_tlu_ctl.scala 2330:34] - node _T_2040 = bits(_T_2039, 0, 0) @[dec_tlu_ctl.scala 2330:62] - node _T_2041 = eq(mhpme_vec[3], UInt<10>("h0203")) @[dec_tlu_ctl.scala 2331:34] - node _T_2042 = bits(_T_2041, 0, 0) @[dec_tlu_ctl.scala 2331:62] - node _T_2043 = eq(mhpme_vec[3], UInt<10>("h0204")) @[dec_tlu_ctl.scala 2332:34] - node _T_2044 = bits(_T_2043, 0, 0) @[dec_tlu_ctl.scala 2332:62] - node _T_2045 = mux(_T_1879, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2046 = mux(_T_1881, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2047 = mux(_T_1883, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2048 = mux(_T_1885, _T_1887, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2049 = mux(_T_1889, _T_1893, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2050 = mux(_T_1895, _T_1898, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2051 = mux(_T_1900, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2052 = mux(_T_1902, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2053 = mux(_T_1904, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2054 = mux(_T_1906, _T_1907, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2055 = mux(_T_1909, _T_1910, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2056 = mux(_T_1912, _T_1913, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2057 = mux(_T_1915, _T_1916, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2058 = mux(_T_1918, _T_1920, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2059 = mux(_T_1922, _T_1925, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2060 = mux(_T_1927, _T_1928, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2061 = mux(_T_1930, _T_1931, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2062 = mux(_T_1933, _T_1934, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2063 = mux(_T_1936, _T_1937, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2064 = mux(_T_1939, _T_1940, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2065 = mux(_T_1942, _T_1943, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2066 = mux(_T_1945, _T_1946, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2067 = mux(_T_1948, _T_1949, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2068 = mux(_T_1951, _T_1952, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2069 = mux(_T_1954, _T_1957, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2070 = mux(_T_1959, _T_1960, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2071 = mux(_T_1962, _T_1963, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2072 = mux(_T_1965, _T_1966, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2073 = mux(_T_1968, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2074 = mux(_T_1970, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2075 = mux(_T_1972, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2076 = mux(_T_1974, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2077 = mux(_T_1976, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2078 = mux(_T_1978, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2079 = mux(_T_1980, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2080 = mux(_T_1982, _T_1984, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2081 = mux(_T_1986, _T_1988, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2082 = mux(_T_1990, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2083 = mux(_T_1992, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2084 = mux(_T_1994, _T_1996, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2085 = mux(_T_1998, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2086 = mux(_T_2000, io.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2087 = mux(_T_2002, io.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2088 = mux(_T_2004, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2089 = mux(_T_2006, io.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2090 = mux(_T_2008, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2091 = mux(_T_2010, io.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2092 = mux(_T_2012, _T_2015, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2093 = mux(_T_2017, _T_2025, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2094 = mux(_T_2027, _T_2028, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2095 = mux(_T_2030, _T_2031, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2096 = mux(_T_2033, _T_2034, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2097 = mux(_T_2036, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2098 = mux(_T_2038, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2099 = mux(_T_2040, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2100 = mux(_T_2042, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2101 = mux(_T_2044, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2102 = or(_T_2045, _T_2046) @[Mux.scala 27:72] - node _T_2103 = or(_T_2102, _T_2047) @[Mux.scala 27:72] + node _T_1874 = or(_T_1873, _T_1818) @[Mux.scala 27:72] + wire _T_1875 : UInt<1> @[Mux.scala 27:72] + _T_1875 <= _T_1874 @[Mux.scala 27:72] + node _T_1876 = and(_T_1594, _T_1875) @[dec_tlu_ctl.scala 2274:44] + mhpmc_inc_r[2] <= _T_1876 @[dec_tlu_ctl.scala 2274:19] + node _T_1877 = bits(mcountinhibit, 6, 6) @[dec_tlu_ctl.scala 2274:38] + node _T_1878 = not(_T_1877) @[dec_tlu_ctl.scala 2274:24] + node _T_1879 = eq(mhpme_vec[3], UInt<1>("h01")) @[dec_tlu_ctl.scala 2275:34] + node _T_1880 = bits(_T_1879, 0, 0) @[dec_tlu_ctl.scala 2275:62] + node _T_1881 = eq(mhpme_vec[3], UInt<2>("h02")) @[dec_tlu_ctl.scala 2276:34] + node _T_1882 = bits(_T_1881, 0, 0) @[dec_tlu_ctl.scala 2276:62] + node _T_1883 = eq(mhpme_vec[3], UInt<2>("h03")) @[dec_tlu_ctl.scala 2277:34] + node _T_1884 = bits(_T_1883, 0, 0) @[dec_tlu_ctl.scala 2277:62] + node _T_1885 = eq(mhpme_vec[3], UInt<3>("h04")) @[dec_tlu_ctl.scala 2278:34] + node _T_1886 = bits(_T_1885, 0, 0) @[dec_tlu_ctl.scala 2278:62] + node _T_1887 = not(io.illegal_r) @[dec_tlu_ctl.scala 2278:96] + node _T_1888 = and(io.tlu_i0_commit_cmt, _T_1887) @[dec_tlu_ctl.scala 2278:94] + node _T_1889 = eq(mhpme_vec[3], UInt<3>("h05")) @[dec_tlu_ctl.scala 2279:34] + node _T_1890 = bits(_T_1889, 0, 0) @[dec_tlu_ctl.scala 2279:62] + node _T_1891 = not(io.exu_pmu_i0_pc4) @[dec_tlu_ctl.scala 2279:96] + node _T_1892 = and(io.tlu_i0_commit_cmt, _T_1891) @[dec_tlu_ctl.scala 2279:94] + node _T_1893 = not(io.illegal_r) @[dec_tlu_ctl.scala 2279:117] + node _T_1894 = and(_T_1892, _T_1893) @[dec_tlu_ctl.scala 2279:115] + node _T_1895 = eq(mhpme_vec[3], UInt<3>("h06")) @[dec_tlu_ctl.scala 2280:34] + node _T_1896 = bits(_T_1895, 0, 0) @[dec_tlu_ctl.scala 2280:62] + node _T_1897 = and(io.tlu_i0_commit_cmt, io.exu_pmu_i0_pc4) @[dec_tlu_ctl.scala 2280:94] + node _T_1898 = not(io.illegal_r) @[dec_tlu_ctl.scala 2280:117] + node _T_1899 = and(_T_1897, _T_1898) @[dec_tlu_ctl.scala 2280:115] + node _T_1900 = eq(mhpme_vec[3], UInt<3>("h07")) @[dec_tlu_ctl.scala 2281:34] + node _T_1901 = bits(_T_1900, 0, 0) @[dec_tlu_ctl.scala 2281:62] + node _T_1902 = eq(mhpme_vec[3], UInt<4>("h08")) @[dec_tlu_ctl.scala 2282:34] + node _T_1903 = bits(_T_1902, 0, 0) @[dec_tlu_ctl.scala 2282:62] + node _T_1904 = eq(mhpme_vec[3], UInt<5>("h01e")) @[dec_tlu_ctl.scala 2283:34] + node _T_1905 = bits(_T_1904, 0, 0) @[dec_tlu_ctl.scala 2283:62] + node _T_1906 = eq(mhpme_vec[3], UInt<4>("h09")) @[dec_tlu_ctl.scala 2284:34] + node _T_1907 = bits(_T_1906, 0, 0) @[dec_tlu_ctl.scala 2284:62] + node _T_1908 = eq(pmu_i0_itype_qual, UInt<4>("h01")) @[dec_tlu_ctl.scala 2284:91] + node _T_1909 = eq(mhpme_vec[3], UInt<4>("h0a")) @[dec_tlu_ctl.scala 2285:34] + node _T_1910 = bits(_T_1909, 0, 0) @[dec_tlu_ctl.scala 2285:62] + node _T_1911 = and(io.dec_tlu_packet_r.pmu_divide, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2285:105] + node _T_1912 = eq(mhpme_vec[3], UInt<4>("h0b")) @[dec_tlu_ctl.scala 2286:34] + node _T_1913 = bits(_T_1912, 0, 0) @[dec_tlu_ctl.scala 2286:62] + node _T_1914 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[dec_tlu_ctl.scala 2286:91] + node _T_1915 = eq(mhpme_vec[3], UInt<4>("h0c")) @[dec_tlu_ctl.scala 2287:34] + node _T_1916 = bits(_T_1915, 0, 0) @[dec_tlu_ctl.scala 2287:62] + node _T_1917 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[dec_tlu_ctl.scala 2287:91] + node _T_1918 = eq(mhpme_vec[3], UInt<4>("h0d")) @[dec_tlu_ctl.scala 2288:34] + node _T_1919 = bits(_T_1918, 0, 0) @[dec_tlu_ctl.scala 2288:62] + node _T_1920 = eq(pmu_i0_itype_qual, UInt<4>("h02")) @[dec_tlu_ctl.scala 2288:91] + node _T_1921 = and(_T_1920, io.dec_tlu_packet_r.pmu_lsu_misaligned) @[dec_tlu_ctl.scala 2288:100] + node _T_1922 = eq(mhpme_vec[3], UInt<4>("h0e")) @[dec_tlu_ctl.scala 2289:34] + node _T_1923 = bits(_T_1922, 0, 0) @[dec_tlu_ctl.scala 2289:62] + node _T_1924 = eq(pmu_i0_itype_qual, UInt<4>("h03")) @[dec_tlu_ctl.scala 2289:91] + node _T_1925 = bits(io.dec_tlu_packet_r.pmu_lsu_misaligned, 0, 0) @[dec_tlu_ctl.scala 2289:142] + node _T_1926 = and(_T_1924, _T_1925) @[dec_tlu_ctl.scala 2289:101] + node _T_1927 = eq(mhpme_vec[3], UInt<4>("h0f")) @[dec_tlu_ctl.scala 2290:34] + node _T_1928 = bits(_T_1927, 0, 0) @[dec_tlu_ctl.scala 2290:59] + node _T_1929 = eq(pmu_i0_itype_qual, UInt<4>("h04")) @[dec_tlu_ctl.scala 2290:89] + node _T_1930 = eq(mhpme_vec[3], UInt<5>("h010")) @[dec_tlu_ctl.scala 2291:34] + node _T_1931 = bits(_T_1930, 0, 0) @[dec_tlu_ctl.scala 2291:59] + node _T_1932 = eq(pmu_i0_itype_qual, UInt<4>("h05")) @[dec_tlu_ctl.scala 2291:89] + node _T_1933 = eq(mhpme_vec[3], UInt<5>("h012")) @[dec_tlu_ctl.scala 2292:34] + node _T_1934 = bits(_T_1933, 0, 0) @[dec_tlu_ctl.scala 2292:59] + node _T_1935 = eq(pmu_i0_itype_qual, UInt<4>("h06")) @[dec_tlu_ctl.scala 2292:89] + node _T_1936 = eq(mhpme_vec[3], UInt<5>("h011")) @[dec_tlu_ctl.scala 2293:34] + node _T_1937 = bits(_T_1936, 0, 0) @[dec_tlu_ctl.scala 2293:59] + node _T_1938 = eq(pmu_i0_itype_qual, UInt<4>("h07")) @[dec_tlu_ctl.scala 2293:89] + node _T_1939 = eq(mhpme_vec[3], UInt<5>("h013")) @[dec_tlu_ctl.scala 2294:34] + node _T_1940 = bits(_T_1939, 0, 0) @[dec_tlu_ctl.scala 2294:59] + node _T_1941 = eq(pmu_i0_itype_qual, UInt<4>("h08")) @[dec_tlu_ctl.scala 2294:89] + node _T_1942 = eq(mhpme_vec[3], UInt<5>("h014")) @[dec_tlu_ctl.scala 2295:34] + node _T_1943 = bits(_T_1942, 0, 0) @[dec_tlu_ctl.scala 2295:59] + node _T_1944 = eq(pmu_i0_itype_qual, UInt<4>("h09")) @[dec_tlu_ctl.scala 2295:89] + node _T_1945 = eq(mhpme_vec[3], UInt<5>("h015")) @[dec_tlu_ctl.scala 2296:34] + node _T_1946 = bits(_T_1945, 0, 0) @[dec_tlu_ctl.scala 2296:59] + node _T_1947 = eq(pmu_i0_itype_qual, UInt<4>("h0a")) @[dec_tlu_ctl.scala 2296:89] + node _T_1948 = eq(mhpme_vec[3], UInt<5>("h016")) @[dec_tlu_ctl.scala 2297:34] + node _T_1949 = bits(_T_1948, 0, 0) @[dec_tlu_ctl.scala 2297:59] + node _T_1950 = eq(pmu_i0_itype_qual, UInt<4>("h0b")) @[dec_tlu_ctl.scala 2297:89] + node _T_1951 = eq(mhpme_vec[3], UInt<5>("h017")) @[dec_tlu_ctl.scala 2298:34] + node _T_1952 = bits(_T_1951, 0, 0) @[dec_tlu_ctl.scala 2298:59] + node _T_1953 = eq(pmu_i0_itype_qual, UInt<4>("h0c")) @[dec_tlu_ctl.scala 2298:89] + node _T_1954 = eq(mhpme_vec[3], UInt<5>("h018")) @[dec_tlu_ctl.scala 2299:34] + node _T_1955 = bits(_T_1954, 0, 0) @[dec_tlu_ctl.scala 2299:59] + node _T_1956 = eq(pmu_i0_itype_qual, UInt<4>("h0d")) @[dec_tlu_ctl.scala 2299:89] + node _T_1957 = eq(pmu_i0_itype_qual, UInt<4>("h0e")) @[dec_tlu_ctl.scala 2299:122] + node _T_1958 = or(_T_1956, _T_1957) @[dec_tlu_ctl.scala 2299:101] + node _T_1959 = eq(mhpme_vec[3], UInt<5>("h019")) @[dec_tlu_ctl.scala 2300:34] + node _T_1960 = bits(_T_1959, 0, 0) @[dec_tlu_ctl.scala 2300:62] + node _T_1961 = and(io.exu_pmu_i0_br_misp, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2300:95] + node _T_1962 = eq(mhpme_vec[3], UInt<5>("h01a")) @[dec_tlu_ctl.scala 2301:34] + node _T_1963 = bits(_T_1962, 0, 0) @[dec_tlu_ctl.scala 2301:62] + node _T_1964 = and(io.exu_pmu_i0_br_ataken, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2301:97] + node _T_1965 = eq(mhpme_vec[3], UInt<5>("h01b")) @[dec_tlu_ctl.scala 2302:34] + node _T_1966 = bits(_T_1965, 0, 0) @[dec_tlu_ctl.scala 2302:62] + node _T_1967 = and(io.dec_tlu_packet_r.pmu_i0_br_unpred, io.tlu_i0_commit_cmt) @[dec_tlu_ctl.scala 2302:110] + node _T_1968 = eq(mhpme_vec[3], UInt<5>("h01c")) @[dec_tlu_ctl.scala 2303:34] + node _T_1969 = bits(_T_1968, 0, 0) @[dec_tlu_ctl.scala 2303:62] + node _T_1970 = eq(mhpme_vec[3], UInt<5>("h01e")) @[dec_tlu_ctl.scala 2304:34] + node _T_1971 = bits(_T_1970, 0, 0) @[dec_tlu_ctl.scala 2304:62] + node _T_1972 = eq(mhpme_vec[3], UInt<5>("h01f")) @[dec_tlu_ctl.scala 2305:34] + node _T_1973 = bits(_T_1972, 0, 0) @[dec_tlu_ctl.scala 2305:62] + node _T_1974 = eq(mhpme_vec[3], UInt<6>("h020")) @[dec_tlu_ctl.scala 2306:34] + node _T_1975 = bits(_T_1974, 0, 0) @[dec_tlu_ctl.scala 2306:62] + node _T_1976 = eq(mhpme_vec[3], UInt<6>("h022")) @[dec_tlu_ctl.scala 2307:34] + node _T_1977 = bits(_T_1976, 0, 0) @[dec_tlu_ctl.scala 2307:62] + node _T_1978 = eq(mhpme_vec[3], UInt<6>("h023")) @[dec_tlu_ctl.scala 2308:34] + node _T_1979 = bits(_T_1978, 0, 0) @[dec_tlu_ctl.scala 2308:62] + node _T_1980 = eq(mhpme_vec[3], UInt<6>("h024")) @[dec_tlu_ctl.scala 2309:34] + node _T_1981 = bits(_T_1980, 0, 0) @[dec_tlu_ctl.scala 2309:62] + node _T_1982 = eq(mhpme_vec[3], UInt<6>("h025")) @[dec_tlu_ctl.scala 2310:34] + node _T_1983 = bits(_T_1982, 0, 0) @[dec_tlu_ctl.scala 2310:62] + node _T_1984 = or(io.i0_exception_valid_r, io.i0_trigger_hit_r) @[dec_tlu_ctl.scala 2310:98] + node _T_1985 = or(_T_1984, io.lsu_exc_valid_r) @[dec_tlu_ctl.scala 2310:120] + node _T_1986 = eq(mhpme_vec[3], UInt<6>("h026")) @[dec_tlu_ctl.scala 2311:34] + node _T_1987 = bits(_T_1986, 0, 0) @[dec_tlu_ctl.scala 2311:62] + node _T_1988 = or(io.take_timer_int, io.take_int_timer0_int) @[dec_tlu_ctl.scala 2311:92] + node _T_1989 = or(_T_1988, io.take_int_timer1_int) @[dec_tlu_ctl.scala 2311:117] + node _T_1990 = eq(mhpme_vec[3], UInt<6>("h027")) @[dec_tlu_ctl.scala 2312:34] + node _T_1991 = bits(_T_1990, 0, 0) @[dec_tlu_ctl.scala 2312:62] + node _T_1992 = eq(mhpme_vec[3], UInt<6>("h028")) @[dec_tlu_ctl.scala 2313:34] + node _T_1993 = bits(_T_1992, 0, 0) @[dec_tlu_ctl.scala 2313:62] + node _T_1994 = eq(mhpme_vec[3], UInt<6>("h029")) @[dec_tlu_ctl.scala 2314:34] + node _T_1995 = bits(_T_1994, 0, 0) @[dec_tlu_ctl.scala 2314:62] + node _T_1996 = or(io.dec_tlu_br0_error_r, io.dec_tlu_br0_start_error_r) @[dec_tlu_ctl.scala 2314:97] + node _T_1997 = and(_T_1996, io.rfpc_i0_r) @[dec_tlu_ctl.scala 2314:129] + node _T_1998 = eq(mhpme_vec[3], UInt<6>("h02a")) @[dec_tlu_ctl.scala 2315:34] + node _T_1999 = bits(_T_1998, 0, 0) @[dec_tlu_ctl.scala 2315:62] + node _T_2000 = eq(mhpme_vec[3], UInt<6>("h02b")) @[dec_tlu_ctl.scala 2316:34] + node _T_2001 = bits(_T_2000, 0, 0) @[dec_tlu_ctl.scala 2316:62] + node _T_2002 = eq(mhpme_vec[3], UInt<6>("h02c")) @[dec_tlu_ctl.scala 2317:34] + node _T_2003 = bits(_T_2002, 0, 0) @[dec_tlu_ctl.scala 2317:62] + node _T_2004 = eq(mhpme_vec[3], UInt<6>("h02d")) @[dec_tlu_ctl.scala 2318:34] + node _T_2005 = bits(_T_2004, 0, 0) @[dec_tlu_ctl.scala 2318:62] + node _T_2006 = eq(mhpme_vec[3], UInt<6>("h02e")) @[dec_tlu_ctl.scala 2319:34] + node _T_2007 = bits(_T_2006, 0, 0) @[dec_tlu_ctl.scala 2319:62] + node _T_2008 = eq(mhpme_vec[3], UInt<6>("h02f")) @[dec_tlu_ctl.scala 2320:34] + node _T_2009 = bits(_T_2008, 0, 0) @[dec_tlu_ctl.scala 2320:62] + node _T_2010 = eq(mhpme_vec[3], UInt<6>("h030")) @[dec_tlu_ctl.scala 2321:34] + node _T_2011 = bits(_T_2010, 0, 0) @[dec_tlu_ctl.scala 2321:62] + node _T_2012 = eq(mhpme_vec[3], UInt<6>("h031")) @[dec_tlu_ctl.scala 2322:34] + node _T_2013 = bits(_T_2012, 0, 0) @[dec_tlu_ctl.scala 2322:62] + node _T_2014 = dshr(io.mstatus, UInt<1>("h00")) @[dec_tlu_ctl.scala 2322:84] + node _T_2015 = bits(_T_2014, 0, 0) @[dec_tlu_ctl.scala 2322:84] + node _T_2016 = not(_T_2015) @[dec_tlu_ctl.scala 2322:73] + node _T_2017 = eq(mhpme_vec[3], UInt<6>("h032")) @[dec_tlu_ctl.scala 2323:34] + node _T_2018 = bits(_T_2017, 0, 0) @[dec_tlu_ctl.scala 2323:62] + node _T_2019 = dshr(io.mstatus, UInt<1>("h00")) @[dec_tlu_ctl.scala 2323:84] + node _T_2020 = bits(_T_2019, 0, 0) @[dec_tlu_ctl.scala 2323:84] + node _T_2021 = not(_T_2020) @[dec_tlu_ctl.scala 2323:73] + node _T_2022 = bits(io.mip, 5, 0) @[dec_tlu_ctl.scala 2323:107] + node _T_2023 = bits(mie, 5, 0) @[dec_tlu_ctl.scala 2323:118] + node _T_2024 = and(_T_2022, _T_2023) @[dec_tlu_ctl.scala 2323:113] + node _T_2025 = orr(_T_2024) @[dec_tlu_ctl.scala 2323:125] + node _T_2026 = and(_T_2021, _T_2025) @[dec_tlu_ctl.scala 2323:98] + node _T_2027 = eq(mhpme_vec[3], UInt<6>("h036")) @[dec_tlu_ctl.scala 2324:34] + node _T_2028 = bits(_T_2027, 0, 0) @[dec_tlu_ctl.scala 2324:62] + node _T_2029 = eq(pmu_i0_itype_qual, UInt<4>("h0f")) @[dec_tlu_ctl.scala 2324:91] + node _T_2030 = eq(mhpme_vec[3], UInt<6>("h037")) @[dec_tlu_ctl.scala 2325:34] + node _T_2031 = bits(_T_2030, 0, 0) @[dec_tlu_ctl.scala 2325:62] + node _T_2032 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_load_external_r) @[dec_tlu_ctl.scala 2325:94] + node _T_2033 = eq(mhpme_vec[3], UInt<6>("h038")) @[dec_tlu_ctl.scala 2326:34] + node _T_2034 = bits(_T_2033, 0, 0) @[dec_tlu_ctl.scala 2326:62] + node _T_2035 = and(io.tlu_i0_commit_cmt, io.lsu_pmu_store_external_r) @[dec_tlu_ctl.scala 2326:94] + node _T_2036 = eq(mhpme_vec[3], UInt<10>("h0200")) @[dec_tlu_ctl.scala 2328:34] + node _T_2037 = bits(_T_2036, 0, 0) @[dec_tlu_ctl.scala 2328:62] + node _T_2038 = eq(mhpme_vec[3], UInt<10>("h0201")) @[dec_tlu_ctl.scala 2329:34] + node _T_2039 = bits(_T_2038, 0, 0) @[dec_tlu_ctl.scala 2329:62] + node _T_2040 = eq(mhpme_vec[3], UInt<10>("h0202")) @[dec_tlu_ctl.scala 2330:34] + node _T_2041 = bits(_T_2040, 0, 0) @[dec_tlu_ctl.scala 2330:62] + node _T_2042 = eq(mhpme_vec[3], UInt<10>("h0203")) @[dec_tlu_ctl.scala 2331:34] + node _T_2043 = bits(_T_2042, 0, 0) @[dec_tlu_ctl.scala 2331:62] + node _T_2044 = eq(mhpme_vec[3], UInt<10>("h0204")) @[dec_tlu_ctl.scala 2332:34] + node _T_2045 = bits(_T_2044, 0, 0) @[dec_tlu_ctl.scala 2332:62] + node _T_2046 = mux(_T_1880, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2047 = mux(_T_1882, io.ifu_pmu_ic_hit, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2048 = mux(_T_1884, io.ifu_pmu_ic_miss, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2049 = mux(_T_1886, _T_1888, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2050 = mux(_T_1890, _T_1894, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2051 = mux(_T_1896, _T_1899, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2052 = mux(_T_1901, io.ifu_pmu_instr_aligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2053 = mux(_T_1903, io.dec_pmu_instr_decoded, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2054 = mux(_T_1905, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2055 = mux(_T_1907, _T_1908, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2056 = mux(_T_1910, _T_1911, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2057 = mux(_T_1913, _T_1914, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2058 = mux(_T_1916, _T_1917, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2059 = mux(_T_1919, _T_1921, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2060 = mux(_T_1923, _T_1926, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2061 = mux(_T_1928, _T_1929, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2062 = mux(_T_1931, _T_1932, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2063 = mux(_T_1934, _T_1935, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2064 = mux(_T_1937, _T_1938, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2065 = mux(_T_1940, _T_1941, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2066 = mux(_T_1943, _T_1944, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2067 = mux(_T_1946, _T_1947, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2068 = mux(_T_1949, _T_1950, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2069 = mux(_T_1952, _T_1953, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2070 = mux(_T_1955, _T_1958, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2071 = mux(_T_1960, _T_1961, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2072 = mux(_T_1963, _T_1964, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2073 = mux(_T_1966, _T_1967, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2074 = mux(_T_1969, io.ifu_pmu_fetch_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2075 = mux(_T_1971, io.dec_pmu_decode_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2076 = mux(_T_1973, io.dec_pmu_postsync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2077 = mux(_T_1975, io.dec_pmu_presync_stall, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2078 = mux(_T_1977, io.lsu_store_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2079 = mux(_T_1979, io.dma_dccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2080 = mux(_T_1981, io.dma_iccm_stall_any, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2081 = mux(_T_1983, _T_1985, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2082 = mux(_T_1987, _T_1989, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2083 = mux(_T_1991, io.take_ext_int, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2084 = mux(_T_1993, io.tlu_flush_lower_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2085 = mux(_T_1995, _T_1997, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2086 = mux(_T_1999, io.ifu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2087 = mux(_T_2001, io.lsu_pmu_bus_trxn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2088 = mux(_T_2003, io.lsu_pmu_bus_misaligned, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2089 = mux(_T_2005, io.ifu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2090 = mux(_T_2007, io.lsu_pmu_bus_error, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2091 = mux(_T_2009, io.ifu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2092 = mux(_T_2011, io.lsu_pmu_bus_busy, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2093 = mux(_T_2013, _T_2016, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2094 = mux(_T_2018, _T_2026, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2095 = mux(_T_2028, _T_2029, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2096 = mux(_T_2031, _T_2032, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2097 = mux(_T_2034, _T_2035, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2098 = mux(_T_2037, io.dec_tlu_pmu_fw_halted, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2099 = mux(_T_2039, io.dma_pmu_any_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2100 = mux(_T_2041, io.dma_pmu_any_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2101 = mux(_T_2043, io.dma_pmu_dccm_read, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2102 = mux(_T_2045, io.dma_pmu_dccm_write, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2103 = or(_T_2046, _T_2047) @[Mux.scala 27:72] node _T_2104 = or(_T_2103, _T_2048) @[Mux.scala 27:72] node _T_2105 = or(_T_2104, _T_2049) @[Mux.scala 27:72] node _T_2106 = or(_T_2105, _T_2050) @[Mux.scala 27:72] @@ -75553,576 +75553,576 @@ circuit quasar_wrapper : node _T_2155 = or(_T_2154, _T_2099) @[Mux.scala 27:72] node _T_2156 = or(_T_2155, _T_2100) @[Mux.scala 27:72] node _T_2157 = or(_T_2156, _T_2101) @[Mux.scala 27:72] - wire _T_2158 : UInt<1> @[Mux.scala 27:72] - _T_2158 <= _T_2157 @[Mux.scala 27:72] - node _T_2159 = and(_T_1877, _T_2158) @[dec_tlu_ctl.scala 2274:44] - mhpmc_inc_r[3] <= _T_2159 @[dec_tlu_ctl.scala 2274:19] - reg _T_2160 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2335:53] - _T_2160 <= mhpmc_inc_r[0] @[dec_tlu_ctl.scala 2335:53] - mhpmc_inc_r_d1[0] <= _T_2160 @[dec_tlu_ctl.scala 2335:20] - reg _T_2161 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2336:53] - _T_2161 <= mhpmc_inc_r[1] @[dec_tlu_ctl.scala 2336:53] - mhpmc_inc_r_d1[1] <= _T_2161 @[dec_tlu_ctl.scala 2336:20] - reg _T_2162 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2337:53] - _T_2162 <= mhpmc_inc_r[2] @[dec_tlu_ctl.scala 2337:53] - mhpmc_inc_r_d1[2] <= _T_2162 @[dec_tlu_ctl.scala 2337:20] - reg _T_2163 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2338:53] - _T_2163 <= mhpmc_inc_r[3] @[dec_tlu_ctl.scala 2338:53] - mhpmc_inc_r_d1[3] <= _T_2163 @[dec_tlu_ctl.scala 2338:20] + node _T_2158 = or(_T_2157, _T_2102) @[Mux.scala 27:72] + wire _T_2159 : UInt<1> @[Mux.scala 27:72] + _T_2159 <= _T_2158 @[Mux.scala 27:72] + node _T_2160 = and(_T_1878, _T_2159) @[dec_tlu_ctl.scala 2274:44] + mhpmc_inc_r[3] <= _T_2160 @[dec_tlu_ctl.scala 2274:19] + reg _T_2161 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2335:53] + _T_2161 <= mhpmc_inc_r[0] @[dec_tlu_ctl.scala 2335:53] + mhpmc_inc_r_d1[0] <= _T_2161 @[dec_tlu_ctl.scala 2335:20] + reg _T_2162 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2336:53] + _T_2162 <= mhpmc_inc_r[1] @[dec_tlu_ctl.scala 2336:53] + mhpmc_inc_r_d1[1] <= _T_2162 @[dec_tlu_ctl.scala 2336:20] + reg _T_2163 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2337:53] + _T_2163 <= mhpmc_inc_r[2] @[dec_tlu_ctl.scala 2337:53] + mhpmc_inc_r_d1[2] <= _T_2163 @[dec_tlu_ctl.scala 2337:20] + reg _T_2164 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2338:53] + _T_2164 <= mhpmc_inc_r[3] @[dec_tlu_ctl.scala 2338:53] + mhpmc_inc_r_d1[3] <= _T_2164 @[dec_tlu_ctl.scala 2338:20] reg perfcnt_halted_d1 : UInt, io.free_clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2339:56] perfcnt_halted_d1 <= perfcnt_halted @[dec_tlu_ctl.scala 2339:56] - node _T_2164 = bits(io.dcsr, 10, 10) @[dec_tlu_ctl.scala 2342:53] - node _T_2165 = and(io.dec_tlu_dbg_halted, _T_2164) @[dec_tlu_ctl.scala 2342:44] - node _T_2166 = or(_T_2165, io.dec_tlu_pmu_fw_halted) @[dec_tlu_ctl.scala 2342:67] - perfcnt_halted <= _T_2166 @[dec_tlu_ctl.scala 2342:17] - node _T_2167 = bits(io.dcsr, 10, 10) @[dec_tlu_ctl.scala 2343:70] - node _T_2168 = and(io.dec_tlu_dbg_halted, _T_2167) @[dec_tlu_ctl.scala 2343:61] - node _T_2169 = not(_T_2168) @[dec_tlu_ctl.scala 2343:37] - node _T_2170 = bits(_T_2169, 0, 0) @[Bitwise.scala 72:15] - node _T_2171 = mux(_T_2170, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_2172 = bits(mhpme_vec[3], 9, 9) @[dec_tlu_ctl.scala 2343:104] - node _T_2173 = bits(mhpme_vec[2], 9, 9) @[dec_tlu_ctl.scala 2343:120] - node _T_2174 = bits(mhpme_vec[1], 9, 9) @[dec_tlu_ctl.scala 2343:136] - node _T_2175 = bits(mhpme_vec[0], 9, 9) @[dec_tlu_ctl.scala 2343:152] - node _T_2176 = cat(_T_2174, _T_2175) @[Cat.scala 29:58] - node _T_2177 = cat(_T_2172, _T_2173) @[Cat.scala 29:58] - node _T_2178 = cat(_T_2177, _T_2176) @[Cat.scala 29:58] - node perfcnt_during_sleep = and(_T_2171, _T_2178) @[dec_tlu_ctl.scala 2343:86] - node _T_2179 = bits(perfcnt_during_sleep, 0, 0) @[dec_tlu_ctl.scala 2345:88] - node _T_2180 = not(_T_2179) @[dec_tlu_ctl.scala 2345:67] - node _T_2181 = and(perfcnt_halted_d1, _T_2180) @[dec_tlu_ctl.scala 2345:65] - node _T_2182 = not(_T_2181) @[dec_tlu_ctl.scala 2345:45] - node _T_2183 = and(mhpmc_inc_r_d1[0], _T_2182) @[dec_tlu_ctl.scala 2345:43] - io.dec_tlu_perfcnt0 <= _T_2183 @[dec_tlu_ctl.scala 2345:22] - node _T_2184 = bits(perfcnt_during_sleep, 1, 1) @[dec_tlu_ctl.scala 2346:88] - node _T_2185 = not(_T_2184) @[dec_tlu_ctl.scala 2346:67] - node _T_2186 = and(perfcnt_halted_d1, _T_2185) @[dec_tlu_ctl.scala 2346:65] - node _T_2187 = not(_T_2186) @[dec_tlu_ctl.scala 2346:45] - node _T_2188 = and(mhpmc_inc_r_d1[1], _T_2187) @[dec_tlu_ctl.scala 2346:43] - io.dec_tlu_perfcnt1 <= _T_2188 @[dec_tlu_ctl.scala 2346:22] - node _T_2189 = bits(perfcnt_during_sleep, 2, 2) @[dec_tlu_ctl.scala 2347:88] - node _T_2190 = not(_T_2189) @[dec_tlu_ctl.scala 2347:67] - node _T_2191 = and(perfcnt_halted_d1, _T_2190) @[dec_tlu_ctl.scala 2347:65] - node _T_2192 = not(_T_2191) @[dec_tlu_ctl.scala 2347:45] - node _T_2193 = and(mhpmc_inc_r_d1[2], _T_2192) @[dec_tlu_ctl.scala 2347:43] - io.dec_tlu_perfcnt2 <= _T_2193 @[dec_tlu_ctl.scala 2347:22] - node _T_2194 = bits(perfcnt_during_sleep, 3, 3) @[dec_tlu_ctl.scala 2348:88] - node _T_2195 = not(_T_2194) @[dec_tlu_ctl.scala 2348:67] - node _T_2196 = and(perfcnt_halted_d1, _T_2195) @[dec_tlu_ctl.scala 2348:65] - node _T_2197 = not(_T_2196) @[dec_tlu_ctl.scala 2348:45] - node _T_2198 = and(mhpmc_inc_r_d1[3], _T_2197) @[dec_tlu_ctl.scala 2348:43] - io.dec_tlu_perfcnt3 <= _T_2198 @[dec_tlu_ctl.scala 2348:22] - node _T_2199 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2354:65] - node _T_2200 = eq(_T_2199, UInt<12>("h0b03")) @[dec_tlu_ctl.scala 2354:72] - node mhpmc3_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2200) @[dec_tlu_ctl.scala 2354:43] - node _T_2201 = not(perfcnt_halted) @[dec_tlu_ctl.scala 2355:23] - node _T_2202 = bits(perfcnt_during_sleep, 0, 0) @[dec_tlu_ctl.scala 2355:61] - node _T_2203 = or(_T_2201, _T_2202) @[dec_tlu_ctl.scala 2355:39] - node _T_2204 = orr(mhpmc_inc_r[0]) @[dec_tlu_ctl.scala 2355:86] - node mhpmc3_wr_en1 = and(_T_2203, _T_2204) @[dec_tlu_ctl.scala 2355:66] + node _T_2165 = bits(io.dcsr, 10, 10) @[dec_tlu_ctl.scala 2342:53] + node _T_2166 = and(io.dec_tlu_dbg_halted, _T_2165) @[dec_tlu_ctl.scala 2342:44] + node _T_2167 = or(_T_2166, io.dec_tlu_pmu_fw_halted) @[dec_tlu_ctl.scala 2342:67] + perfcnt_halted <= _T_2167 @[dec_tlu_ctl.scala 2342:17] + node _T_2168 = bits(io.dcsr, 10, 10) @[dec_tlu_ctl.scala 2343:70] + node _T_2169 = and(io.dec_tlu_dbg_halted, _T_2168) @[dec_tlu_ctl.scala 2343:61] + node _T_2170 = not(_T_2169) @[dec_tlu_ctl.scala 2343:37] + node _T_2171 = bits(_T_2170, 0, 0) @[Bitwise.scala 72:15] + node _T_2172 = mux(_T_2171, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_2173 = bits(mhpme_vec[3], 9, 9) @[dec_tlu_ctl.scala 2343:104] + node _T_2174 = bits(mhpme_vec[2], 9, 9) @[dec_tlu_ctl.scala 2343:120] + node _T_2175 = bits(mhpme_vec[1], 9, 9) @[dec_tlu_ctl.scala 2343:136] + node _T_2176 = bits(mhpme_vec[0], 9, 9) @[dec_tlu_ctl.scala 2343:152] + node _T_2177 = cat(_T_2175, _T_2176) @[Cat.scala 29:58] + node _T_2178 = cat(_T_2173, _T_2174) @[Cat.scala 29:58] + node _T_2179 = cat(_T_2178, _T_2177) @[Cat.scala 29:58] + node perfcnt_during_sleep = and(_T_2172, _T_2179) @[dec_tlu_ctl.scala 2343:86] + node _T_2180 = bits(perfcnt_during_sleep, 0, 0) @[dec_tlu_ctl.scala 2345:88] + node _T_2181 = not(_T_2180) @[dec_tlu_ctl.scala 2345:67] + node _T_2182 = and(perfcnt_halted_d1, _T_2181) @[dec_tlu_ctl.scala 2345:65] + node _T_2183 = not(_T_2182) @[dec_tlu_ctl.scala 2345:45] + node _T_2184 = and(mhpmc_inc_r_d1[0], _T_2183) @[dec_tlu_ctl.scala 2345:43] + io.dec_tlu_perfcnt0 <= _T_2184 @[dec_tlu_ctl.scala 2345:22] + node _T_2185 = bits(perfcnt_during_sleep, 1, 1) @[dec_tlu_ctl.scala 2346:88] + node _T_2186 = not(_T_2185) @[dec_tlu_ctl.scala 2346:67] + node _T_2187 = and(perfcnt_halted_d1, _T_2186) @[dec_tlu_ctl.scala 2346:65] + node _T_2188 = not(_T_2187) @[dec_tlu_ctl.scala 2346:45] + node _T_2189 = and(mhpmc_inc_r_d1[1], _T_2188) @[dec_tlu_ctl.scala 2346:43] + io.dec_tlu_perfcnt1 <= _T_2189 @[dec_tlu_ctl.scala 2346:22] + node _T_2190 = bits(perfcnt_during_sleep, 2, 2) @[dec_tlu_ctl.scala 2347:88] + node _T_2191 = not(_T_2190) @[dec_tlu_ctl.scala 2347:67] + node _T_2192 = and(perfcnt_halted_d1, _T_2191) @[dec_tlu_ctl.scala 2347:65] + node _T_2193 = not(_T_2192) @[dec_tlu_ctl.scala 2347:45] + node _T_2194 = and(mhpmc_inc_r_d1[2], _T_2193) @[dec_tlu_ctl.scala 2347:43] + io.dec_tlu_perfcnt2 <= _T_2194 @[dec_tlu_ctl.scala 2347:22] + node _T_2195 = bits(perfcnt_during_sleep, 3, 3) @[dec_tlu_ctl.scala 2348:88] + node _T_2196 = not(_T_2195) @[dec_tlu_ctl.scala 2348:67] + node _T_2197 = and(perfcnt_halted_d1, _T_2196) @[dec_tlu_ctl.scala 2348:65] + node _T_2198 = not(_T_2197) @[dec_tlu_ctl.scala 2348:45] + node _T_2199 = and(mhpmc_inc_r_d1[3], _T_2198) @[dec_tlu_ctl.scala 2348:43] + io.dec_tlu_perfcnt3 <= _T_2199 @[dec_tlu_ctl.scala 2348:22] + node _T_2200 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2354:65] + node _T_2201 = eq(_T_2200, UInt<12>("h0b03")) @[dec_tlu_ctl.scala 2354:72] + node mhpmc3_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2201) @[dec_tlu_ctl.scala 2354:43] + node _T_2202 = not(perfcnt_halted) @[dec_tlu_ctl.scala 2355:23] + node _T_2203 = bits(perfcnt_during_sleep, 0, 0) @[dec_tlu_ctl.scala 2355:61] + node _T_2204 = or(_T_2202, _T_2203) @[dec_tlu_ctl.scala 2355:39] + node _T_2205 = orr(mhpmc_inc_r[0]) @[dec_tlu_ctl.scala 2355:86] + node mhpmc3_wr_en1 = and(_T_2204, _T_2205) @[dec_tlu_ctl.scala 2355:66] node mhpmc3_wr_en = or(mhpmc3_wr_en0, mhpmc3_wr_en1) @[dec_tlu_ctl.scala 2356:36] - node _T_2205 = bits(mhpmc3h, 31, 0) @[dec_tlu_ctl.scala 2359:28] - node _T_2206 = bits(mhpmc3, 31, 0) @[dec_tlu_ctl.scala 2359:41] - node _T_2207 = cat(_T_2205, _T_2206) @[Cat.scala 29:58] - node _T_2208 = cat(UInt<63>("h00"), mhpmc_inc_r[0]) @[Cat.scala 29:58] - node _T_2209 = add(_T_2207, _T_2208) @[dec_tlu_ctl.scala 2359:49] - node _T_2210 = tail(_T_2209, 1) @[dec_tlu_ctl.scala 2359:49] - mhpmc3_incr <= _T_2210 @[dec_tlu_ctl.scala 2359:14] - node _T_2211 = bits(mhpmc3_wr_en0, 0, 0) @[dec_tlu_ctl.scala 2360:36] - node _T_2212 = bits(mhpmc3_incr, 31, 0) @[dec_tlu_ctl.scala 2360:76] - node mhpmc3_ns = mux(_T_2211, io.dec_csr_wrdata_r, _T_2212) @[dec_tlu_ctl.scala 2360:21] - node _T_2213 = bits(mhpmc3_wr_en, 0, 0) @[dec_tlu_ctl.scala 2362:42] + node _T_2206 = bits(mhpmc3h, 31, 0) @[dec_tlu_ctl.scala 2359:28] + node _T_2207 = bits(mhpmc3, 31, 0) @[dec_tlu_ctl.scala 2359:41] + node _T_2208 = cat(_T_2206, _T_2207) @[Cat.scala 29:58] + node _T_2209 = cat(UInt<63>("h00"), mhpmc_inc_r[0]) @[Cat.scala 29:58] + node _T_2210 = add(_T_2208, _T_2209) @[dec_tlu_ctl.scala 2359:49] + node _T_2211 = tail(_T_2210, 1) @[dec_tlu_ctl.scala 2359:49] + mhpmc3_incr <= _T_2211 @[dec_tlu_ctl.scala 2359:14] + node _T_2212 = bits(mhpmc3_wr_en0, 0, 0) @[dec_tlu_ctl.scala 2360:36] + node _T_2213 = bits(mhpmc3_incr, 31, 0) @[dec_tlu_ctl.scala 2360:76] + node mhpmc3_ns = mux(_T_2212, io.dec_csr_wrdata_r, _T_2213) @[dec_tlu_ctl.scala 2360:21] + node _T_2214 = bits(mhpmc3_wr_en, 0, 0) @[dec_tlu_ctl.scala 2362:42] inst rvclkhdr_26 of rvclkhdr_746 @[lib.scala 352:23] rvclkhdr_26.clock <= clock rvclkhdr_26.reset <= reset rvclkhdr_26.io.clk <= clock @[lib.scala 354:18] - rvclkhdr_26.io.en <= _T_2213 @[lib.scala 355:17] + rvclkhdr_26.io.en <= _T_2214 @[lib.scala 355:17] rvclkhdr_26.io.scan_mode <= io.scan_mode @[lib.scala 356:24] - reg _T_2214 : UInt, rvclkhdr_26.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] - _T_2214 <= mhpmc3_ns @[lib.scala 358:16] - mhpmc3 <= _T_2214 @[dec_tlu_ctl.scala 2362:9] - node _T_2215 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2364:66] - node _T_2216 = eq(_T_2215, UInt<12>("h0b83")) @[dec_tlu_ctl.scala 2364:73] - node mhpmc3h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2216) @[dec_tlu_ctl.scala 2364:44] + reg _T_2215 : UInt, rvclkhdr_26.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] + _T_2215 <= mhpmc3_ns @[lib.scala 358:16] + mhpmc3 <= _T_2215 @[dec_tlu_ctl.scala 2362:9] + node _T_2216 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2364:66] + node _T_2217 = eq(_T_2216, UInt<12>("h0b83")) @[dec_tlu_ctl.scala 2364:73] + node mhpmc3h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2217) @[dec_tlu_ctl.scala 2364:44] node mhpmc3h_wr_en = or(mhpmc3h_wr_en0, mhpmc3_wr_en1) @[dec_tlu_ctl.scala 2365:38] - node _T_2217 = bits(mhpmc3h_wr_en0, 0, 0) @[dec_tlu_ctl.scala 2366:38] - node _T_2218 = bits(mhpmc3_incr, 63, 32) @[dec_tlu_ctl.scala 2366:78] - node mhpmc3h_ns = mux(_T_2217, io.dec_csr_wrdata_r, _T_2218) @[dec_tlu_ctl.scala 2366:22] - node _T_2219 = bits(mhpmc3h_wr_en, 0, 0) @[dec_tlu_ctl.scala 2368:46] + node _T_2218 = bits(mhpmc3h_wr_en0, 0, 0) @[dec_tlu_ctl.scala 2366:38] + node _T_2219 = bits(mhpmc3_incr, 63, 32) @[dec_tlu_ctl.scala 2366:78] + node mhpmc3h_ns = mux(_T_2218, io.dec_csr_wrdata_r, _T_2219) @[dec_tlu_ctl.scala 2366:22] + node _T_2220 = bits(mhpmc3h_wr_en, 0, 0) @[dec_tlu_ctl.scala 2368:46] inst rvclkhdr_27 of rvclkhdr_747 @[lib.scala 352:23] rvclkhdr_27.clock <= clock rvclkhdr_27.reset <= reset rvclkhdr_27.io.clk <= clock @[lib.scala 354:18] - rvclkhdr_27.io.en <= _T_2219 @[lib.scala 355:17] + rvclkhdr_27.io.en <= _T_2220 @[lib.scala 355:17] rvclkhdr_27.io.scan_mode <= io.scan_mode @[lib.scala 356:24] - reg _T_2220 : UInt, rvclkhdr_27.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] - _T_2220 <= mhpmc3h_ns @[lib.scala 358:16] - mhpmc3h <= _T_2220 @[dec_tlu_ctl.scala 2368:10] - node _T_2221 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2373:65] - node _T_2222 = eq(_T_2221, UInt<12>("h0b04")) @[dec_tlu_ctl.scala 2373:72] - node mhpmc4_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2222) @[dec_tlu_ctl.scala 2373:43] - node _T_2223 = not(perfcnt_halted) @[dec_tlu_ctl.scala 2374:23] - node _T_2224 = bits(perfcnt_during_sleep, 1, 1) @[dec_tlu_ctl.scala 2374:61] - node _T_2225 = or(_T_2223, _T_2224) @[dec_tlu_ctl.scala 2374:39] - node _T_2226 = orr(mhpmc_inc_r[1]) @[dec_tlu_ctl.scala 2374:86] - node mhpmc4_wr_en1 = and(_T_2225, _T_2226) @[dec_tlu_ctl.scala 2374:66] + reg _T_2221 : UInt, rvclkhdr_27.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] + _T_2221 <= mhpmc3h_ns @[lib.scala 358:16] + mhpmc3h <= _T_2221 @[dec_tlu_ctl.scala 2368:10] + node _T_2222 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2373:65] + node _T_2223 = eq(_T_2222, UInt<12>("h0b04")) @[dec_tlu_ctl.scala 2373:72] + node mhpmc4_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2223) @[dec_tlu_ctl.scala 2373:43] + node _T_2224 = not(perfcnt_halted) @[dec_tlu_ctl.scala 2374:23] + node _T_2225 = bits(perfcnt_during_sleep, 1, 1) @[dec_tlu_ctl.scala 2374:61] + node _T_2226 = or(_T_2224, _T_2225) @[dec_tlu_ctl.scala 2374:39] + node _T_2227 = orr(mhpmc_inc_r[1]) @[dec_tlu_ctl.scala 2374:86] + node mhpmc4_wr_en1 = and(_T_2226, _T_2227) @[dec_tlu_ctl.scala 2374:66] node mhpmc4_wr_en = or(mhpmc4_wr_en0, mhpmc4_wr_en1) @[dec_tlu_ctl.scala 2375:36] - node _T_2227 = bits(mhpmc4h, 31, 0) @[dec_tlu_ctl.scala 2379:28] - node _T_2228 = bits(mhpmc4, 31, 0) @[dec_tlu_ctl.scala 2379:41] - node _T_2229 = cat(_T_2227, _T_2228) @[Cat.scala 29:58] - node _T_2230 = cat(UInt<63>("h00"), mhpmc_inc_r[1]) @[Cat.scala 29:58] - node _T_2231 = add(_T_2229, _T_2230) @[dec_tlu_ctl.scala 2379:49] - node _T_2232 = tail(_T_2231, 1) @[dec_tlu_ctl.scala 2379:49] - mhpmc4_incr <= _T_2232 @[dec_tlu_ctl.scala 2379:14] - node _T_2233 = bits(mhpmc4_wr_en0, 0, 0) @[dec_tlu_ctl.scala 2380:36] - node _T_2234 = bits(io.dec_csr_wrdata_r, 31, 0) @[dec_tlu_ctl.scala 2380:63] - node _T_2235 = bits(mhpmc4_incr, 31, 0) @[dec_tlu_ctl.scala 2380:82] - node mhpmc4_ns = mux(_T_2233, _T_2234, _T_2235) @[dec_tlu_ctl.scala 2380:21] - node _T_2236 = bits(mhpmc4_wr_en, 0, 0) @[dec_tlu_ctl.scala 2381:43] + node _T_2228 = bits(mhpmc4h, 31, 0) @[dec_tlu_ctl.scala 2379:28] + node _T_2229 = bits(mhpmc4, 31, 0) @[dec_tlu_ctl.scala 2379:41] + node _T_2230 = cat(_T_2228, _T_2229) @[Cat.scala 29:58] + node _T_2231 = cat(UInt<63>("h00"), mhpmc_inc_r[1]) @[Cat.scala 29:58] + node _T_2232 = add(_T_2230, _T_2231) @[dec_tlu_ctl.scala 2379:49] + node _T_2233 = tail(_T_2232, 1) @[dec_tlu_ctl.scala 2379:49] + mhpmc4_incr <= _T_2233 @[dec_tlu_ctl.scala 2379:14] + node _T_2234 = bits(mhpmc4_wr_en0, 0, 0) @[dec_tlu_ctl.scala 2380:36] + node _T_2235 = bits(io.dec_csr_wrdata_r, 31, 0) @[dec_tlu_ctl.scala 2380:63] + node _T_2236 = bits(mhpmc4_incr, 31, 0) @[dec_tlu_ctl.scala 2380:82] + node mhpmc4_ns = mux(_T_2234, _T_2235, _T_2236) @[dec_tlu_ctl.scala 2380:21] + node _T_2237 = bits(mhpmc4_wr_en, 0, 0) @[dec_tlu_ctl.scala 2381:43] inst rvclkhdr_28 of rvclkhdr_748 @[lib.scala 352:23] rvclkhdr_28.clock <= clock rvclkhdr_28.reset <= reset rvclkhdr_28.io.clk <= clock @[lib.scala 354:18] - rvclkhdr_28.io.en <= _T_2236 @[lib.scala 355:17] + rvclkhdr_28.io.en <= _T_2237 @[lib.scala 355:17] rvclkhdr_28.io.scan_mode <= io.scan_mode @[lib.scala 356:24] - reg _T_2237 : UInt, rvclkhdr_28.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] - _T_2237 <= mhpmc4_ns @[lib.scala 358:16] - mhpmc4 <= _T_2237 @[dec_tlu_ctl.scala 2381:9] - node _T_2238 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2383:66] - node _T_2239 = eq(_T_2238, UInt<12>("h0b84")) @[dec_tlu_ctl.scala 2383:73] - node mhpmc4h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2239) @[dec_tlu_ctl.scala 2383:44] + reg _T_2238 : UInt, rvclkhdr_28.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] + _T_2238 <= mhpmc4_ns @[lib.scala 358:16] + mhpmc4 <= _T_2238 @[dec_tlu_ctl.scala 2381:9] + node _T_2239 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2383:66] + node _T_2240 = eq(_T_2239, UInt<12>("h0b84")) @[dec_tlu_ctl.scala 2383:73] + node mhpmc4h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2240) @[dec_tlu_ctl.scala 2383:44] node mhpmc4h_wr_en = or(mhpmc4h_wr_en0, mhpmc4_wr_en1) @[dec_tlu_ctl.scala 2384:38] - node _T_2240 = bits(mhpmc4h_wr_en0, 0, 0) @[dec_tlu_ctl.scala 2385:38] - node _T_2241 = bits(mhpmc4_incr, 63, 32) @[dec_tlu_ctl.scala 2385:78] - node mhpmc4h_ns = mux(_T_2240, io.dec_csr_wrdata_r, _T_2241) @[dec_tlu_ctl.scala 2385:22] - node _T_2242 = bits(mhpmc4h_wr_en, 0, 0) @[dec_tlu_ctl.scala 2386:46] + node _T_2241 = bits(mhpmc4h_wr_en0, 0, 0) @[dec_tlu_ctl.scala 2385:38] + node _T_2242 = bits(mhpmc4_incr, 63, 32) @[dec_tlu_ctl.scala 2385:78] + node mhpmc4h_ns = mux(_T_2241, io.dec_csr_wrdata_r, _T_2242) @[dec_tlu_ctl.scala 2385:22] + node _T_2243 = bits(mhpmc4h_wr_en, 0, 0) @[dec_tlu_ctl.scala 2386:46] inst rvclkhdr_29 of rvclkhdr_749 @[lib.scala 352:23] rvclkhdr_29.clock <= clock rvclkhdr_29.reset <= reset rvclkhdr_29.io.clk <= clock @[lib.scala 354:18] - rvclkhdr_29.io.en <= _T_2242 @[lib.scala 355:17] + rvclkhdr_29.io.en <= _T_2243 @[lib.scala 355:17] rvclkhdr_29.io.scan_mode <= io.scan_mode @[lib.scala 356:24] - reg _T_2243 : UInt, rvclkhdr_29.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] - _T_2243 <= mhpmc4h_ns @[lib.scala 358:16] - mhpmc4h <= _T_2243 @[dec_tlu_ctl.scala 2386:10] - node _T_2244 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2392:65] - node _T_2245 = eq(_T_2244, UInt<12>("h0b05")) @[dec_tlu_ctl.scala 2392:72] - node mhpmc5_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2245) @[dec_tlu_ctl.scala 2392:43] - node _T_2246 = not(perfcnt_halted) @[dec_tlu_ctl.scala 2393:23] - node _T_2247 = bits(perfcnt_during_sleep, 2, 2) @[dec_tlu_ctl.scala 2393:61] - node _T_2248 = or(_T_2246, _T_2247) @[dec_tlu_ctl.scala 2393:39] - node _T_2249 = orr(mhpmc_inc_r[2]) @[dec_tlu_ctl.scala 2393:86] - node mhpmc5_wr_en1 = and(_T_2248, _T_2249) @[dec_tlu_ctl.scala 2393:66] + reg _T_2244 : UInt, rvclkhdr_29.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] + _T_2244 <= mhpmc4h_ns @[lib.scala 358:16] + mhpmc4h <= _T_2244 @[dec_tlu_ctl.scala 2386:10] + node _T_2245 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2392:65] + node _T_2246 = eq(_T_2245, UInt<12>("h0b05")) @[dec_tlu_ctl.scala 2392:72] + node mhpmc5_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2246) @[dec_tlu_ctl.scala 2392:43] + node _T_2247 = not(perfcnt_halted) @[dec_tlu_ctl.scala 2393:23] + node _T_2248 = bits(perfcnt_during_sleep, 2, 2) @[dec_tlu_ctl.scala 2393:61] + node _T_2249 = or(_T_2247, _T_2248) @[dec_tlu_ctl.scala 2393:39] + node _T_2250 = orr(mhpmc_inc_r[2]) @[dec_tlu_ctl.scala 2393:86] + node mhpmc5_wr_en1 = and(_T_2249, _T_2250) @[dec_tlu_ctl.scala 2393:66] node mhpmc5_wr_en = or(mhpmc5_wr_en0, mhpmc5_wr_en1) @[dec_tlu_ctl.scala 2394:36] - node _T_2250 = bits(mhpmc5h, 31, 0) @[dec_tlu_ctl.scala 2396:28] - node _T_2251 = bits(mhpmc5, 31, 0) @[dec_tlu_ctl.scala 2396:41] - node _T_2252 = cat(_T_2250, _T_2251) @[Cat.scala 29:58] - node _T_2253 = cat(UInt<63>("h00"), mhpmc_inc_r[2]) @[Cat.scala 29:58] - node _T_2254 = add(_T_2252, _T_2253) @[dec_tlu_ctl.scala 2396:49] - node _T_2255 = tail(_T_2254, 1) @[dec_tlu_ctl.scala 2396:49] - mhpmc5_incr <= _T_2255 @[dec_tlu_ctl.scala 2396:14] - node _T_2256 = bits(mhpmc5_wr_en0, 0, 0) @[dec_tlu_ctl.scala 2397:36] - node _T_2257 = bits(mhpmc5_incr, 31, 0) @[dec_tlu_ctl.scala 2397:76] - node mhpmc5_ns = mux(_T_2256, io.dec_csr_wrdata_r, _T_2257) @[dec_tlu_ctl.scala 2397:21] - node _T_2258 = bits(mhpmc5_wr_en, 0, 0) @[dec_tlu_ctl.scala 2399:43] + node _T_2251 = bits(mhpmc5h, 31, 0) @[dec_tlu_ctl.scala 2396:28] + node _T_2252 = bits(mhpmc5, 31, 0) @[dec_tlu_ctl.scala 2396:41] + node _T_2253 = cat(_T_2251, _T_2252) @[Cat.scala 29:58] + node _T_2254 = cat(UInt<63>("h00"), mhpmc_inc_r[2]) @[Cat.scala 29:58] + node _T_2255 = add(_T_2253, _T_2254) @[dec_tlu_ctl.scala 2396:49] + node _T_2256 = tail(_T_2255, 1) @[dec_tlu_ctl.scala 2396:49] + mhpmc5_incr <= _T_2256 @[dec_tlu_ctl.scala 2396:14] + node _T_2257 = bits(mhpmc5_wr_en0, 0, 0) @[dec_tlu_ctl.scala 2397:36] + node _T_2258 = bits(mhpmc5_incr, 31, 0) @[dec_tlu_ctl.scala 2397:76] + node mhpmc5_ns = mux(_T_2257, io.dec_csr_wrdata_r, _T_2258) @[dec_tlu_ctl.scala 2397:21] + node _T_2259 = bits(mhpmc5_wr_en, 0, 0) @[dec_tlu_ctl.scala 2399:43] inst rvclkhdr_30 of rvclkhdr_750 @[lib.scala 352:23] rvclkhdr_30.clock <= clock rvclkhdr_30.reset <= reset rvclkhdr_30.io.clk <= clock @[lib.scala 354:18] - rvclkhdr_30.io.en <= _T_2258 @[lib.scala 355:17] + rvclkhdr_30.io.en <= _T_2259 @[lib.scala 355:17] rvclkhdr_30.io.scan_mode <= io.scan_mode @[lib.scala 356:24] - reg _T_2259 : UInt, rvclkhdr_30.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] - _T_2259 <= mhpmc5_ns @[lib.scala 358:16] - mhpmc5 <= _T_2259 @[dec_tlu_ctl.scala 2399:9] - node _T_2260 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2401:66] - node _T_2261 = eq(_T_2260, UInt<12>("h0b85")) @[dec_tlu_ctl.scala 2401:73] - node mhpmc5h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2261) @[dec_tlu_ctl.scala 2401:44] + reg _T_2260 : UInt, rvclkhdr_30.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] + _T_2260 <= mhpmc5_ns @[lib.scala 358:16] + mhpmc5 <= _T_2260 @[dec_tlu_ctl.scala 2399:9] + node _T_2261 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2401:66] + node _T_2262 = eq(_T_2261, UInt<12>("h0b85")) @[dec_tlu_ctl.scala 2401:73] + node mhpmc5h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2262) @[dec_tlu_ctl.scala 2401:44] node mhpmc5h_wr_en = or(mhpmc5h_wr_en0, mhpmc5_wr_en1) @[dec_tlu_ctl.scala 2402:38] - node _T_2262 = bits(mhpmc5h_wr_en0, 0, 0) @[dec_tlu_ctl.scala 2403:38] - node _T_2263 = bits(mhpmc5_incr, 63, 32) @[dec_tlu_ctl.scala 2403:78] - node mhpmc5h_ns = mux(_T_2262, io.dec_csr_wrdata_r, _T_2263) @[dec_tlu_ctl.scala 2403:22] - node _T_2264 = bits(mhpmc5h_wr_en, 0, 0) @[dec_tlu_ctl.scala 2405:46] + node _T_2263 = bits(mhpmc5h_wr_en0, 0, 0) @[dec_tlu_ctl.scala 2403:38] + node _T_2264 = bits(mhpmc5_incr, 63, 32) @[dec_tlu_ctl.scala 2403:78] + node mhpmc5h_ns = mux(_T_2263, io.dec_csr_wrdata_r, _T_2264) @[dec_tlu_ctl.scala 2403:22] + node _T_2265 = bits(mhpmc5h_wr_en, 0, 0) @[dec_tlu_ctl.scala 2405:46] inst rvclkhdr_31 of rvclkhdr_751 @[lib.scala 352:23] rvclkhdr_31.clock <= clock rvclkhdr_31.reset <= reset rvclkhdr_31.io.clk <= clock @[lib.scala 354:18] - rvclkhdr_31.io.en <= _T_2264 @[lib.scala 355:17] + rvclkhdr_31.io.en <= _T_2265 @[lib.scala 355:17] rvclkhdr_31.io.scan_mode <= io.scan_mode @[lib.scala 356:24] - reg _T_2265 : UInt, rvclkhdr_31.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] - _T_2265 <= mhpmc5h_ns @[lib.scala 358:16] - mhpmc5h <= _T_2265 @[dec_tlu_ctl.scala 2405:10] - node _T_2266 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2410:65] - node _T_2267 = eq(_T_2266, UInt<12>("h0b06")) @[dec_tlu_ctl.scala 2410:72] - node mhpmc6_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2267) @[dec_tlu_ctl.scala 2410:43] - node _T_2268 = not(perfcnt_halted) @[dec_tlu_ctl.scala 2411:23] - node _T_2269 = bits(perfcnt_during_sleep, 3, 3) @[dec_tlu_ctl.scala 2411:61] - node _T_2270 = or(_T_2268, _T_2269) @[dec_tlu_ctl.scala 2411:39] - node _T_2271 = orr(mhpmc_inc_r[3]) @[dec_tlu_ctl.scala 2411:86] - node mhpmc6_wr_en1 = and(_T_2270, _T_2271) @[dec_tlu_ctl.scala 2411:66] + reg _T_2266 : UInt, rvclkhdr_31.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] + _T_2266 <= mhpmc5h_ns @[lib.scala 358:16] + mhpmc5h <= _T_2266 @[dec_tlu_ctl.scala 2405:10] + node _T_2267 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2410:65] + node _T_2268 = eq(_T_2267, UInt<12>("h0b06")) @[dec_tlu_ctl.scala 2410:72] + node mhpmc6_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2268) @[dec_tlu_ctl.scala 2410:43] + node _T_2269 = not(perfcnt_halted) @[dec_tlu_ctl.scala 2411:23] + node _T_2270 = bits(perfcnt_during_sleep, 3, 3) @[dec_tlu_ctl.scala 2411:61] + node _T_2271 = or(_T_2269, _T_2270) @[dec_tlu_ctl.scala 2411:39] + node _T_2272 = orr(mhpmc_inc_r[3]) @[dec_tlu_ctl.scala 2411:86] + node mhpmc6_wr_en1 = and(_T_2271, _T_2272) @[dec_tlu_ctl.scala 2411:66] node mhpmc6_wr_en = or(mhpmc6_wr_en0, mhpmc6_wr_en1) @[dec_tlu_ctl.scala 2412:36] - node _T_2272 = bits(mhpmc6h, 31, 0) @[dec_tlu_ctl.scala 2414:28] - node _T_2273 = bits(mhpmc6, 31, 0) @[dec_tlu_ctl.scala 2414:41] - node _T_2274 = cat(_T_2272, _T_2273) @[Cat.scala 29:58] - node _T_2275 = cat(UInt<63>("h00"), mhpmc_inc_r[3]) @[Cat.scala 29:58] - node _T_2276 = add(_T_2274, _T_2275) @[dec_tlu_ctl.scala 2414:49] - node _T_2277 = tail(_T_2276, 1) @[dec_tlu_ctl.scala 2414:49] - mhpmc6_incr <= _T_2277 @[dec_tlu_ctl.scala 2414:14] - node _T_2278 = bits(mhpmc6_wr_en0, 0, 0) @[dec_tlu_ctl.scala 2415:36] - node _T_2279 = bits(mhpmc6_incr, 31, 0) @[dec_tlu_ctl.scala 2415:76] - node mhpmc6_ns = mux(_T_2278, io.dec_csr_wrdata_r, _T_2279) @[dec_tlu_ctl.scala 2415:21] - node _T_2280 = bits(mhpmc6_wr_en, 0, 0) @[dec_tlu_ctl.scala 2417:43] + node _T_2273 = bits(mhpmc6h, 31, 0) @[dec_tlu_ctl.scala 2414:28] + node _T_2274 = bits(mhpmc6, 31, 0) @[dec_tlu_ctl.scala 2414:41] + node _T_2275 = cat(_T_2273, _T_2274) @[Cat.scala 29:58] + node _T_2276 = cat(UInt<63>("h00"), mhpmc_inc_r[3]) @[Cat.scala 29:58] + node _T_2277 = add(_T_2275, _T_2276) @[dec_tlu_ctl.scala 2414:49] + node _T_2278 = tail(_T_2277, 1) @[dec_tlu_ctl.scala 2414:49] + mhpmc6_incr <= _T_2278 @[dec_tlu_ctl.scala 2414:14] + node _T_2279 = bits(mhpmc6_wr_en0, 0, 0) @[dec_tlu_ctl.scala 2415:36] + node _T_2280 = bits(mhpmc6_incr, 31, 0) @[dec_tlu_ctl.scala 2415:76] + node mhpmc6_ns = mux(_T_2279, io.dec_csr_wrdata_r, _T_2280) @[dec_tlu_ctl.scala 2415:21] + node _T_2281 = bits(mhpmc6_wr_en, 0, 0) @[dec_tlu_ctl.scala 2417:43] inst rvclkhdr_32 of rvclkhdr_752 @[lib.scala 352:23] rvclkhdr_32.clock <= clock rvclkhdr_32.reset <= reset rvclkhdr_32.io.clk <= clock @[lib.scala 354:18] - rvclkhdr_32.io.en <= _T_2280 @[lib.scala 355:17] + rvclkhdr_32.io.en <= _T_2281 @[lib.scala 355:17] rvclkhdr_32.io.scan_mode <= io.scan_mode @[lib.scala 356:24] - reg _T_2281 : UInt, rvclkhdr_32.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] - _T_2281 <= mhpmc6_ns @[lib.scala 358:16] - mhpmc6 <= _T_2281 @[dec_tlu_ctl.scala 2417:9] - node _T_2282 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2419:66] - node _T_2283 = eq(_T_2282, UInt<12>("h0b86")) @[dec_tlu_ctl.scala 2419:73] - node mhpmc6h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2283) @[dec_tlu_ctl.scala 2419:44] + reg _T_2282 : UInt, rvclkhdr_32.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] + _T_2282 <= mhpmc6_ns @[lib.scala 358:16] + mhpmc6 <= _T_2282 @[dec_tlu_ctl.scala 2417:9] + node _T_2283 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2419:66] + node _T_2284 = eq(_T_2283, UInt<12>("h0b86")) @[dec_tlu_ctl.scala 2419:73] + node mhpmc6h_wr_en0 = and(io.dec_csr_wen_r_mod, _T_2284) @[dec_tlu_ctl.scala 2419:44] node mhpmc6h_wr_en = or(mhpmc6h_wr_en0, mhpmc6_wr_en1) @[dec_tlu_ctl.scala 2420:38] - node _T_2284 = bits(mhpmc6h_wr_en0, 0, 0) @[dec_tlu_ctl.scala 2421:38] - node _T_2285 = bits(mhpmc6_incr, 63, 32) @[dec_tlu_ctl.scala 2421:78] - node mhpmc6h_ns = mux(_T_2284, io.dec_csr_wrdata_r, _T_2285) @[dec_tlu_ctl.scala 2421:22] - node _T_2286 = bits(mhpmc6h_wr_en, 0, 0) @[dec_tlu_ctl.scala 2423:46] + node _T_2285 = bits(mhpmc6h_wr_en0, 0, 0) @[dec_tlu_ctl.scala 2421:38] + node _T_2286 = bits(mhpmc6_incr, 63, 32) @[dec_tlu_ctl.scala 2421:78] + node mhpmc6h_ns = mux(_T_2285, io.dec_csr_wrdata_r, _T_2286) @[dec_tlu_ctl.scala 2421:22] + node _T_2287 = bits(mhpmc6h_wr_en, 0, 0) @[dec_tlu_ctl.scala 2423:46] inst rvclkhdr_33 of rvclkhdr_753 @[lib.scala 352:23] rvclkhdr_33.clock <= clock rvclkhdr_33.reset <= reset rvclkhdr_33.io.clk <= clock @[lib.scala 354:18] - rvclkhdr_33.io.en <= _T_2286 @[lib.scala 355:17] + rvclkhdr_33.io.en <= _T_2287 @[lib.scala 355:17] rvclkhdr_33.io.scan_mode <= io.scan_mode @[lib.scala 356:24] - reg _T_2287 : UInt, rvclkhdr_33.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] - _T_2287 <= mhpmc6h_ns @[lib.scala 358:16] - mhpmc6h <= _T_2287 @[dec_tlu_ctl.scala 2423:10] - node _T_2288 = bits(io.dec_csr_wrdata_r, 9, 0) @[dec_tlu_ctl.scala 2430:50] - node _T_2289 = gt(_T_2288, UInt<10>("h0204")) @[dec_tlu_ctl.scala 2430:56] - node _T_2290 = bits(io.dec_csr_wrdata_r, 31, 10) @[dec_tlu_ctl.scala 2430:93] - node _T_2291 = orr(_T_2290) @[dec_tlu_ctl.scala 2430:102] - node _T_2292 = or(_T_2289, _T_2291) @[dec_tlu_ctl.scala 2430:71] - node _T_2293 = bits(io.dec_csr_wrdata_r, 9, 0) @[dec_tlu_ctl.scala 2430:141] - node event_saturate_r = mux(_T_2292, UInt<10>("h0204"), _T_2293) @[dec_tlu_ctl.scala 2430:28] - node _T_2294 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2432:63] - node _T_2295 = eq(_T_2294, UInt<12>("h0323")) @[dec_tlu_ctl.scala 2432:70] - node wr_mhpme3_r = and(io.dec_csr_wen_r_mod, _T_2295) @[dec_tlu_ctl.scala 2432:41] - node _T_2296 = bits(wr_mhpme3_r, 0, 0) @[dec_tlu_ctl.scala 2434:80] - reg _T_2297 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_2296 : @[Reg.scala 28:19] - _T_2297 <= event_saturate_r @[Reg.scala 28:23] + reg _T_2288 : UInt, rvclkhdr_33.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[lib.scala 358:16] + _T_2288 <= mhpmc6h_ns @[lib.scala 358:16] + mhpmc6h <= _T_2288 @[dec_tlu_ctl.scala 2423:10] + node _T_2289 = bits(io.dec_csr_wrdata_r, 9, 0) @[dec_tlu_ctl.scala 2430:50] + node _T_2290 = gt(_T_2289, UInt<10>("h0204")) @[dec_tlu_ctl.scala 2430:56] + node _T_2291 = bits(io.dec_csr_wrdata_r, 31, 10) @[dec_tlu_ctl.scala 2430:93] + node _T_2292 = orr(_T_2291) @[dec_tlu_ctl.scala 2430:102] + node _T_2293 = or(_T_2290, _T_2292) @[dec_tlu_ctl.scala 2430:71] + node _T_2294 = bits(io.dec_csr_wrdata_r, 9, 0) @[dec_tlu_ctl.scala 2430:141] + node event_saturate_r = mux(_T_2293, UInt<10>("h0204"), _T_2294) @[dec_tlu_ctl.scala 2430:28] + node _T_2295 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2432:63] + node _T_2296 = eq(_T_2295, UInt<12>("h0323")) @[dec_tlu_ctl.scala 2432:70] + node wr_mhpme3_r = and(io.dec_csr_wen_r_mod, _T_2296) @[dec_tlu_ctl.scala 2432:41] + node _T_2297 = bits(wr_mhpme3_r, 0, 0) @[dec_tlu_ctl.scala 2434:80] + reg _T_2298 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_2297 : @[Reg.scala 28:19] + _T_2298 <= event_saturate_r @[Reg.scala 28:23] skip @[Reg.scala 28:19] - mhpme3 <= _T_2297 @[dec_tlu_ctl.scala 2434:9] - node _T_2298 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2439:63] - node _T_2299 = eq(_T_2298, UInt<12>("h0324")) @[dec_tlu_ctl.scala 2439:70] - node wr_mhpme4_r = and(io.dec_csr_wen_r_mod, _T_2299) @[dec_tlu_ctl.scala 2439:41] - node _T_2300 = bits(wr_mhpme4_r, 0, 0) @[dec_tlu_ctl.scala 2440:80] - reg _T_2301 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_2300 : @[Reg.scala 28:19] - _T_2301 <= event_saturate_r @[Reg.scala 28:23] + mhpme3 <= _T_2298 @[dec_tlu_ctl.scala 2434:9] + node _T_2299 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2439:63] + node _T_2300 = eq(_T_2299, UInt<12>("h0324")) @[dec_tlu_ctl.scala 2439:70] + node wr_mhpme4_r = and(io.dec_csr_wen_r_mod, _T_2300) @[dec_tlu_ctl.scala 2439:41] + node _T_2301 = bits(wr_mhpme4_r, 0, 0) @[dec_tlu_ctl.scala 2440:80] + reg _T_2302 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_2301 : @[Reg.scala 28:19] + _T_2302 <= event_saturate_r @[Reg.scala 28:23] skip @[Reg.scala 28:19] - mhpme4 <= _T_2301 @[dec_tlu_ctl.scala 2440:9] - node _T_2302 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2446:63] - node _T_2303 = eq(_T_2302, UInt<12>("h0325")) @[dec_tlu_ctl.scala 2446:70] - node wr_mhpme5_r = and(io.dec_csr_wen_r_mod, _T_2303) @[dec_tlu_ctl.scala 2446:41] - node _T_2304 = bits(wr_mhpme5_r, 0, 0) @[dec_tlu_ctl.scala 2447:80] - reg _T_2305 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_2304 : @[Reg.scala 28:19] - _T_2305 <= event_saturate_r @[Reg.scala 28:23] + mhpme4 <= _T_2302 @[dec_tlu_ctl.scala 2440:9] + node _T_2303 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2446:63] + node _T_2304 = eq(_T_2303, UInt<12>("h0325")) @[dec_tlu_ctl.scala 2446:70] + node wr_mhpme5_r = and(io.dec_csr_wen_r_mod, _T_2304) @[dec_tlu_ctl.scala 2446:41] + node _T_2305 = bits(wr_mhpme5_r, 0, 0) @[dec_tlu_ctl.scala 2447:80] + reg _T_2306 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_2305 : @[Reg.scala 28:19] + _T_2306 <= event_saturate_r @[Reg.scala 28:23] skip @[Reg.scala 28:19] - mhpme5 <= _T_2305 @[dec_tlu_ctl.scala 2447:9] - node _T_2306 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2453:63] - node _T_2307 = eq(_T_2306, UInt<12>("h0326")) @[dec_tlu_ctl.scala 2453:70] - node wr_mhpme6_r = and(io.dec_csr_wen_r_mod, _T_2307) @[dec_tlu_ctl.scala 2453:41] - node _T_2308 = bits(wr_mhpme6_r, 0, 0) @[dec_tlu_ctl.scala 2454:80] - reg _T_2309 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_2308 : @[Reg.scala 28:19] - _T_2309 <= event_saturate_r @[Reg.scala 28:23] + mhpme5 <= _T_2306 @[dec_tlu_ctl.scala 2447:9] + node _T_2307 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2453:63] + node _T_2308 = eq(_T_2307, UInt<12>("h0326")) @[dec_tlu_ctl.scala 2453:70] + node wr_mhpme6_r = and(io.dec_csr_wen_r_mod, _T_2308) @[dec_tlu_ctl.scala 2453:41] + node _T_2309 = bits(wr_mhpme6_r, 0, 0) @[dec_tlu_ctl.scala 2454:80] + reg _T_2310 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_2309 : @[Reg.scala 28:19] + _T_2310 <= event_saturate_r @[Reg.scala 28:23] skip @[Reg.scala 28:19] - mhpme6 <= _T_2309 @[dec_tlu_ctl.scala 2454:9] - node _T_2310 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2470:70] - node _T_2311 = eq(_T_2310, UInt<12>("h0320")) @[dec_tlu_ctl.scala 2470:77] - node wr_mcountinhibit_r = and(io.dec_csr_wen_r_mod, _T_2311) @[dec_tlu_ctl.scala 2470:48] - node _T_2312 = bits(mcountinhibit, 0, 0) @[dec_tlu_ctl.scala 2472:54] + mhpme6 <= _T_2310 @[dec_tlu_ctl.scala 2454:9] + node _T_2311 = bits(io.dec_csr_wraddr_r, 11, 0) @[dec_tlu_ctl.scala 2470:70] + node _T_2312 = eq(_T_2311, UInt<12>("h0320")) @[dec_tlu_ctl.scala 2470:77] + node wr_mcountinhibit_r = and(io.dec_csr_wen_r_mod, _T_2312) @[dec_tlu_ctl.scala 2470:48] + node _T_2313 = bits(mcountinhibit, 0, 0) @[dec_tlu_ctl.scala 2472:54] wire temp_ncount0 : UInt<1> - temp_ncount0 <= _T_2312 - node _T_2313 = bits(mcountinhibit, 1, 1) @[dec_tlu_ctl.scala 2473:54] + temp_ncount0 <= _T_2313 + node _T_2314 = bits(mcountinhibit, 1, 1) @[dec_tlu_ctl.scala 2473:54] wire temp_ncount1 : UInt<1> - temp_ncount1 <= _T_2313 - node _T_2314 = bits(mcountinhibit, 6, 2) @[dec_tlu_ctl.scala 2474:55] + temp_ncount1 <= _T_2314 + node _T_2315 = bits(mcountinhibit, 6, 2) @[dec_tlu_ctl.scala 2474:55] wire temp_ncount6_2 : UInt<5> - temp_ncount6_2 <= _T_2314 - node _T_2315 = bits(io.dec_csr_wrdata_r, 6, 2) @[dec_tlu_ctl.scala 2475:74] - node _T_2316 = bits(wr_mcountinhibit_r, 0, 0) @[dec_tlu_ctl.scala 2475:103] - reg _T_2317 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_2316 : @[Reg.scala 28:19] - _T_2317 <= _T_2315 @[Reg.scala 28:23] + temp_ncount6_2 <= _T_2315 + node _T_2316 = bits(io.dec_csr_wrdata_r, 6, 2) @[dec_tlu_ctl.scala 2475:74] + node _T_2317 = bits(wr_mcountinhibit_r, 0, 0) @[dec_tlu_ctl.scala 2475:103] + reg _T_2318 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_2317 : @[Reg.scala 28:19] + _T_2318 <= _T_2316 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - temp_ncount6_2 <= _T_2317 @[dec_tlu_ctl.scala 2475:17] - node _T_2318 = bits(io.dec_csr_wrdata_r, 0, 0) @[dec_tlu_ctl.scala 2477:72] - node _T_2319 = bits(wr_mcountinhibit_r, 0, 0) @[dec_tlu_ctl.scala 2477:99] - reg _T_2320 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_2319 : @[Reg.scala 28:19] - _T_2320 <= _T_2318 @[Reg.scala 28:23] + temp_ncount6_2 <= _T_2318 @[dec_tlu_ctl.scala 2475:17] + node _T_2319 = bits(io.dec_csr_wrdata_r, 0, 0) @[dec_tlu_ctl.scala 2477:72] + node _T_2320 = bits(wr_mcountinhibit_r, 0, 0) @[dec_tlu_ctl.scala 2477:99] + reg _T_2321 : UInt, io.active_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_2320 : @[Reg.scala 28:19] + _T_2321 <= _T_2319 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - temp_ncount0 <= _T_2320 @[dec_tlu_ctl.scala 2477:15] - node _T_2321 = cat(temp_ncount6_2, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2322 = cat(_T_2321, temp_ncount0) @[Cat.scala 29:58] - mcountinhibit <= _T_2322 @[dec_tlu_ctl.scala 2478:16] - node _T_2323 = or(io.i0_valid_wb, io.exc_or_int_valid_r_d1) @[dec_tlu_ctl.scala 2485:51] - node _T_2324 = or(_T_2323, io.interrupt_valid_r_d1) @[dec_tlu_ctl.scala 2485:78] - node _T_2325 = or(_T_2324, io.dec_tlu_i0_valid_wb1) @[dec_tlu_ctl.scala 2485:104] - node _T_2326 = or(_T_2325, io.dec_tlu_i0_exc_valid_wb1) @[dec_tlu_ctl.scala 2485:130] - node _T_2327 = or(_T_2326, io.dec_tlu_int_valid_wb1) @[dec_tlu_ctl.scala 2486:32] - node _T_2328 = or(_T_2327, io.clk_override) @[dec_tlu_ctl.scala 2486:59] - node _T_2329 = bits(_T_2328, 0, 0) @[dec_tlu_ctl.scala 2486:78] + temp_ncount0 <= _T_2321 @[dec_tlu_ctl.scala 2477:15] + node _T_2322 = cat(temp_ncount6_2, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2323 = cat(_T_2322, temp_ncount0) @[Cat.scala 29:58] + mcountinhibit <= _T_2323 @[dec_tlu_ctl.scala 2478:16] + node _T_2324 = or(io.i0_valid_wb, io.exc_or_int_valid_r_d1) @[dec_tlu_ctl.scala 2485:51] + node _T_2325 = or(_T_2324, io.interrupt_valid_r_d1) @[dec_tlu_ctl.scala 2485:78] + node _T_2326 = or(_T_2325, io.dec_tlu_i0_valid_wb1) @[dec_tlu_ctl.scala 2485:104] + node _T_2327 = or(_T_2326, io.dec_tlu_i0_exc_valid_wb1) @[dec_tlu_ctl.scala 2485:130] + node _T_2328 = or(_T_2327, io.dec_tlu_int_valid_wb1) @[dec_tlu_ctl.scala 2486:32] + node _T_2329 = or(_T_2328, io.clk_override) @[dec_tlu_ctl.scala 2486:59] + node _T_2330 = bits(_T_2329, 0, 0) @[dec_tlu_ctl.scala 2486:78] inst rvclkhdr_34 of rvclkhdr_754 @[lib.scala 327:22] rvclkhdr_34.clock <= clock rvclkhdr_34.reset <= reset rvclkhdr_34.io.clk <= clock @[lib.scala 328:17] - rvclkhdr_34.io.en <= _T_2329 @[lib.scala 329:16] + rvclkhdr_34.io.en <= _T_2330 @[lib.scala 329:16] rvclkhdr_34.io.scan_mode <= io.scan_mode @[lib.scala 330:23] - reg _T_2330 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2488:62] - _T_2330 <= io.i0_valid_wb @[dec_tlu_ctl.scala 2488:62] - io.dec_tlu_i0_valid_wb1 <= _T_2330 @[dec_tlu_ctl.scala 2488:30] - node _T_2331 = or(io.i0_exception_valid_r_d1, io.lsu_i0_exc_r_d1) @[dec_tlu_ctl.scala 2489:91] - node _T_2332 = not(io.trigger_hit_dmode_r_d1) @[dec_tlu_ctl.scala 2489:137] - node _T_2333 = and(io.trigger_hit_r_d1, _T_2332) @[dec_tlu_ctl.scala 2489:135] - node _T_2334 = or(_T_2331, _T_2333) @[dec_tlu_ctl.scala 2489:112] - reg _T_2335 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2489:62] - _T_2335 <= _T_2334 @[dec_tlu_ctl.scala 2489:62] - io.dec_tlu_i0_exc_valid_wb1 <= _T_2335 @[dec_tlu_ctl.scala 2489:30] - reg _T_2336 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2490:62] - _T_2336 <= io.exc_cause_wb @[dec_tlu_ctl.scala 2490:62] - io.dec_tlu_exc_cause_wb1 <= _T_2336 @[dec_tlu_ctl.scala 2490:30] - reg _T_2337 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2491:62] - _T_2337 <= io.interrupt_valid_r_d1 @[dec_tlu_ctl.scala 2491:62] - io.dec_tlu_int_valid_wb1 <= _T_2337 @[dec_tlu_ctl.scala 2491:30] + reg _T_2331 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2488:62] + _T_2331 <= io.i0_valid_wb @[dec_tlu_ctl.scala 2488:62] + io.dec_tlu_i0_valid_wb1 <= _T_2331 @[dec_tlu_ctl.scala 2488:30] + node _T_2332 = or(io.i0_exception_valid_r_d1, io.lsu_i0_exc_r_d1) @[dec_tlu_ctl.scala 2489:91] + node _T_2333 = not(io.trigger_hit_dmode_r_d1) @[dec_tlu_ctl.scala 2489:137] + node _T_2334 = and(io.trigger_hit_r_d1, _T_2333) @[dec_tlu_ctl.scala 2489:135] + node _T_2335 = or(_T_2332, _T_2334) @[dec_tlu_ctl.scala 2489:112] + reg _T_2336 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2489:62] + _T_2336 <= _T_2335 @[dec_tlu_ctl.scala 2489:62] + io.dec_tlu_i0_exc_valid_wb1 <= _T_2336 @[dec_tlu_ctl.scala 2489:30] + reg _T_2337 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2490:62] + _T_2337 <= io.exc_cause_wb @[dec_tlu_ctl.scala 2490:62] + io.dec_tlu_exc_cause_wb1 <= _T_2337 @[dec_tlu_ctl.scala 2490:30] + reg _T_2338 : UInt, rvclkhdr_34.io.l1clk with : (reset => (reset, UInt<1>("h00"))) @[dec_tlu_ctl.scala 2491:62] + _T_2338 <= io.interrupt_valid_r_d1 @[dec_tlu_ctl.scala 2491:62] + io.dec_tlu_int_valid_wb1 <= _T_2338 @[dec_tlu_ctl.scala 2491:30] io.dec_tlu_mtval_wb1 <= mtval @[dec_tlu_ctl.scala 2493:24] - node _T_2338 = bits(io.csr_pkt.csr_misa, 0, 0) @[dec_tlu_ctl.scala 2499:61] - node _T_2339 = bits(io.csr_pkt.csr_mvendorid, 0, 0) @[dec_tlu_ctl.scala 2500:42] - node _T_2340 = bits(io.csr_pkt.csr_marchid, 0, 0) @[dec_tlu_ctl.scala 2501:40] - node _T_2341 = bits(io.csr_pkt.csr_mimpid, 0, 0) @[dec_tlu_ctl.scala 2502:39] - node _T_2342 = bits(io.csr_pkt.csr_mhartid, 0, 0) @[dec_tlu_ctl.scala 2503:40] - node _T_2343 = cat(io.core_id, UInt<4>("h00")) @[Cat.scala 29:58] - node _T_2344 = bits(io.csr_pkt.csr_mstatus, 0, 0) @[dec_tlu_ctl.scala 2504:40] - node _T_2345 = bits(io.mstatus, 1, 1) @[dec_tlu_ctl.scala 2504:103] - node _T_2346 = bits(io.mstatus, 0, 0) @[dec_tlu_ctl.scala 2504:128] - node _T_2347 = cat(UInt<3>("h00"), _T_2346) @[Cat.scala 29:58] - node _T_2348 = cat(_T_2347, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2349 = cat(UInt<3>("h00"), _T_2345) @[Cat.scala 29:58] - node _T_2350 = cat(UInt<19>("h00"), UInt<2>("h03")) @[Cat.scala 29:58] - node _T_2351 = cat(_T_2350, _T_2349) @[Cat.scala 29:58] - node _T_2352 = cat(_T_2351, _T_2348) @[Cat.scala 29:58] - node _T_2353 = bits(io.csr_pkt.csr_mtvec, 0, 0) @[dec_tlu_ctl.scala 2505:38] - node _T_2354 = bits(io.mtvec, 30, 1) @[dec_tlu_ctl.scala 2505:70] - node _T_2355 = bits(io.mtvec, 0, 0) @[dec_tlu_ctl.scala 2505:96] - node _T_2356 = cat(_T_2354, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2357 = cat(_T_2356, _T_2355) @[Cat.scala 29:58] - node _T_2358 = bits(io.csr_pkt.csr_mip, 0, 0) @[dec_tlu_ctl.scala 2506:36] - node _T_2359 = bits(io.mip, 5, 3) @[dec_tlu_ctl.scala 2506:78] - node _T_2360 = bits(io.mip, 2, 2) @[dec_tlu_ctl.scala 2506:102] - node _T_2361 = bits(io.mip, 1, 1) @[dec_tlu_ctl.scala 2506:123] - node _T_2362 = bits(io.mip, 0, 0) @[dec_tlu_ctl.scala 2506:144] - node _T_2363 = cat(_T_2362, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2364 = cat(_T_2361, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2365 = cat(_T_2364, _T_2363) @[Cat.scala 29:58] - node _T_2366 = cat(_T_2360, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2367 = cat(UInt<1>("h00"), _T_2359) @[Cat.scala 29:58] - node _T_2368 = cat(_T_2367, UInt<16>("h00")) @[Cat.scala 29:58] - node _T_2369 = cat(_T_2368, _T_2366) @[Cat.scala 29:58] - node _T_2370 = cat(_T_2369, _T_2365) @[Cat.scala 29:58] - node _T_2371 = bits(io.csr_pkt.csr_mie, 0, 0) @[dec_tlu_ctl.scala 2507:36] - node _T_2372 = bits(mie, 5, 3) @[dec_tlu_ctl.scala 2507:75] - node _T_2373 = bits(mie, 2, 2) @[dec_tlu_ctl.scala 2507:96] - node _T_2374 = bits(mie, 1, 1) @[dec_tlu_ctl.scala 2507:114] - node _T_2375 = bits(mie, 0, 0) @[dec_tlu_ctl.scala 2507:132] - node _T_2376 = cat(_T_2375, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2377 = cat(_T_2374, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2378 = cat(_T_2377, _T_2376) @[Cat.scala 29:58] - node _T_2379 = cat(_T_2373, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2380 = cat(UInt<1>("h00"), _T_2372) @[Cat.scala 29:58] - node _T_2381 = cat(_T_2380, UInt<16>("h00")) @[Cat.scala 29:58] - node _T_2382 = cat(_T_2381, _T_2379) @[Cat.scala 29:58] - node _T_2383 = cat(_T_2382, _T_2378) @[Cat.scala 29:58] - node _T_2384 = bits(io.csr_pkt.csr_mcyclel, 0, 0) @[dec_tlu_ctl.scala 2508:40] - node _T_2385 = bits(mcyclel, 31, 0) @[dec_tlu_ctl.scala 2508:65] - node _T_2386 = bits(io.csr_pkt.csr_mcycleh, 0, 0) @[dec_tlu_ctl.scala 2509:40] - node _T_2387 = bits(mcycleh_inc, 31, 0) @[dec_tlu_ctl.scala 2509:69] - node _T_2388 = bits(io.csr_pkt.csr_minstretl, 0, 0) @[dec_tlu_ctl.scala 2510:42] - node _T_2389 = bits(minstretl, 31, 0) @[dec_tlu_ctl.scala 2510:72] - node _T_2390 = bits(io.csr_pkt.csr_minstreth, 0, 0) @[dec_tlu_ctl.scala 2511:42] - node _T_2391 = bits(minstreth_inc, 31, 0) @[dec_tlu_ctl.scala 2511:72] - node _T_2392 = bits(io.csr_pkt.csr_mscratch, 0, 0) @[dec_tlu_ctl.scala 2512:41] - node _T_2393 = bits(mscratch, 31, 0) @[dec_tlu_ctl.scala 2512:66] - node _T_2394 = bits(io.csr_pkt.csr_mepc, 0, 0) @[dec_tlu_ctl.scala 2513:37] - node _T_2395 = cat(io.mepc, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2396 = bits(io.csr_pkt.csr_mcause, 0, 0) @[dec_tlu_ctl.scala 2514:39] - node _T_2397 = bits(mcause, 31, 0) @[dec_tlu_ctl.scala 2514:64] - node _T_2398 = bits(io.csr_pkt.csr_mscause, 0, 0) @[dec_tlu_ctl.scala 2515:40] - node _T_2399 = bits(mscause, 3, 0) @[dec_tlu_ctl.scala 2515:80] - node _T_2400 = cat(UInt<28>("h00"), _T_2399) @[Cat.scala 29:58] - node _T_2401 = bits(io.csr_pkt.csr_mtval, 0, 0) @[dec_tlu_ctl.scala 2516:38] - node _T_2402 = bits(mtval, 31, 0) @[dec_tlu_ctl.scala 2516:63] - node _T_2403 = bits(io.csr_pkt.csr_mrac, 0, 0) @[dec_tlu_ctl.scala 2517:37] - node _T_2404 = bits(mrac, 31, 0) @[dec_tlu_ctl.scala 2517:62] - node _T_2405 = bits(io.csr_pkt.csr_mdseac, 0, 0) @[dec_tlu_ctl.scala 2518:39] - node _T_2406 = bits(mdseac, 31, 0) @[dec_tlu_ctl.scala 2518:64] - node _T_2407 = bits(io.csr_pkt.csr_meivt, 0, 0) @[dec_tlu_ctl.scala 2519:38] - node _T_2408 = cat(meivt, UInt<10>("h00")) @[Cat.scala 29:58] - node _T_2409 = bits(io.csr_pkt.csr_meihap, 0, 0) @[dec_tlu_ctl.scala 2520:39] - node _T_2410 = cat(meivt, meihap) @[Cat.scala 29:58] - node _T_2411 = cat(_T_2410, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_2412 = bits(io.csr_pkt.csr_meicurpl, 0, 0) @[dec_tlu_ctl.scala 2521:41] - node _T_2413 = bits(meicurpl, 3, 0) @[dec_tlu_ctl.scala 2521:81] - node _T_2414 = cat(UInt<28>("h00"), _T_2413) @[Cat.scala 29:58] - node _T_2415 = bits(io.csr_pkt.csr_meicidpl, 0, 0) @[dec_tlu_ctl.scala 2522:41] - node _T_2416 = bits(meicidpl, 3, 0) @[dec_tlu_ctl.scala 2522:81] - node _T_2417 = cat(UInt<28>("h00"), _T_2416) @[Cat.scala 29:58] - node _T_2418 = bits(io.csr_pkt.csr_meipt, 0, 0) @[dec_tlu_ctl.scala 2523:38] - node _T_2419 = bits(meipt, 3, 0) @[dec_tlu_ctl.scala 2523:78] - node _T_2420 = cat(UInt<28>("h00"), _T_2419) @[Cat.scala 29:58] - node _T_2421 = bits(io.csr_pkt.csr_mcgc, 0, 0) @[dec_tlu_ctl.scala 2524:37] - node _T_2422 = bits(mcgc, 8, 0) @[dec_tlu_ctl.scala 2524:77] - node _T_2423 = cat(UInt<23>("h00"), _T_2422) @[Cat.scala 29:58] - node _T_2424 = bits(io.csr_pkt.csr_mfdc, 0, 0) @[dec_tlu_ctl.scala 2525:37] - node _T_2425 = bits(mfdc, 18, 0) @[dec_tlu_ctl.scala 2525:77] - node _T_2426 = cat(UInt<13>("h00"), _T_2425) @[Cat.scala 29:58] - node _T_2427 = bits(io.csr_pkt.csr_dcsr, 0, 0) @[dec_tlu_ctl.scala 2526:37] - node _T_2428 = bits(io.dcsr, 15, 2) @[dec_tlu_ctl.scala 2526:85] - node _T_2429 = cat(UInt<16>("h04000"), _T_2428) @[Cat.scala 29:58] - node _T_2430 = cat(_T_2429, UInt<2>("h03")) @[Cat.scala 29:58] - node _T_2431 = bits(io.csr_pkt.csr_dpc, 0, 0) @[dec_tlu_ctl.scala 2527:36] - node _T_2432 = cat(io.dpc, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2433 = bits(io.csr_pkt.csr_dicad0, 0, 0) @[dec_tlu_ctl.scala 2528:39] - node _T_2434 = bits(dicad0, 31, 0) @[dec_tlu_ctl.scala 2528:64] - node _T_2435 = bits(io.csr_pkt.csr_dicad0h, 0, 0) @[dec_tlu_ctl.scala 2529:40] - node _T_2436 = bits(dicad0h, 31, 0) @[dec_tlu_ctl.scala 2529:65] - node _T_2437 = bits(io.csr_pkt.csr_dicad1, 0, 0) @[dec_tlu_ctl.scala 2530:39] - node _T_2438 = bits(dicad1, 31, 0) @[dec_tlu_ctl.scala 2530:64] - node _T_2439 = bits(io.csr_pkt.csr_dicawics, 0, 0) @[dec_tlu_ctl.scala 2531:41] - node _T_2440 = bits(dicawics, 16, 16) @[dec_tlu_ctl.scala 2531:80] - node _T_2441 = bits(dicawics, 15, 14) @[dec_tlu_ctl.scala 2531:104] - node _T_2442 = bits(dicawics, 13, 0) @[dec_tlu_ctl.scala 2531:131] - node _T_2443 = cat(UInt<3>("h00"), _T_2442) @[Cat.scala 29:58] - node _T_2444 = cat(_T_2443, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_2445 = cat(UInt<2>("h00"), _T_2441) @[Cat.scala 29:58] - node _T_2446 = cat(UInt<7>("h00"), _T_2440) @[Cat.scala 29:58] - node _T_2447 = cat(_T_2446, _T_2445) @[Cat.scala 29:58] - node _T_2448 = cat(_T_2447, _T_2444) @[Cat.scala 29:58] - node _T_2449 = bits(io.csr_pkt.csr_mtsel, 0, 0) @[dec_tlu_ctl.scala 2532:38] - node _T_2450 = bits(mtsel, 1, 0) @[dec_tlu_ctl.scala 2532:78] - node _T_2451 = cat(UInt<30>("h00"), _T_2450) @[Cat.scala 29:58] - node _T_2452 = bits(io.csr_pkt.csr_mtdata1, 0, 0) @[dec_tlu_ctl.scala 2533:40] - node _T_2453 = bits(mtdata1_tsel_out, 31, 0) @[dec_tlu_ctl.scala 2533:74] - node _T_2454 = bits(io.csr_pkt.csr_mtdata2, 0, 0) @[dec_tlu_ctl.scala 2534:40] - node _T_2455 = bits(mtdata2_tsel_out, 31, 0) @[dec_tlu_ctl.scala 2534:74] - node _T_2456 = bits(io.csr_pkt.csr_micect, 0, 0) @[dec_tlu_ctl.scala 2535:39] - node _T_2457 = bits(micect, 31, 0) @[dec_tlu_ctl.scala 2535:64] - node _T_2458 = bits(io.csr_pkt.csr_miccmect, 0, 0) @[dec_tlu_ctl.scala 2536:41] - node _T_2459 = bits(miccmect, 31, 0) @[dec_tlu_ctl.scala 2536:66] - node _T_2460 = bits(io.csr_pkt.csr_mdccmect, 0, 0) @[dec_tlu_ctl.scala 2537:41] - node _T_2461 = bits(mdccmect, 31, 0) @[dec_tlu_ctl.scala 2537:66] - node _T_2462 = bits(io.csr_pkt.csr_mhpmc3, 0, 0) @[dec_tlu_ctl.scala 2538:39] - node _T_2463 = bits(mhpmc3, 31, 0) @[dec_tlu_ctl.scala 2538:64] - node _T_2464 = bits(io.csr_pkt.csr_mhpmc4, 0, 0) @[dec_tlu_ctl.scala 2539:39] - node _T_2465 = bits(mhpmc4, 31, 0) @[dec_tlu_ctl.scala 2539:64] - node _T_2466 = bits(io.csr_pkt.csr_mhpmc5, 0, 0) @[dec_tlu_ctl.scala 2540:39] - node _T_2467 = bits(mhpmc5, 31, 0) @[dec_tlu_ctl.scala 2540:64] - node _T_2468 = bits(io.csr_pkt.csr_mhpmc6, 0, 0) @[dec_tlu_ctl.scala 2541:39] - node _T_2469 = bits(mhpmc6, 31, 0) @[dec_tlu_ctl.scala 2541:64] - node _T_2470 = bits(io.csr_pkt.csr_mhpmc3h, 0, 0) @[dec_tlu_ctl.scala 2542:40] - node _T_2471 = bits(mhpmc3h, 31, 0) @[dec_tlu_ctl.scala 2542:65] - node _T_2472 = bits(io.csr_pkt.csr_mhpmc4h, 0, 0) @[dec_tlu_ctl.scala 2543:40] - node _T_2473 = bits(mhpmc4h, 31, 0) @[dec_tlu_ctl.scala 2543:65] - node _T_2474 = bits(io.csr_pkt.csr_mhpmc5h, 0, 0) @[dec_tlu_ctl.scala 2544:40] - node _T_2475 = bits(mhpmc5h, 31, 0) @[dec_tlu_ctl.scala 2544:65] - node _T_2476 = bits(io.csr_pkt.csr_mhpmc6h, 0, 0) @[dec_tlu_ctl.scala 2545:40] - node _T_2477 = bits(mhpmc6h, 31, 0) @[dec_tlu_ctl.scala 2545:65] - node _T_2478 = bits(io.csr_pkt.csr_mfdht, 0, 0) @[dec_tlu_ctl.scala 2546:38] - node _T_2479 = bits(mfdht, 5, 0) @[dec_tlu_ctl.scala 2546:78] - node _T_2480 = cat(UInt<26>("h00"), _T_2479) @[Cat.scala 29:58] - node _T_2481 = bits(io.csr_pkt.csr_mfdhs, 0, 0) @[dec_tlu_ctl.scala 2547:38] - node _T_2482 = bits(mfdhs, 1, 0) @[dec_tlu_ctl.scala 2547:78] - node _T_2483 = cat(UInt<30>("h00"), _T_2482) @[Cat.scala 29:58] - node _T_2484 = bits(io.csr_pkt.csr_mhpme3, 0, 0) @[dec_tlu_ctl.scala 2548:39] - node _T_2485 = bits(mhpme3, 9, 0) @[dec_tlu_ctl.scala 2548:79] - node _T_2486 = cat(UInt<22>("h00"), _T_2485) @[Cat.scala 29:58] - node _T_2487 = bits(io.csr_pkt.csr_mhpme4, 0, 0) @[dec_tlu_ctl.scala 2549:39] - node _T_2488 = bits(mhpme4, 9, 0) @[dec_tlu_ctl.scala 2549:79] - node _T_2489 = cat(UInt<22>("h00"), _T_2488) @[Cat.scala 29:58] - node _T_2490 = bits(io.csr_pkt.csr_mhpme5, 0, 0) @[dec_tlu_ctl.scala 2550:39] - node _T_2491 = bits(mhpme5, 9, 0) @[dec_tlu_ctl.scala 2550:78] - node _T_2492 = cat(UInt<22>("h00"), _T_2491) @[Cat.scala 29:58] - node _T_2493 = bits(io.csr_pkt.csr_mhpme6, 0, 0) @[dec_tlu_ctl.scala 2551:39] - node _T_2494 = bits(mhpme6, 9, 0) @[dec_tlu_ctl.scala 2551:78] - node _T_2495 = cat(UInt<22>("h00"), _T_2494) @[Cat.scala 29:58] - node _T_2496 = bits(io.csr_pkt.csr_mcountinhibit, 0, 0) @[dec_tlu_ctl.scala 2552:46] - node _T_2497 = bits(mcountinhibit, 6, 0) @[dec_tlu_ctl.scala 2552:86] - node _T_2498 = cat(UInt<25>("h00"), _T_2497) @[Cat.scala 29:58] - node _T_2499 = bits(io.csr_pkt.csr_mpmc, 0, 0) @[dec_tlu_ctl.scala 2553:37] - node _T_2500 = cat(UInt<30>("h00"), mpmc) @[Cat.scala 29:58] - node _T_2501 = cat(_T_2500, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_2502 = bits(io.dec_timer_read_d, 0, 0) @[dec_tlu_ctl.scala 2554:37] - node _T_2503 = bits(io.dec_timer_rddata_d, 31, 0) @[dec_tlu_ctl.scala 2554:76] - node _T_2504 = mux(_T_2338, UInt<32>("h040001104"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2505 = mux(_T_2339, UInt<32>("h045"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2506 = mux(_T_2340, UInt<32>("h010"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2507 = mux(_T_2341, UInt<32>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2508 = mux(_T_2342, _T_2343, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2509 = mux(_T_2344, _T_2352, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2510 = mux(_T_2353, _T_2357, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2511 = mux(_T_2358, _T_2370, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2512 = mux(_T_2371, _T_2383, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2513 = mux(_T_2384, _T_2385, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2514 = mux(_T_2386, _T_2387, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2515 = mux(_T_2388, _T_2389, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2516 = mux(_T_2390, _T_2391, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2517 = mux(_T_2392, _T_2393, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2518 = mux(_T_2394, _T_2395, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2519 = mux(_T_2396, _T_2397, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2520 = mux(_T_2398, _T_2400, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2521 = mux(_T_2401, _T_2402, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2522 = mux(_T_2403, _T_2404, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2523 = mux(_T_2405, _T_2406, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2524 = mux(_T_2407, _T_2408, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2525 = mux(_T_2409, _T_2411, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2526 = mux(_T_2412, _T_2414, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2527 = mux(_T_2415, _T_2417, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2528 = mux(_T_2418, _T_2420, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2529 = mux(_T_2421, _T_2423, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2530 = mux(_T_2424, _T_2426, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2531 = mux(_T_2427, _T_2430, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2532 = mux(_T_2431, _T_2432, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2533 = mux(_T_2433, _T_2434, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2534 = mux(_T_2435, _T_2436, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2535 = mux(_T_2437, _T_2438, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2536 = mux(_T_2439, _T_2448, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2537 = mux(_T_2449, _T_2451, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2538 = mux(_T_2452, _T_2453, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2539 = mux(_T_2454, _T_2455, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2540 = mux(_T_2456, _T_2457, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2541 = mux(_T_2458, _T_2459, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2542 = mux(_T_2460, _T_2461, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2543 = mux(_T_2462, _T_2463, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2544 = mux(_T_2464, _T_2465, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2545 = mux(_T_2466, _T_2467, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2546 = mux(_T_2468, _T_2469, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2547 = mux(_T_2470, _T_2471, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2548 = mux(_T_2472, _T_2473, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2549 = mux(_T_2474, _T_2475, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2550 = mux(_T_2476, _T_2477, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2551 = mux(_T_2478, _T_2480, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2552 = mux(_T_2481, _T_2483, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2553 = mux(_T_2484, _T_2486, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2554 = mux(_T_2487, _T_2489, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2555 = mux(_T_2490, _T_2492, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2556 = mux(_T_2493, _T_2495, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2557 = mux(_T_2496, _T_2498, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2558 = mux(_T_2499, _T_2501, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2559 = mux(_T_2502, _T_2503, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_2560 = or(_T_2504, _T_2505) @[Mux.scala 27:72] - node _T_2561 = or(_T_2560, _T_2506) @[Mux.scala 27:72] + node _T_2339 = bits(io.csr_pkt.csr_misa, 0, 0) @[dec_tlu_ctl.scala 2499:61] + node _T_2340 = bits(io.csr_pkt.csr_mvendorid, 0, 0) @[dec_tlu_ctl.scala 2500:42] + node _T_2341 = bits(io.csr_pkt.csr_marchid, 0, 0) @[dec_tlu_ctl.scala 2501:40] + node _T_2342 = bits(io.csr_pkt.csr_mimpid, 0, 0) @[dec_tlu_ctl.scala 2502:39] + node _T_2343 = bits(io.csr_pkt.csr_mhartid, 0, 0) @[dec_tlu_ctl.scala 2503:40] + node _T_2344 = cat(io.core_id, UInt<4>("h00")) @[Cat.scala 29:58] + node _T_2345 = bits(io.csr_pkt.csr_mstatus, 0, 0) @[dec_tlu_ctl.scala 2504:40] + node _T_2346 = bits(io.mstatus, 1, 1) @[dec_tlu_ctl.scala 2504:103] + node _T_2347 = bits(io.mstatus, 0, 0) @[dec_tlu_ctl.scala 2504:128] + node _T_2348 = cat(UInt<3>("h00"), _T_2347) @[Cat.scala 29:58] + node _T_2349 = cat(_T_2348, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2350 = cat(UInt<3>("h00"), _T_2346) @[Cat.scala 29:58] + node _T_2351 = cat(UInt<19>("h00"), UInt<2>("h03")) @[Cat.scala 29:58] + node _T_2352 = cat(_T_2351, _T_2350) @[Cat.scala 29:58] + node _T_2353 = cat(_T_2352, _T_2349) @[Cat.scala 29:58] + node _T_2354 = bits(io.csr_pkt.csr_mtvec, 0, 0) @[dec_tlu_ctl.scala 2505:38] + node _T_2355 = bits(io.mtvec, 30, 1) @[dec_tlu_ctl.scala 2505:70] + node _T_2356 = bits(io.mtvec, 0, 0) @[dec_tlu_ctl.scala 2505:96] + node _T_2357 = cat(_T_2355, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2358 = cat(_T_2357, _T_2356) @[Cat.scala 29:58] + node _T_2359 = bits(io.csr_pkt.csr_mip, 0, 0) @[dec_tlu_ctl.scala 2506:36] + node _T_2360 = bits(io.mip, 5, 3) @[dec_tlu_ctl.scala 2506:78] + node _T_2361 = bits(io.mip, 2, 2) @[dec_tlu_ctl.scala 2506:102] + node _T_2362 = bits(io.mip, 1, 1) @[dec_tlu_ctl.scala 2506:123] + node _T_2363 = bits(io.mip, 0, 0) @[dec_tlu_ctl.scala 2506:144] + node _T_2364 = cat(_T_2363, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2365 = cat(_T_2362, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2366 = cat(_T_2365, _T_2364) @[Cat.scala 29:58] + node _T_2367 = cat(_T_2361, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2368 = cat(UInt<1>("h00"), _T_2360) @[Cat.scala 29:58] + node _T_2369 = cat(_T_2368, UInt<16>("h00")) @[Cat.scala 29:58] + node _T_2370 = cat(_T_2369, _T_2367) @[Cat.scala 29:58] + node _T_2371 = cat(_T_2370, _T_2366) @[Cat.scala 29:58] + node _T_2372 = bits(io.csr_pkt.csr_mie, 0, 0) @[dec_tlu_ctl.scala 2507:36] + node _T_2373 = bits(mie, 5, 3) @[dec_tlu_ctl.scala 2507:75] + node _T_2374 = bits(mie, 2, 2) @[dec_tlu_ctl.scala 2507:96] + node _T_2375 = bits(mie, 1, 1) @[dec_tlu_ctl.scala 2507:114] + node _T_2376 = bits(mie, 0, 0) @[dec_tlu_ctl.scala 2507:132] + node _T_2377 = cat(_T_2376, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2378 = cat(_T_2375, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2379 = cat(_T_2378, _T_2377) @[Cat.scala 29:58] + node _T_2380 = cat(_T_2374, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2381 = cat(UInt<1>("h00"), _T_2373) @[Cat.scala 29:58] + node _T_2382 = cat(_T_2381, UInt<16>("h00")) @[Cat.scala 29:58] + node _T_2383 = cat(_T_2382, _T_2380) @[Cat.scala 29:58] + node _T_2384 = cat(_T_2383, _T_2379) @[Cat.scala 29:58] + node _T_2385 = bits(io.csr_pkt.csr_mcyclel, 0, 0) @[dec_tlu_ctl.scala 2508:40] + node _T_2386 = bits(mcyclel, 31, 0) @[dec_tlu_ctl.scala 2508:65] + node _T_2387 = bits(io.csr_pkt.csr_mcycleh, 0, 0) @[dec_tlu_ctl.scala 2509:40] + node _T_2388 = bits(mcycleh_inc, 31, 0) @[dec_tlu_ctl.scala 2509:69] + node _T_2389 = bits(io.csr_pkt.csr_minstretl, 0, 0) @[dec_tlu_ctl.scala 2510:42] + node _T_2390 = bits(minstretl, 31, 0) @[dec_tlu_ctl.scala 2510:72] + node _T_2391 = bits(io.csr_pkt.csr_minstreth, 0, 0) @[dec_tlu_ctl.scala 2511:42] + node _T_2392 = bits(minstreth_inc, 31, 0) @[dec_tlu_ctl.scala 2511:72] + node _T_2393 = bits(io.csr_pkt.csr_mscratch, 0, 0) @[dec_tlu_ctl.scala 2512:41] + node _T_2394 = bits(mscratch, 31, 0) @[dec_tlu_ctl.scala 2512:66] + node _T_2395 = bits(io.csr_pkt.csr_mepc, 0, 0) @[dec_tlu_ctl.scala 2513:37] + node _T_2396 = cat(io.mepc, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2397 = bits(io.csr_pkt.csr_mcause, 0, 0) @[dec_tlu_ctl.scala 2514:39] + node _T_2398 = bits(mcause, 31, 0) @[dec_tlu_ctl.scala 2514:64] + node _T_2399 = bits(io.csr_pkt.csr_mscause, 0, 0) @[dec_tlu_ctl.scala 2515:40] + node _T_2400 = bits(mscause, 3, 0) @[dec_tlu_ctl.scala 2515:80] + node _T_2401 = cat(UInt<28>("h00"), _T_2400) @[Cat.scala 29:58] + node _T_2402 = bits(io.csr_pkt.csr_mtval, 0, 0) @[dec_tlu_ctl.scala 2516:38] + node _T_2403 = bits(mtval, 31, 0) @[dec_tlu_ctl.scala 2516:63] + node _T_2404 = bits(io.csr_pkt.csr_mrac, 0, 0) @[dec_tlu_ctl.scala 2517:37] + node _T_2405 = bits(mrac, 31, 0) @[dec_tlu_ctl.scala 2517:62] + node _T_2406 = bits(io.csr_pkt.csr_mdseac, 0, 0) @[dec_tlu_ctl.scala 2518:39] + node _T_2407 = bits(mdseac, 31, 0) @[dec_tlu_ctl.scala 2518:64] + node _T_2408 = bits(io.csr_pkt.csr_meivt, 0, 0) @[dec_tlu_ctl.scala 2519:38] + node _T_2409 = cat(meivt, UInt<10>("h00")) @[Cat.scala 29:58] + node _T_2410 = bits(io.csr_pkt.csr_meihap, 0, 0) @[dec_tlu_ctl.scala 2520:39] + node _T_2411 = cat(meivt, meihap) @[Cat.scala 29:58] + node _T_2412 = cat(_T_2411, UInt<2>("h00")) @[Cat.scala 29:58] + node _T_2413 = bits(io.csr_pkt.csr_meicurpl, 0, 0) @[dec_tlu_ctl.scala 2521:41] + node _T_2414 = bits(meicurpl, 3, 0) @[dec_tlu_ctl.scala 2521:81] + node _T_2415 = cat(UInt<28>("h00"), _T_2414) @[Cat.scala 29:58] + node _T_2416 = bits(io.csr_pkt.csr_meicidpl, 0, 0) @[dec_tlu_ctl.scala 2522:41] + node _T_2417 = bits(meicidpl, 3, 0) @[dec_tlu_ctl.scala 2522:81] + node _T_2418 = cat(UInt<28>("h00"), _T_2417) @[Cat.scala 29:58] + node _T_2419 = bits(io.csr_pkt.csr_meipt, 0, 0) @[dec_tlu_ctl.scala 2523:38] + node _T_2420 = bits(meipt, 3, 0) @[dec_tlu_ctl.scala 2523:78] + node _T_2421 = cat(UInt<28>("h00"), _T_2420) @[Cat.scala 29:58] + node _T_2422 = bits(io.csr_pkt.csr_mcgc, 0, 0) @[dec_tlu_ctl.scala 2524:37] + node _T_2423 = bits(mcgc, 8, 0) @[dec_tlu_ctl.scala 2524:77] + node _T_2424 = cat(UInt<23>("h00"), _T_2423) @[Cat.scala 29:58] + node _T_2425 = bits(io.csr_pkt.csr_mfdc, 0, 0) @[dec_tlu_ctl.scala 2525:37] + node _T_2426 = bits(mfdc, 18, 0) @[dec_tlu_ctl.scala 2525:77] + node _T_2427 = cat(UInt<13>("h00"), _T_2426) @[Cat.scala 29:58] + node _T_2428 = bits(io.csr_pkt.csr_dcsr, 0, 0) @[dec_tlu_ctl.scala 2526:37] + node _T_2429 = bits(io.dcsr, 15, 2) @[dec_tlu_ctl.scala 2526:85] + node _T_2430 = cat(UInt<16>("h04000"), _T_2429) @[Cat.scala 29:58] + node _T_2431 = cat(_T_2430, UInt<2>("h03")) @[Cat.scala 29:58] + node _T_2432 = bits(io.csr_pkt.csr_dpc, 0, 0) @[dec_tlu_ctl.scala 2527:36] + node _T_2433 = cat(io.dpc, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2434 = bits(io.csr_pkt.csr_dicad0, 0, 0) @[dec_tlu_ctl.scala 2528:39] + node _T_2435 = bits(dicad0, 31, 0) @[dec_tlu_ctl.scala 2528:64] + node _T_2436 = bits(io.csr_pkt.csr_dicad0h, 0, 0) @[dec_tlu_ctl.scala 2529:40] + node _T_2437 = bits(dicad0h, 31, 0) @[dec_tlu_ctl.scala 2529:65] + node _T_2438 = bits(io.csr_pkt.csr_dicad1, 0, 0) @[dec_tlu_ctl.scala 2530:39] + node _T_2439 = bits(dicad1, 31, 0) @[dec_tlu_ctl.scala 2530:64] + node _T_2440 = bits(io.csr_pkt.csr_dicawics, 0, 0) @[dec_tlu_ctl.scala 2531:41] + node _T_2441 = bits(dicawics, 16, 16) @[dec_tlu_ctl.scala 2531:80] + node _T_2442 = bits(dicawics, 15, 14) @[dec_tlu_ctl.scala 2531:104] + node _T_2443 = bits(dicawics, 13, 0) @[dec_tlu_ctl.scala 2531:131] + node _T_2444 = cat(UInt<3>("h00"), _T_2443) @[Cat.scala 29:58] + node _T_2445 = cat(_T_2444, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_2446 = cat(UInt<2>("h00"), _T_2442) @[Cat.scala 29:58] + node _T_2447 = cat(UInt<7>("h00"), _T_2441) @[Cat.scala 29:58] + node _T_2448 = cat(_T_2447, _T_2446) @[Cat.scala 29:58] + node _T_2449 = cat(_T_2448, _T_2445) @[Cat.scala 29:58] + node _T_2450 = bits(io.csr_pkt.csr_mtsel, 0, 0) @[dec_tlu_ctl.scala 2532:38] + node _T_2451 = bits(mtsel, 1, 0) @[dec_tlu_ctl.scala 2532:78] + node _T_2452 = cat(UInt<30>("h00"), _T_2451) @[Cat.scala 29:58] + node _T_2453 = bits(io.csr_pkt.csr_mtdata1, 0, 0) @[dec_tlu_ctl.scala 2533:40] + node _T_2454 = bits(mtdata1_tsel_out, 31, 0) @[dec_tlu_ctl.scala 2533:74] + node _T_2455 = bits(io.csr_pkt.csr_mtdata2, 0, 0) @[dec_tlu_ctl.scala 2534:40] + node _T_2456 = bits(mtdata2_tsel_out, 31, 0) @[dec_tlu_ctl.scala 2534:74] + node _T_2457 = bits(io.csr_pkt.csr_micect, 0, 0) @[dec_tlu_ctl.scala 2535:39] + node _T_2458 = bits(micect, 31, 0) @[dec_tlu_ctl.scala 2535:64] + node _T_2459 = bits(io.csr_pkt.csr_miccmect, 0, 0) @[dec_tlu_ctl.scala 2536:41] + node _T_2460 = bits(miccmect, 31, 0) @[dec_tlu_ctl.scala 2536:66] + node _T_2461 = bits(io.csr_pkt.csr_mdccmect, 0, 0) @[dec_tlu_ctl.scala 2537:41] + node _T_2462 = bits(mdccmect, 31, 0) @[dec_tlu_ctl.scala 2537:66] + node _T_2463 = bits(io.csr_pkt.csr_mhpmc3, 0, 0) @[dec_tlu_ctl.scala 2538:39] + node _T_2464 = bits(mhpmc3, 31, 0) @[dec_tlu_ctl.scala 2538:64] + node _T_2465 = bits(io.csr_pkt.csr_mhpmc4, 0, 0) @[dec_tlu_ctl.scala 2539:39] + node _T_2466 = bits(mhpmc4, 31, 0) @[dec_tlu_ctl.scala 2539:64] + node _T_2467 = bits(io.csr_pkt.csr_mhpmc5, 0, 0) @[dec_tlu_ctl.scala 2540:39] + node _T_2468 = bits(mhpmc5, 31, 0) @[dec_tlu_ctl.scala 2540:64] + node _T_2469 = bits(io.csr_pkt.csr_mhpmc6, 0, 0) @[dec_tlu_ctl.scala 2541:39] + node _T_2470 = bits(mhpmc6, 31, 0) @[dec_tlu_ctl.scala 2541:64] + node _T_2471 = bits(io.csr_pkt.csr_mhpmc3h, 0, 0) @[dec_tlu_ctl.scala 2542:40] + node _T_2472 = bits(mhpmc3h, 31, 0) @[dec_tlu_ctl.scala 2542:65] + node _T_2473 = bits(io.csr_pkt.csr_mhpmc4h, 0, 0) @[dec_tlu_ctl.scala 2543:40] + node _T_2474 = bits(mhpmc4h, 31, 0) @[dec_tlu_ctl.scala 2543:65] + node _T_2475 = bits(io.csr_pkt.csr_mhpmc5h, 0, 0) @[dec_tlu_ctl.scala 2544:40] + node _T_2476 = bits(mhpmc5h, 31, 0) @[dec_tlu_ctl.scala 2544:65] + node _T_2477 = bits(io.csr_pkt.csr_mhpmc6h, 0, 0) @[dec_tlu_ctl.scala 2545:40] + node _T_2478 = bits(mhpmc6h, 31, 0) @[dec_tlu_ctl.scala 2545:65] + node _T_2479 = bits(io.csr_pkt.csr_mfdht, 0, 0) @[dec_tlu_ctl.scala 2546:38] + node _T_2480 = bits(mfdht, 5, 0) @[dec_tlu_ctl.scala 2546:78] + node _T_2481 = cat(UInt<26>("h00"), _T_2480) @[Cat.scala 29:58] + node _T_2482 = bits(io.csr_pkt.csr_mfdhs, 0, 0) @[dec_tlu_ctl.scala 2547:38] + node _T_2483 = bits(mfdhs, 1, 0) @[dec_tlu_ctl.scala 2547:78] + node _T_2484 = cat(UInt<30>("h00"), _T_2483) @[Cat.scala 29:58] + node _T_2485 = bits(io.csr_pkt.csr_mhpme3, 0, 0) @[dec_tlu_ctl.scala 2548:39] + node _T_2486 = bits(mhpme3, 9, 0) @[dec_tlu_ctl.scala 2548:79] + node _T_2487 = cat(UInt<22>("h00"), _T_2486) @[Cat.scala 29:58] + node _T_2488 = bits(io.csr_pkt.csr_mhpme4, 0, 0) @[dec_tlu_ctl.scala 2549:39] + node _T_2489 = bits(mhpme4, 9, 0) @[dec_tlu_ctl.scala 2549:79] + node _T_2490 = cat(UInt<22>("h00"), _T_2489) @[Cat.scala 29:58] + node _T_2491 = bits(io.csr_pkt.csr_mhpme5, 0, 0) @[dec_tlu_ctl.scala 2550:39] + node _T_2492 = bits(mhpme5, 9, 0) @[dec_tlu_ctl.scala 2550:78] + node _T_2493 = cat(UInt<22>("h00"), _T_2492) @[Cat.scala 29:58] + node _T_2494 = bits(io.csr_pkt.csr_mhpme6, 0, 0) @[dec_tlu_ctl.scala 2551:39] + node _T_2495 = bits(mhpme6, 9, 0) @[dec_tlu_ctl.scala 2551:78] + node _T_2496 = cat(UInt<22>("h00"), _T_2495) @[Cat.scala 29:58] + node _T_2497 = bits(io.csr_pkt.csr_mcountinhibit, 0, 0) @[dec_tlu_ctl.scala 2552:46] + node _T_2498 = bits(mcountinhibit, 6, 0) @[dec_tlu_ctl.scala 2552:86] + node _T_2499 = cat(UInt<25>("h00"), _T_2498) @[Cat.scala 29:58] + node _T_2500 = bits(io.csr_pkt.csr_mpmc, 0, 0) @[dec_tlu_ctl.scala 2553:37] + node _T_2501 = cat(UInt<30>("h00"), mpmc) @[Cat.scala 29:58] + node _T_2502 = cat(_T_2501, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_2503 = bits(io.dec_timer_read_d, 0, 0) @[dec_tlu_ctl.scala 2554:37] + node _T_2504 = bits(io.dec_timer_rddata_d, 31, 0) @[dec_tlu_ctl.scala 2554:76] + node _T_2505 = mux(_T_2339, UInt<32>("h040001104"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2506 = mux(_T_2340, UInt<32>("h045"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2507 = mux(_T_2341, UInt<32>("h010"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2508 = mux(_T_2342, UInt<32>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2509 = mux(_T_2343, _T_2344, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2510 = mux(_T_2345, _T_2353, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2511 = mux(_T_2354, _T_2358, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2512 = mux(_T_2359, _T_2371, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2513 = mux(_T_2372, _T_2384, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2514 = mux(_T_2385, _T_2386, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2515 = mux(_T_2387, _T_2388, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2516 = mux(_T_2389, _T_2390, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2517 = mux(_T_2391, _T_2392, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2518 = mux(_T_2393, _T_2394, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2519 = mux(_T_2395, _T_2396, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2520 = mux(_T_2397, _T_2398, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2521 = mux(_T_2399, _T_2401, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2522 = mux(_T_2402, _T_2403, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2523 = mux(_T_2404, _T_2405, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2524 = mux(_T_2406, _T_2407, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2525 = mux(_T_2408, _T_2409, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2526 = mux(_T_2410, _T_2412, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2527 = mux(_T_2413, _T_2415, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2528 = mux(_T_2416, _T_2418, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2529 = mux(_T_2419, _T_2421, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2530 = mux(_T_2422, _T_2424, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2531 = mux(_T_2425, _T_2427, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2532 = mux(_T_2428, _T_2431, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2533 = mux(_T_2432, _T_2433, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2534 = mux(_T_2434, _T_2435, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2535 = mux(_T_2436, _T_2437, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2536 = mux(_T_2438, _T_2439, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2537 = mux(_T_2440, _T_2449, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2538 = mux(_T_2450, _T_2452, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2539 = mux(_T_2453, _T_2454, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2540 = mux(_T_2455, _T_2456, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2541 = mux(_T_2457, _T_2458, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2542 = mux(_T_2459, _T_2460, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2543 = mux(_T_2461, _T_2462, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2544 = mux(_T_2463, _T_2464, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2545 = mux(_T_2465, _T_2466, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2546 = mux(_T_2467, _T_2468, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2547 = mux(_T_2469, _T_2470, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2548 = mux(_T_2471, _T_2472, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2549 = mux(_T_2473, _T_2474, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2550 = mux(_T_2475, _T_2476, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2551 = mux(_T_2477, _T_2478, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2552 = mux(_T_2479, _T_2481, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2553 = mux(_T_2482, _T_2484, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2554 = mux(_T_2485, _T_2487, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2555 = mux(_T_2488, _T_2490, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2556 = mux(_T_2491, _T_2493, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2557 = mux(_T_2494, _T_2496, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2558 = mux(_T_2497, _T_2499, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2559 = mux(_T_2500, _T_2502, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2560 = mux(_T_2503, _T_2504, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_2561 = or(_T_2505, _T_2506) @[Mux.scala 27:72] node _T_2562 = or(_T_2561, _T_2507) @[Mux.scala 27:72] node _T_2563 = or(_T_2562, _T_2508) @[Mux.scala 27:72] node _T_2564 = or(_T_2563, _T_2509) @[Mux.scala 27:72] @@ -76176,9 +76176,10 @@ circuit quasar_wrapper : node _T_2612 = or(_T_2611, _T_2557) @[Mux.scala 27:72] node _T_2613 = or(_T_2612, _T_2558) @[Mux.scala 27:72] node _T_2614 = or(_T_2613, _T_2559) @[Mux.scala 27:72] - wire _T_2615 : UInt @[Mux.scala 27:72] - _T_2615 <= _T_2614 @[Mux.scala 27:72] - io.dec_csr_rddata_d <= _T_2615 @[dec_tlu_ctl.scala 2498:21] + node _T_2615 = or(_T_2614, _T_2560) @[Mux.scala 27:72] + wire _T_2616 : UInt @[Mux.scala 27:72] + _T_2616 <= _T_2615 @[Mux.scala 27:72] + io.dec_csr_rddata_d <= _T_2616 @[dec_tlu_ctl.scala 2498:21] module dec_decode_csr_read : input clock : Clock diff --git a/quasar_wrapper.v b/quasar_wrapper.v index 51e88d96..84067792 100644 --- a/quasar_wrapper.v +++ b/quasar_wrapper.v @@ -970,36 +970,36 @@ module ifu_mem_ctl( wire rvclkhdr_93_io_clk; // @[lib.scala 327:22] wire rvclkhdr_93_io_en; // @[lib.scala 327:22] wire rvclkhdr_93_io_scan_mode; // @[lib.scala 327:22] - reg flush_final_f; // @[ifu_mem_ctl.scala 108:53] - reg ifc_fetch_req_f_raw; // @[ifu_mem_ctl.scala 244:61] - wire _T_319 = ~io_exu_flush_final; // @[ifu_mem_ctl.scala 245:44] - wire ifc_fetch_req_f = ifc_fetch_req_f_raw & _T_319; // @[ifu_mem_ctl.scala 245:42] - wire _T = io_ifc_fetch_req_bf_raw | ifc_fetch_req_f; // @[ifu_mem_ctl.scala 109:53] + reg flush_final_f; // @[ifu_mem_ctl.scala 90:53] + reg ifc_fetch_req_f_raw; // @[ifu_mem_ctl.scala 227:61] + wire _T_319 = ~io_exu_flush_final; // @[ifu_mem_ctl.scala 228:44] + wire ifc_fetch_req_f = ifc_fetch_req_f_raw & _T_319; // @[ifu_mem_ctl.scala 228:42] + wire _T = io_ifc_fetch_req_bf_raw | ifc_fetch_req_f; // @[ifu_mem_ctl.scala 91:53] reg [2:0] miss_state; // @[Reg.scala 27:20] - wire miss_pending = miss_state != 3'h0; // @[ifu_mem_ctl.scala 176:30] - wire _T_1 = _T | miss_pending; // @[ifu_mem_ctl.scala 109:71] - wire _T_2 = _T_1 | io_exu_flush_final; // @[ifu_mem_ctl.scala 109:86] - reg scnd_miss_req_q; // @[ifu_mem_ctl.scala 477:52] - wire scnd_miss_req = scnd_miss_req_q & _T_319; // @[ifu_mem_ctl.scala 479:36] - wire debug_c1_clken = io_ic_debug_rd_en | io_ic_debug_wr_en; // @[ifu_mem_ctl.scala 110:42] + wire miss_pending = miss_state != 3'h0; // @[ifu_mem_ctl.scala 159:30] + wire _T_1 = _T | miss_pending; // @[ifu_mem_ctl.scala 91:71] + wire _T_2 = _T_1 | io_exu_flush_final; // @[ifu_mem_ctl.scala 91:86] + reg scnd_miss_req_q; // @[ifu_mem_ctl.scala 464:52] + wire scnd_miss_req = scnd_miss_req_q & _T_319; // @[ifu_mem_ctl.scala 466:36] + wire debug_c1_clken = io_ic_debug_rd_en | io_ic_debug_wr_en; // @[ifu_mem_ctl.scala 92:42] wire [3:0] ic_fetch_val_int_f = {2'h0,io_ic_fetch_val_f}; // @[Cat.scala 29:58] - reg [30:0] ifu_fetch_addr_int_f; // @[ifu_mem_ctl.scala 231:63] - wire [4:0] _GEN_435 = {{1'd0}, ic_fetch_val_int_f}; // @[ifu_mem_ctl.scala 595:53] - wire [4:0] ic_fetch_val_shift_right = _GEN_435 << ifu_fetch_addr_int_f[0]; // @[ifu_mem_ctl.scala 595:53] - wire _T_3129 = |ic_fetch_val_shift_right[3:2]; // @[ifu_mem_ctl.scala 598:91] - wire _T_3131 = _T_3129 & _T_319; // @[ifu_mem_ctl.scala 598:95] - reg ifc_iccm_access_f; // @[ifu_mem_ctl.scala 246:60] - wire fetch_req_iccm_f = ifc_fetch_req_f & ifc_iccm_access_f; // @[ifu_mem_ctl.scala 198:46] - wire _T_3132 = _T_3131 & fetch_req_iccm_f; // @[ifu_mem_ctl.scala 598:117] - reg iccm_dma_rvalid_in; // @[ifu_mem_ctl.scala 584:59] - wire _T_3133 = _T_3132 | iccm_dma_rvalid_in; // @[ifu_mem_ctl.scala 598:134] - wire _T_3134 = ~io_dec_mem_ctrl_dec_tlu_core_ecc_disable; // @[ifu_mem_ctl.scala 598:158] - wire _T_3135 = _T_3133 & _T_3134; // @[ifu_mem_ctl.scala 598:156] - wire _T_3121 = |ic_fetch_val_shift_right[1:0]; // @[ifu_mem_ctl.scala 598:91] - wire _T_3123 = _T_3121 & _T_319; // @[ifu_mem_ctl.scala 598:95] - wire _T_3124 = _T_3123 & fetch_req_iccm_f; // @[ifu_mem_ctl.scala 598:117] - wire _T_3125 = _T_3124 | iccm_dma_rvalid_in; // @[ifu_mem_ctl.scala 598:134] - wire _T_3127 = _T_3125 & _T_3134; // @[ifu_mem_ctl.scala 598:156] + reg [30:0] ifu_fetch_addr_int_f; // @[ifu_mem_ctl.scala 214:63] + wire [4:0] _GEN_435 = {{1'd0}, ic_fetch_val_int_f}; // @[ifu_mem_ctl.scala 603:53] + wire [4:0] ic_fetch_val_shift_right = _GEN_435 << ifu_fetch_addr_int_f[0]; // @[ifu_mem_ctl.scala 603:53] + wire _T_3129 = |ic_fetch_val_shift_right[3:2]; // @[ifu_mem_ctl.scala 606:91] + wire _T_3131 = _T_3129 & _T_319; // @[ifu_mem_ctl.scala 606:95] + reg ifc_iccm_access_f; // @[ifu_mem_ctl.scala 229:60] + wire fetch_req_iccm_f = ifc_fetch_req_f & ifc_iccm_access_f; // @[ifu_mem_ctl.scala 181:46] + wire _T_3132 = _T_3131 & fetch_req_iccm_f; // @[ifu_mem_ctl.scala 606:117] + reg iccm_dma_rvalid_in; // @[ifu_mem_ctl.scala 592:59] + wire _T_3133 = _T_3132 | iccm_dma_rvalid_in; // @[ifu_mem_ctl.scala 606:134] + wire _T_3134 = ~io_dec_mem_ctrl_dec_tlu_core_ecc_disable; // @[ifu_mem_ctl.scala 606:158] + wire _T_3135 = _T_3133 & _T_3134; // @[ifu_mem_ctl.scala 606:156] + wire _T_3121 = |ic_fetch_val_shift_right[1:0]; // @[ifu_mem_ctl.scala 606:91] + wire _T_3123 = _T_3121 & _T_319; // @[ifu_mem_ctl.scala 606:95] + wire _T_3124 = _T_3123 & fetch_req_iccm_f; // @[ifu_mem_ctl.scala 606:117] + wire _T_3125 = _T_3124 | iccm_dma_rvalid_in; // @[ifu_mem_ctl.scala 606:134] + wire _T_3127 = _T_3125 & _T_3134; // @[ifu_mem_ctl.scala 606:156] wire [1:0] iccm_ecc_word_enable = {_T_3135,_T_3127}; // @[Cat.scala 29:58] wire _T_3620 = ^io_iccm_rd_data_ecc[70:39]; // @[lib.scala 177:30] wire _T_3621 = ^io_iccm_rd_data_ecc[77:71]; // @[lib.scala 177:44] @@ -1062,238 +1062,238 @@ module ifu_mem_ctl( wire _T_3349 = iccm_ecc_word_enable[0] & _T_3348; // @[lib.scala 178:32] wire _T_3351 = _T_3349 & _T_3347[6]; // @[lib.scala 178:53] wire [1:0] iccm_single_ecc_error = {_T_3736,_T_3351}; // @[Cat.scala 29:58] - wire _T_3 = |iccm_single_ecc_error; // @[ifu_mem_ctl.scala 113:52] - reg dma_iccm_req_f; // @[ifu_mem_ctl.scala 561:51] - wire _T_6 = io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err | io_dec_mem_ctrl_ifu_ic_error_start; // @[ifu_mem_ctl.scala 114:74] + wire _T_3 = |iccm_single_ecc_error; // @[ifu_mem_ctl.scala 95:52] + reg dma_iccm_req_f; // @[ifu_mem_ctl.scala 569:51] + wire _T_6 = io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err | io_dec_mem_ctrl_ifu_ic_error_start; // @[ifu_mem_ctl.scala 96:74] reg [2:0] perr_state; // @[Reg.scala 27:20] - wire _T_7 = perr_state == 3'h4; // @[ifu_mem_ctl.scala 115:54] - wire iccm_correct_ecc = perr_state == 3'h3; // @[ifu_mem_ctl.scala 405:34] - wire _T_8 = iccm_correct_ecc | _T_7; // @[ifu_mem_ctl.scala 115:40] + wire _T_7 = perr_state == 3'h4; // @[ifu_mem_ctl.scala 97:54] + wire iccm_correct_ecc = perr_state == 3'h3; // @[ifu_mem_ctl.scala 392:34] + wire _T_8 = iccm_correct_ecc | _T_7; // @[ifu_mem_ctl.scala 97:40] reg [1:0] err_stop_state; // @[Reg.scala 27:20] - wire _T_9 = err_stop_state == 2'h3; // @[ifu_mem_ctl.scala 115:90] - wire _T_10 = _T_8 | _T_9; // @[ifu_mem_ctl.scala 115:72] + wire _T_9 = err_stop_state == 2'h3; // @[ifu_mem_ctl.scala 97:90] + wire _T_10 = _T_8 | _T_9; // @[ifu_mem_ctl.scala 97:72] wire _T_2526 = 2'h0 == err_stop_state; // @[Conditional.scala 37:30] wire _T_2531 = 2'h1 == err_stop_state; // @[Conditional.scala 37:30] - wire _T_2551 = io_ifu_fetch_val == 2'h3; // @[ifu_mem_ctl.scala 454:48] - wire two_byte_instr = io_ic_data_f[1:0] != 2'h3; // @[ifu_mem_ctl.scala 320:42] - wire _T_2553 = io_ifu_fetch_val[0] & two_byte_instr; // @[ifu_mem_ctl.scala 454:79] - wire _T_2554 = _T_2551 | _T_2553; // @[ifu_mem_ctl.scala 454:56] - wire _T_2555 = io_exu_flush_final | io_dec_mem_ctrl_dec_tlu_i0_commit_cmt; // @[ifu_mem_ctl.scala 454:122] - wire _T_2556 = ~_T_2555; // @[ifu_mem_ctl.scala 454:101] - wire _T_2557 = _T_2554 & _T_2556; // @[ifu_mem_ctl.scala 454:99] + wire _T_2551 = io_ifu_fetch_val == 2'h3; // @[ifu_mem_ctl.scala 441:48] + wire two_byte_instr = io_ic_data_f[1:0] != 2'h3; // @[ifu_mem_ctl.scala 306:42] + wire _T_2553 = io_ifu_fetch_val[0] & two_byte_instr; // @[ifu_mem_ctl.scala 441:79] + wire _T_2554 = _T_2551 | _T_2553; // @[ifu_mem_ctl.scala 441:56] + wire _T_2555 = io_exu_flush_final | io_dec_mem_ctrl_dec_tlu_i0_commit_cmt; // @[ifu_mem_ctl.scala 441:122] + wire _T_2556 = ~_T_2555; // @[ifu_mem_ctl.scala 441:101] + wire _T_2557 = _T_2554 & _T_2556; // @[ifu_mem_ctl.scala 441:99] wire _T_2558 = 2'h2 == err_stop_state; // @[Conditional.scala 37:30] - wire _T_2572 = io_ifu_fetch_val[0] & _T_319; // @[ifu_mem_ctl.scala 461:45] - wire _T_2573 = ~io_dec_mem_ctrl_dec_tlu_i0_commit_cmt; // @[ifu_mem_ctl.scala 461:69] - wire _T_2574 = _T_2572 & _T_2573; // @[ifu_mem_ctl.scala 461:67] + wire _T_2572 = io_ifu_fetch_val[0] & _T_319; // @[ifu_mem_ctl.scala 448:45] + wire _T_2573 = ~io_dec_mem_ctrl_dec_tlu_i0_commit_cmt; // @[ifu_mem_ctl.scala 448:69] + wire _T_2574 = _T_2572 & _T_2573; // @[ifu_mem_ctl.scala 448:67] wire _T_2575 = 2'h3 == err_stop_state; // @[Conditional.scala 37:30] wire _GEN_37 = _T_2558 ? _T_2574 : _T_2575; // @[Conditional.scala 39:67] wire _GEN_41 = _T_2531 ? _T_2557 : _GEN_37; // @[Conditional.scala 39:67] wire err_stop_fetch = _T_2526 ? 1'h0 : _GEN_41; // @[Conditional.scala 40:58] - wire _T_11 = _T_10 | err_stop_fetch; // @[ifu_mem_ctl.scala 115:112] - wire _T_13 = io_ifu_axi_r_valid & io_ifu_bus_clk_en; // @[ifu_mem_ctl.scala 117:44] - wire _T_14 = _T_13 & io_ifu_axi_r_ready; // @[ifu_mem_ctl.scala 117:65] - wire _T_227 = |io_ic_rd_hit; // @[ifu_mem_ctl.scala 206:37] - wire _T_228 = ~_T_227; // @[ifu_mem_ctl.scala 206:23] - reg reset_all_tags; // @[ifu_mem_ctl.scala 630:53] - wire _T_229 = _T_228 | reset_all_tags; // @[ifu_mem_ctl.scala 206:41] - wire _T_207 = ~ifc_iccm_access_f; // @[ifu_mem_ctl.scala 197:48] - wire _T_208 = ifc_fetch_req_f & _T_207; // @[ifu_mem_ctl.scala 197:46] - reg ifc_region_acc_fault_final_f; // @[ifu_mem_ctl.scala 248:71] - wire _T_209 = ~ifc_region_acc_fault_final_f; // @[ifu_mem_ctl.scala 197:69] - wire fetch_req_icache_f = _T_208 & _T_209; // @[ifu_mem_ctl.scala 197:67] - wire _T_230 = _T_229 & fetch_req_icache_f; // @[ifu_mem_ctl.scala 206:59] - wire _T_231 = ~miss_pending; // @[ifu_mem_ctl.scala 206:82] - wire _T_232 = _T_230 & _T_231; // @[ifu_mem_ctl.scala 206:80] - wire _T_233 = _T_232 | scnd_miss_req; // @[ifu_mem_ctl.scala 206:97] - wire ic_act_miss_f = _T_233 & _T_209; // @[ifu_mem_ctl.scala 206:114] - reg ifu_bus_rvalid_unq_ff; // @[ifu_mem_ctl.scala 504:56] - reg bus_ifu_bus_clk_en_ff; // @[ifu_mem_ctl.scala 476:61] - wire ifu_bus_rvalid_ff = ifu_bus_rvalid_unq_ff & bus_ifu_bus_clk_en_ff; // @[ifu_mem_ctl.scala 518:49] - wire bus_ifu_wr_en_ff = ifu_bus_rvalid_ff & miss_pending; // @[ifu_mem_ctl.scala 545:41] - reg uncacheable_miss_ff; // @[ifu_mem_ctl.scala 233:62] - reg [2:0] bus_data_beat_count; // @[ifu_mem_ctl.scala 526:56] - wire _T_2672 = bus_data_beat_count == 3'h1; // @[ifu_mem_ctl.scala 543:69] - wire _T_2673 = &bus_data_beat_count; // @[ifu_mem_ctl.scala 543:101] - wire bus_last_data_beat = uncacheable_miss_ff ? _T_2672 : _T_2673; // @[ifu_mem_ctl.scala 543:28] - wire _T_2624 = bus_ifu_wr_en_ff & bus_last_data_beat; // @[ifu_mem_ctl.scala 522:68] - wire _T_2625 = ic_act_miss_f | _T_2624; // @[ifu_mem_ctl.scala 522:48] - wire bus_reset_data_beat_cnt = _T_2625 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 522:91] - wire _T_2621 = ~bus_last_data_beat; // @[ifu_mem_ctl.scala 521:50] - wire _T_2622 = bus_ifu_wr_en_ff & _T_2621; // @[ifu_mem_ctl.scala 521:48] - wire _T_2623 = ~io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 521:72] - wire bus_inc_data_beat_cnt = _T_2622 & _T_2623; // @[ifu_mem_ctl.scala 521:70] - wire [2:0] _T_2629 = bus_data_beat_count + 3'h1; // @[ifu_mem_ctl.scala 525:115] + wire _T_11 = _T_10 | err_stop_fetch; // @[ifu_mem_ctl.scala 97:112] + wire _T_13 = io_ifu_axi_r_valid & io_ifu_bus_clk_en; // @[ifu_mem_ctl.scala 99:44] + wire _T_14 = _T_13 & io_ifu_axi_r_ready; // @[ifu_mem_ctl.scala 99:65] + wire _T_227 = |io_ic_rd_hit; // @[ifu_mem_ctl.scala 189:37] + wire _T_228 = ~_T_227; // @[ifu_mem_ctl.scala 189:23] + reg reset_all_tags; // @[ifu_mem_ctl.scala 638:53] + wire _T_229 = _T_228 | reset_all_tags; // @[ifu_mem_ctl.scala 189:41] + wire _T_207 = ~ifc_iccm_access_f; // @[ifu_mem_ctl.scala 180:48] + wire _T_208 = ifc_fetch_req_f & _T_207; // @[ifu_mem_ctl.scala 180:46] + reg ifc_region_acc_fault_final_f; // @[ifu_mem_ctl.scala 231:71] + wire _T_209 = ~ifc_region_acc_fault_final_f; // @[ifu_mem_ctl.scala 180:69] + wire fetch_req_icache_f = _T_208 & _T_209; // @[ifu_mem_ctl.scala 180:67] + wire _T_230 = _T_229 & fetch_req_icache_f; // @[ifu_mem_ctl.scala 189:59] + wire _T_231 = ~miss_pending; // @[ifu_mem_ctl.scala 189:82] + wire _T_232 = _T_230 & _T_231; // @[ifu_mem_ctl.scala 189:80] + wire _T_233 = _T_232 | scnd_miss_req; // @[ifu_mem_ctl.scala 189:97] + wire ic_act_miss_f = _T_233 & _T_209; // @[ifu_mem_ctl.scala 189:114] + reg ifu_bus_rvalid_unq_ff; // @[ifu_mem_ctl.scala 511:56] + reg bus_ifu_bus_clk_en_ff; // @[ifu_mem_ctl.scala 463:61] + wire ifu_bus_rvalid_ff = ifu_bus_rvalid_unq_ff & bus_ifu_bus_clk_en_ff; // @[ifu_mem_ctl.scala 525:49] + wire bus_ifu_wr_en_ff = ifu_bus_rvalid_ff & miss_pending; // @[ifu_mem_ctl.scala 553:41] + reg uncacheable_miss_ff; // @[ifu_mem_ctl.scala 216:62] + reg [2:0] bus_data_beat_count; // @[ifu_mem_ctl.scala 534:56] + wire _T_2672 = bus_data_beat_count == 3'h1; // @[ifu_mem_ctl.scala 551:69] + wire _T_2673 = &bus_data_beat_count; // @[ifu_mem_ctl.scala 551:101] + wire bus_last_data_beat = uncacheable_miss_ff ? _T_2672 : _T_2673; // @[ifu_mem_ctl.scala 551:28] + wire _T_2624 = bus_ifu_wr_en_ff & bus_last_data_beat; // @[ifu_mem_ctl.scala 530:68] + wire _T_2625 = ic_act_miss_f | _T_2624; // @[ifu_mem_ctl.scala 530:48] + wire bus_reset_data_beat_cnt = _T_2625 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 530:91] + wire _T_2621 = ~bus_last_data_beat; // @[ifu_mem_ctl.scala 529:50] + wire _T_2622 = bus_ifu_wr_en_ff & _T_2621; // @[ifu_mem_ctl.scala 529:48] + wire _T_2623 = ~io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 529:72] + wire bus_inc_data_beat_cnt = _T_2622 & _T_2623; // @[ifu_mem_ctl.scala 529:70] + wire [2:0] _T_2629 = bus_data_beat_count + 3'h1; // @[ifu_mem_ctl.scala 533:115] wire [2:0] _T_2631 = bus_inc_data_beat_cnt ? _T_2629 : 3'h0; // @[Mux.scala 27:72] - wire _T_2626 = ~bus_inc_data_beat_cnt; // @[ifu_mem_ctl.scala 523:32] - wire _T_2627 = ~bus_reset_data_beat_cnt; // @[ifu_mem_ctl.scala 523:57] - wire bus_hold_data_beat_cnt = _T_2626 & _T_2627; // @[ifu_mem_ctl.scala 523:55] + wire _T_2626 = ~bus_inc_data_beat_cnt; // @[ifu_mem_ctl.scala 531:32] + wire _T_2627 = ~bus_reset_data_beat_cnt; // @[ifu_mem_ctl.scala 531:57] + wire bus_hold_data_beat_cnt = _T_2626 & _T_2627; // @[ifu_mem_ctl.scala 531:55] wire [2:0] _T_2632 = bus_hold_data_beat_cnt ? bus_data_beat_count : 3'h0; // @[Mux.scala 27:72] wire [2:0] bus_new_data_beat_count = _T_2631 | _T_2632; // @[Mux.scala 27:72] - wire _T_15 = &bus_new_data_beat_count; // @[ifu_mem_ctl.scala 117:112] - wire _T_16 = _T_14 & _T_15; // @[ifu_mem_ctl.scala 117:85] - wire _T_17 = ~uncacheable_miss_ff; // @[ifu_mem_ctl.scala 118:5] - wire _T_18 = _T_16 & _T_17; // @[ifu_mem_ctl.scala 117:118] - wire _T_19 = miss_state == 3'h5; // @[ifu_mem_ctl.scala 118:41] + wire _T_15 = &bus_new_data_beat_count; // @[ifu_mem_ctl.scala 99:112] + wire _T_16 = _T_14 & _T_15; // @[ifu_mem_ctl.scala 99:85] + wire _T_17 = ~uncacheable_miss_ff; // @[ifu_mem_ctl.scala 100:5] + wire _T_18 = _T_16 & _T_17; // @[ifu_mem_ctl.scala 99:118] + wire _T_19 = miss_state == 3'h5; // @[ifu_mem_ctl.scala 100:41] wire _T_24 = 3'h0 == miss_state; // @[Conditional.scala 37:30] - wire _T_26 = ic_act_miss_f & _T_319; // @[ifu_mem_ctl.scala 124:43] - wire [2:0] _T_28 = _T_26 ? 3'h1 : 3'h2; // @[ifu_mem_ctl.scala 124:27] + wire _T_26 = ic_act_miss_f & _T_319; // @[ifu_mem_ctl.scala 106:43] + wire [2:0] _T_28 = _T_26 ? 3'h1 : 3'h2; // @[ifu_mem_ctl.scala 106:27] wire _T_31 = 3'h1 == miss_state; // @[Conditional.scala 37:30] - wire [4:0] byp_fetch_index = ifu_fetch_addr_int_f[4:0]; // @[ifu_mem_ctl.scala 357:45] - wire _T_2155 = byp_fetch_index[4:2] == 3'h0; // @[ifu_mem_ctl.scala 378:127] - reg [7:0] ic_miss_buff_data_valid; // @[ifu_mem_ctl.scala 334:60] + wire [4:0] byp_fetch_index = ifu_fetch_addr_int_f[4:0]; // @[ifu_mem_ctl.scala 343:45] + wire _T_2155 = byp_fetch_index[4:2] == 3'h0; // @[ifu_mem_ctl.scala 364:127] + reg [7:0] ic_miss_buff_data_valid; // @[ifu_mem_ctl.scala 320:60] wire _T_2186 = _T_2155 & ic_miss_buff_data_valid[0]; // @[Mux.scala 27:72] - wire _T_2159 = byp_fetch_index[4:2] == 3'h1; // @[ifu_mem_ctl.scala 378:127] + wire _T_2159 = byp_fetch_index[4:2] == 3'h1; // @[ifu_mem_ctl.scala 364:127] wire _T_2187 = _T_2159 & ic_miss_buff_data_valid[1]; // @[Mux.scala 27:72] wire _T_2194 = _T_2186 | _T_2187; // @[Mux.scala 27:72] - wire _T_2163 = byp_fetch_index[4:2] == 3'h2; // @[ifu_mem_ctl.scala 378:127] + wire _T_2163 = byp_fetch_index[4:2] == 3'h2; // @[ifu_mem_ctl.scala 364:127] wire _T_2188 = _T_2163 & ic_miss_buff_data_valid[2]; // @[Mux.scala 27:72] wire _T_2195 = _T_2194 | _T_2188; // @[Mux.scala 27:72] - wire _T_2167 = byp_fetch_index[4:2] == 3'h3; // @[ifu_mem_ctl.scala 378:127] + wire _T_2167 = byp_fetch_index[4:2] == 3'h3; // @[ifu_mem_ctl.scala 364:127] wire _T_2189 = _T_2167 & ic_miss_buff_data_valid[3]; // @[Mux.scala 27:72] wire _T_2196 = _T_2195 | _T_2189; // @[Mux.scala 27:72] - wire _T_2171 = byp_fetch_index[4:2] == 3'h4; // @[ifu_mem_ctl.scala 378:127] + wire _T_2171 = byp_fetch_index[4:2] == 3'h4; // @[ifu_mem_ctl.scala 364:127] wire _T_2190 = _T_2171 & ic_miss_buff_data_valid[4]; // @[Mux.scala 27:72] wire _T_2197 = _T_2196 | _T_2190; // @[Mux.scala 27:72] - wire _T_2175 = byp_fetch_index[4:2] == 3'h5; // @[ifu_mem_ctl.scala 378:127] + wire _T_2175 = byp_fetch_index[4:2] == 3'h5; // @[ifu_mem_ctl.scala 364:127] wire _T_2191 = _T_2175 & ic_miss_buff_data_valid[5]; // @[Mux.scala 27:72] wire _T_2198 = _T_2197 | _T_2191; // @[Mux.scala 27:72] - wire _T_2179 = byp_fetch_index[4:2] == 3'h6; // @[ifu_mem_ctl.scala 378:127] + wire _T_2179 = byp_fetch_index[4:2] == 3'h6; // @[ifu_mem_ctl.scala 364:127] wire _T_2192 = _T_2179 & ic_miss_buff_data_valid[6]; // @[Mux.scala 27:72] wire _T_2199 = _T_2198 | _T_2192; // @[Mux.scala 27:72] - wire _T_2183 = byp_fetch_index[4:2] == 3'h7; // @[ifu_mem_ctl.scala 378:127] + wire _T_2183 = byp_fetch_index[4:2] == 3'h7; // @[ifu_mem_ctl.scala 364:127] wire _T_2193 = _T_2183 & ic_miss_buff_data_valid[7]; // @[Mux.scala 27:72] wire ic_miss_buff_data_valid_bypass_index = _T_2199 | _T_2193; // @[Mux.scala 27:72] - wire _T_2241 = ~byp_fetch_index[1]; // @[ifu_mem_ctl.scala 380:69] - wire _T_2242 = ic_miss_buff_data_valid_bypass_index & _T_2241; // @[ifu_mem_ctl.scala 380:67] - wire _T_2244 = ~byp_fetch_index[0]; // @[ifu_mem_ctl.scala 380:91] - wire _T_2245 = _T_2242 & _T_2244; // @[ifu_mem_ctl.scala 380:89] - wire _T_2250 = _T_2242 & byp_fetch_index[0]; // @[ifu_mem_ctl.scala 381:65] - wire _T_2251 = _T_2245 | _T_2250; // @[ifu_mem_ctl.scala 380:112] - wire _T_2253 = ic_miss_buff_data_valid_bypass_index & byp_fetch_index[1]; // @[ifu_mem_ctl.scala 382:43] - wire _T_2256 = _T_2253 & _T_2244; // @[ifu_mem_ctl.scala 382:65] - wire _T_2257 = _T_2251 | _T_2256; // @[ifu_mem_ctl.scala 381:88] - wire _T_2261 = _T_2253 & byp_fetch_index[0]; // @[ifu_mem_ctl.scala 383:65] - wire [2:0] byp_fetch_index_inc = ifu_fetch_addr_int_f[4:2] + 3'h1; // @[ifu_mem_ctl.scala 360:75] - wire _T_2201 = byp_fetch_index_inc == 3'h0; // @[ifu_mem_ctl.scala 379:110] + wire _T_2241 = ~byp_fetch_index[1]; // @[ifu_mem_ctl.scala 366:69] + wire _T_2242 = ic_miss_buff_data_valid_bypass_index & _T_2241; // @[ifu_mem_ctl.scala 366:67] + wire _T_2244 = ~byp_fetch_index[0]; // @[ifu_mem_ctl.scala 366:91] + wire _T_2245 = _T_2242 & _T_2244; // @[ifu_mem_ctl.scala 366:89] + wire _T_2250 = _T_2242 & byp_fetch_index[0]; // @[ifu_mem_ctl.scala 367:65] + wire _T_2251 = _T_2245 | _T_2250; // @[ifu_mem_ctl.scala 366:112] + wire _T_2253 = ic_miss_buff_data_valid_bypass_index & byp_fetch_index[1]; // @[ifu_mem_ctl.scala 368:43] + wire _T_2256 = _T_2253 & _T_2244; // @[ifu_mem_ctl.scala 368:65] + wire _T_2257 = _T_2251 | _T_2256; // @[ifu_mem_ctl.scala 367:88] + wire _T_2261 = _T_2253 & byp_fetch_index[0]; // @[ifu_mem_ctl.scala 369:65] + wire [2:0] byp_fetch_index_inc = ifu_fetch_addr_int_f[4:2] + 3'h1; // @[ifu_mem_ctl.scala 346:75] + wire _T_2201 = byp_fetch_index_inc == 3'h0; // @[ifu_mem_ctl.scala 365:110] wire _T_2225 = _T_2201 & ic_miss_buff_data_valid[0]; // @[Mux.scala 27:72] - wire _T_2204 = byp_fetch_index_inc == 3'h1; // @[ifu_mem_ctl.scala 379:110] + wire _T_2204 = byp_fetch_index_inc == 3'h1; // @[ifu_mem_ctl.scala 365:110] wire _T_2226 = _T_2204 & ic_miss_buff_data_valid[1]; // @[Mux.scala 27:72] wire _T_2233 = _T_2225 | _T_2226; // @[Mux.scala 27:72] - wire _T_2207 = byp_fetch_index_inc == 3'h2; // @[ifu_mem_ctl.scala 379:110] + wire _T_2207 = byp_fetch_index_inc == 3'h2; // @[ifu_mem_ctl.scala 365:110] wire _T_2227 = _T_2207 & ic_miss_buff_data_valid[2]; // @[Mux.scala 27:72] wire _T_2234 = _T_2233 | _T_2227; // @[Mux.scala 27:72] - wire _T_2210 = byp_fetch_index_inc == 3'h3; // @[ifu_mem_ctl.scala 379:110] + wire _T_2210 = byp_fetch_index_inc == 3'h3; // @[ifu_mem_ctl.scala 365:110] wire _T_2228 = _T_2210 & ic_miss_buff_data_valid[3]; // @[Mux.scala 27:72] wire _T_2235 = _T_2234 | _T_2228; // @[Mux.scala 27:72] - wire _T_2213 = byp_fetch_index_inc == 3'h4; // @[ifu_mem_ctl.scala 379:110] + wire _T_2213 = byp_fetch_index_inc == 3'h4; // @[ifu_mem_ctl.scala 365:110] wire _T_2229 = _T_2213 & ic_miss_buff_data_valid[4]; // @[Mux.scala 27:72] wire _T_2236 = _T_2235 | _T_2229; // @[Mux.scala 27:72] - wire _T_2216 = byp_fetch_index_inc == 3'h5; // @[ifu_mem_ctl.scala 379:110] + wire _T_2216 = byp_fetch_index_inc == 3'h5; // @[ifu_mem_ctl.scala 365:110] wire _T_2230 = _T_2216 & ic_miss_buff_data_valid[5]; // @[Mux.scala 27:72] wire _T_2237 = _T_2236 | _T_2230; // @[Mux.scala 27:72] - wire _T_2219 = byp_fetch_index_inc == 3'h6; // @[ifu_mem_ctl.scala 379:110] + wire _T_2219 = byp_fetch_index_inc == 3'h6; // @[ifu_mem_ctl.scala 365:110] wire _T_2231 = _T_2219 & ic_miss_buff_data_valid[6]; // @[Mux.scala 27:72] wire _T_2238 = _T_2237 | _T_2231; // @[Mux.scala 27:72] - wire _T_2222 = byp_fetch_index_inc == 3'h7; // @[ifu_mem_ctl.scala 379:110] + wire _T_2222 = byp_fetch_index_inc == 3'h7; // @[ifu_mem_ctl.scala 365:110] wire _T_2232 = _T_2222 & ic_miss_buff_data_valid[7]; // @[Mux.scala 27:72] wire ic_miss_buff_data_valid_inc_bypass_index = _T_2238 | _T_2232; // @[Mux.scala 27:72] - wire _T_2262 = _T_2261 & ic_miss_buff_data_valid_inc_bypass_index; // @[ifu_mem_ctl.scala 383:87] - wire _T_2263 = _T_2257 | _T_2262; // @[ifu_mem_ctl.scala 382:88] - wire _T_2267 = ic_miss_buff_data_valid_bypass_index & _T_2183; // @[ifu_mem_ctl.scala 384:43] - wire miss_buff_hit_unq_f = _T_2263 | _T_2267; // @[ifu_mem_ctl.scala 383:131] - wire _T_2283 = miss_state == 3'h4; // @[ifu_mem_ctl.scala 389:55] - wire _T_2284 = miss_state == 3'h1; // @[ifu_mem_ctl.scala 389:87] - wire _T_2285 = _T_2283 | _T_2284; // @[ifu_mem_ctl.scala 389:74] - wire crit_byp_hit_f = miss_buff_hit_unq_f & _T_2285; // @[ifu_mem_ctl.scala 389:41] - wire _T_2268 = miss_state == 3'h6; // @[ifu_mem_ctl.scala 386:30] - reg [30:0] imb_ff; // @[ifu_mem_ctl.scala 234:49] - wire miss_wrap_f = imb_ff[5] != ifu_fetch_addr_int_f[5]; // @[ifu_mem_ctl.scala 377:51] - wire _T_2269 = ~miss_wrap_f; // @[ifu_mem_ctl.scala 386:68] - wire _T_2270 = miss_buff_hit_unq_f & _T_2269; // @[ifu_mem_ctl.scala 386:66] - wire stream_hit_f = _T_2268 & _T_2270; // @[ifu_mem_ctl.scala 386:43] - wire _T_215 = crit_byp_hit_f | stream_hit_f; // @[ifu_mem_ctl.scala 201:35] - wire _T_216 = _T_215 & fetch_req_icache_f; // @[ifu_mem_ctl.scala 201:52] - wire ic_byp_hit_f = _T_216 & miss_pending; // @[ifu_mem_ctl.scala 201:73] - reg last_data_recieved_ff; // @[ifu_mem_ctl.scala 528:58] - wire last_beat = bus_last_data_beat & bus_ifu_wr_en_ff; // @[ifu_mem_ctl.scala 555:35] - wire _T_32 = bus_ifu_wr_en_ff & last_beat; // @[ifu_mem_ctl.scala 128:126] - wire _T_33 = last_data_recieved_ff | _T_32; // @[ifu_mem_ctl.scala 128:106] - wire _T_34 = ic_byp_hit_f & _T_33; // @[ifu_mem_ctl.scala 128:80] - wire _T_35 = _T_34 & uncacheable_miss_ff; // @[ifu_mem_ctl.scala 128:140] - wire _T_36 = io_dec_mem_ctrl_dec_tlu_force_halt | _T_35; // @[ifu_mem_ctl.scala 128:64] - wire _T_38 = ~last_data_recieved_ff; // @[ifu_mem_ctl.scala 129:30] - wire _T_39 = ic_byp_hit_f & _T_38; // @[ifu_mem_ctl.scala 129:27] - wire _T_40 = _T_39 & uncacheable_miss_ff; // @[ifu_mem_ctl.scala 129:53] - wire _T_42 = ~ic_byp_hit_f; // @[ifu_mem_ctl.scala 130:16] - wire _T_44 = _T_42 & _T_319; // @[ifu_mem_ctl.scala 130:30] - wire _T_46 = _T_44 & _T_32; // @[ifu_mem_ctl.scala 130:52] - wire _T_47 = _T_46 & uncacheable_miss_ff; // @[ifu_mem_ctl.scala 130:85] - wire _T_51 = _T_32 & _T_17; // @[ifu_mem_ctl.scala 131:49] - wire _T_54 = ic_byp_hit_f & _T_319; // @[ifu_mem_ctl.scala 132:33] - wire _T_56 = ~_T_32; // @[ifu_mem_ctl.scala 132:57] - wire _T_57 = _T_54 & _T_56; // @[ifu_mem_ctl.scala 132:55] - wire ifu_bp_hit_taken_q_f = io_ifu_bp_hit_taken_f & io_ic_hit_f; // @[ifu_mem_ctl.scala 120:52] - wire _T_58 = ~ifu_bp_hit_taken_q_f; // @[ifu_mem_ctl.scala 132:91] - wire _T_59 = _T_57 & _T_58; // @[ifu_mem_ctl.scala 132:89] - wire _T_61 = _T_59 & _T_17; // @[ifu_mem_ctl.scala 132:113] - wire _T_64 = bus_ifu_wr_en_ff & _T_319; // @[ifu_mem_ctl.scala 133:39] - wire _T_67 = _T_64 & _T_56; // @[ifu_mem_ctl.scala 133:61] - wire _T_69 = _T_67 & _T_58; // @[ifu_mem_ctl.scala 133:95] - wire _T_71 = _T_69 & _T_17; // @[ifu_mem_ctl.scala 133:119] - wire _T_79 = _T_46 & _T_17; // @[ifu_mem_ctl.scala 134:100] - wire _T_81 = io_exu_flush_final | ifu_bp_hit_taken_q_f; // @[ifu_mem_ctl.scala 135:44] - wire _T_84 = _T_81 & _T_56; // @[ifu_mem_ctl.scala 135:68] - wire [2:0] _T_86 = _T_84 ? 3'h2 : 3'h0; // @[ifu_mem_ctl.scala 135:22] - wire [2:0] _T_87 = _T_79 ? 3'h0 : _T_86; // @[ifu_mem_ctl.scala 134:20] - wire [2:0] _T_88 = _T_71 ? 3'h6 : _T_87; // @[ifu_mem_ctl.scala 133:20] - wire [2:0] _T_89 = _T_61 ? 3'h6 : _T_88; // @[ifu_mem_ctl.scala 132:18] - wire [2:0] _T_90 = _T_51 ? 3'h0 : _T_89; // @[ifu_mem_ctl.scala 131:16] - wire [2:0] _T_91 = _T_47 ? 3'h4 : _T_90; // @[ifu_mem_ctl.scala 130:14] - wire [2:0] _T_92 = _T_40 ? 3'h3 : _T_91; // @[ifu_mem_ctl.scala 129:12] - wire [2:0] _T_93 = _T_36 ? 3'h0 : _T_92; // @[ifu_mem_ctl.scala 128:27] + wire _T_2262 = _T_2261 & ic_miss_buff_data_valid_inc_bypass_index; // @[ifu_mem_ctl.scala 369:87] + wire _T_2263 = _T_2257 | _T_2262; // @[ifu_mem_ctl.scala 368:88] + wire _T_2267 = ic_miss_buff_data_valid_bypass_index & _T_2183; // @[ifu_mem_ctl.scala 370:43] + wire miss_buff_hit_unq_f = _T_2263 | _T_2267; // @[ifu_mem_ctl.scala 369:131] + wire _T_2283 = miss_state == 3'h4; // @[ifu_mem_ctl.scala 375:55] + wire _T_2284 = miss_state == 3'h1; // @[ifu_mem_ctl.scala 375:87] + wire _T_2285 = _T_2283 | _T_2284; // @[ifu_mem_ctl.scala 375:74] + wire crit_byp_hit_f = miss_buff_hit_unq_f & _T_2285; // @[ifu_mem_ctl.scala 375:41] + wire _T_2268 = miss_state == 3'h6; // @[ifu_mem_ctl.scala 372:30] + reg [30:0] imb_ff; // @[ifu_mem_ctl.scala 217:49] + wire miss_wrap_f = imb_ff[5] != ifu_fetch_addr_int_f[5]; // @[ifu_mem_ctl.scala 363:51] + wire _T_2269 = ~miss_wrap_f; // @[ifu_mem_ctl.scala 372:68] + wire _T_2270 = miss_buff_hit_unq_f & _T_2269; // @[ifu_mem_ctl.scala 372:66] + wire stream_hit_f = _T_2268 & _T_2270; // @[ifu_mem_ctl.scala 372:43] + wire _T_215 = crit_byp_hit_f | stream_hit_f; // @[ifu_mem_ctl.scala 184:35] + wire _T_216 = _T_215 & fetch_req_icache_f; // @[ifu_mem_ctl.scala 184:52] + wire ic_byp_hit_f = _T_216 & miss_pending; // @[ifu_mem_ctl.scala 184:73] + reg last_data_recieved_ff; // @[ifu_mem_ctl.scala 536:58] + wire last_beat = bus_last_data_beat & bus_ifu_wr_en_ff; // @[ifu_mem_ctl.scala 563:35] + wire _T_32 = bus_ifu_wr_en_ff & last_beat; // @[ifu_mem_ctl.scala 110:126] + wire _T_33 = last_data_recieved_ff | _T_32; // @[ifu_mem_ctl.scala 110:106] + wire _T_34 = ic_byp_hit_f & _T_33; // @[ifu_mem_ctl.scala 110:80] + wire _T_35 = _T_34 & uncacheable_miss_ff; // @[ifu_mem_ctl.scala 110:140] + wire _T_36 = io_dec_mem_ctrl_dec_tlu_force_halt | _T_35; // @[ifu_mem_ctl.scala 110:64] + wire _T_38 = ~last_data_recieved_ff; // @[ifu_mem_ctl.scala 111:30] + wire _T_39 = ic_byp_hit_f & _T_38; // @[ifu_mem_ctl.scala 111:27] + wire _T_40 = _T_39 & uncacheable_miss_ff; // @[ifu_mem_ctl.scala 111:53] + wire _T_42 = ~ic_byp_hit_f; // @[ifu_mem_ctl.scala 112:16] + wire _T_44 = _T_42 & _T_319; // @[ifu_mem_ctl.scala 112:30] + wire _T_46 = _T_44 & _T_32; // @[ifu_mem_ctl.scala 112:52] + wire _T_47 = _T_46 & uncacheable_miss_ff; // @[ifu_mem_ctl.scala 112:85] + wire _T_51 = _T_32 & _T_17; // @[ifu_mem_ctl.scala 113:49] + wire _T_54 = ic_byp_hit_f & _T_319; // @[ifu_mem_ctl.scala 114:33] + wire _T_56 = ~_T_32; // @[ifu_mem_ctl.scala 114:57] + wire _T_57 = _T_54 & _T_56; // @[ifu_mem_ctl.scala 114:55] + wire ifu_bp_hit_taken_q_f = io_ifu_bp_hit_taken_f & io_ic_hit_f; // @[ifu_mem_ctl.scala 102:52] + wire _T_58 = ~ifu_bp_hit_taken_q_f; // @[ifu_mem_ctl.scala 114:91] + wire _T_59 = _T_57 & _T_58; // @[ifu_mem_ctl.scala 114:89] + wire _T_61 = _T_59 & _T_17; // @[ifu_mem_ctl.scala 114:113] + wire _T_64 = bus_ifu_wr_en_ff & _T_319; // @[ifu_mem_ctl.scala 115:39] + wire _T_67 = _T_64 & _T_56; // @[ifu_mem_ctl.scala 115:61] + wire _T_69 = _T_67 & _T_58; // @[ifu_mem_ctl.scala 115:95] + wire _T_71 = _T_69 & _T_17; // @[ifu_mem_ctl.scala 115:119] + wire _T_79 = _T_46 & _T_17; // @[ifu_mem_ctl.scala 116:100] + wire _T_81 = io_exu_flush_final | ifu_bp_hit_taken_q_f; // @[ifu_mem_ctl.scala 117:44] + wire _T_84 = _T_81 & _T_56; // @[ifu_mem_ctl.scala 117:68] + wire [2:0] _T_86 = _T_84 ? 3'h2 : 3'h0; // @[ifu_mem_ctl.scala 117:22] + wire [2:0] _T_87 = _T_79 ? 3'h0 : _T_86; // @[ifu_mem_ctl.scala 116:20] + wire [2:0] _T_88 = _T_71 ? 3'h6 : _T_87; // @[ifu_mem_ctl.scala 115:20] + wire [2:0] _T_89 = _T_61 ? 3'h6 : _T_88; // @[ifu_mem_ctl.scala 114:18] + wire [2:0] _T_90 = _T_51 ? 3'h0 : _T_89; // @[ifu_mem_ctl.scala 113:16] + wire [2:0] _T_91 = _T_47 ? 3'h4 : _T_90; // @[ifu_mem_ctl.scala 112:14] + wire [2:0] _T_92 = _T_40 ? 3'h3 : _T_91; // @[ifu_mem_ctl.scala 111:12] + wire [2:0] _T_93 = _T_36 ? 3'h0 : _T_92; // @[ifu_mem_ctl.scala 110:27] wire _T_102 = 3'h4 == miss_state; // @[Conditional.scala 37:30] wire _T_106 = 3'h6 == miss_state; // @[Conditional.scala 37:30] - wire _T_2280 = byp_fetch_index[4:1] == 4'hf; // @[ifu_mem_ctl.scala 388:60] - wire _T_2281 = _T_2280 & ifc_fetch_req_f; // @[ifu_mem_ctl.scala 388:94] - wire stream_eol_f = _T_2281 & stream_hit_f; // @[ifu_mem_ctl.scala 388:112] - wire _T_108 = _T_81 | stream_eol_f; // @[ifu_mem_ctl.scala 143:72] - wire _T_111 = _T_108 & _T_56; // @[ifu_mem_ctl.scala 143:87] - wire _T_113 = _T_111 & _T_2623; // @[ifu_mem_ctl.scala 143:122] - wire [2:0] _T_115 = _T_113 ? 3'h2 : 3'h0; // @[ifu_mem_ctl.scala 143:27] + wire _T_2280 = byp_fetch_index[4:1] == 4'hf; // @[ifu_mem_ctl.scala 374:60] + wire _T_2281 = _T_2280 & ifc_fetch_req_f; // @[ifu_mem_ctl.scala 374:94] + wire stream_eol_f = _T_2281 & stream_hit_f; // @[ifu_mem_ctl.scala 374:112] + wire _T_108 = _T_81 | stream_eol_f; // @[ifu_mem_ctl.scala 125:72] + wire _T_111 = _T_108 & _T_56; // @[ifu_mem_ctl.scala 125:87] + wire _T_113 = _T_111 & _T_2623; // @[ifu_mem_ctl.scala 125:122] + wire [2:0] _T_115 = _T_113 ? 3'h2 : 3'h0; // @[ifu_mem_ctl.scala 125:27] wire _T_121 = 3'h3 == miss_state; // @[Conditional.scala 37:30] - wire _T_124 = io_exu_flush_final & _T_56; // @[ifu_mem_ctl.scala 147:48] - wire _T_126 = _T_124 & _T_2623; // @[ifu_mem_ctl.scala 147:82] - wire [2:0] _T_128 = _T_126 ? 3'h2 : 3'h0; // @[ifu_mem_ctl.scala 147:27] + wire _T_124 = io_exu_flush_final & _T_56; // @[ifu_mem_ctl.scala 129:48] + wire _T_126 = _T_124 & _T_2623; // @[ifu_mem_ctl.scala 129:82] + wire [2:0] _T_128 = _T_126 ? 3'h2 : 3'h0; // @[ifu_mem_ctl.scala 129:27] wire _T_132 = 3'h2 == miss_state; // @[Conditional.scala 37:30] - wire _T_236 = io_ic_rd_hit == 2'h0; // @[ifu_mem_ctl.scala 207:28] - wire _T_237 = _T_236 | reset_all_tags; // @[ifu_mem_ctl.scala 207:42] - wire _T_238 = _T_237 & fetch_req_icache_f; // @[ifu_mem_ctl.scala 207:60] - wire _T_239 = miss_state == 3'h2; // @[ifu_mem_ctl.scala 207:94] - wire _T_240 = _T_238 & _T_239; // @[ifu_mem_ctl.scala 207:81] - wire _T_243 = imb_ff[30:5] != ifu_fetch_addr_int_f[30:5]; // @[ifu_mem_ctl.scala 208:39] - wire _T_244 = _T_240 & _T_243; // @[ifu_mem_ctl.scala 207:111] - wire _T_246 = _T_244 & _T_17; // @[ifu_mem_ctl.scala 208:91] - reg sel_mb_addr_ff; // @[ifu_mem_ctl.scala 262:51] - wire _T_247 = ~sel_mb_addr_ff; // @[ifu_mem_ctl.scala 208:116] - wire _T_248 = _T_246 & _T_247; // @[ifu_mem_ctl.scala 208:114] - wire ic_miss_under_miss_f = _T_248 & _T_209; // @[ifu_mem_ctl.scala 208:132] - wire _T_135 = ic_miss_under_miss_f & _T_56; // @[ifu_mem_ctl.scala 151:50] - wire _T_137 = _T_135 & _T_2623; // @[ifu_mem_ctl.scala 151:84] - wire _T_256 = _T_230 & _T_239; // @[ifu_mem_ctl.scala 209:85] - wire _T_259 = imb_ff[30:5] == ifu_fetch_addr_int_f[30:5]; // @[ifu_mem_ctl.scala 210:39] - wire _T_260 = _T_259 | uncacheable_miss_ff; // @[ifu_mem_ctl.scala 210:91] - wire ic_ignore_2nd_miss_f = _T_256 & _T_260; // @[ifu_mem_ctl.scala 209:117] - wire _T_141 = ic_ignore_2nd_miss_f & _T_56; // @[ifu_mem_ctl.scala 152:35] - wire _T_143 = _T_141 & _T_2623; // @[ifu_mem_ctl.scala 152:69] - wire [2:0] _T_145 = _T_143 ? 3'h7 : 3'h0; // @[ifu_mem_ctl.scala 152:12] - wire [2:0] _T_146 = _T_137 ? 3'h5 : _T_145; // @[ifu_mem_ctl.scala 151:27] + wire _T_236 = io_ic_rd_hit == 2'h0; // @[ifu_mem_ctl.scala 190:28] + wire _T_237 = _T_236 | reset_all_tags; // @[ifu_mem_ctl.scala 190:42] + wire _T_238 = _T_237 & fetch_req_icache_f; // @[ifu_mem_ctl.scala 190:60] + wire _T_239 = miss_state == 3'h2; // @[ifu_mem_ctl.scala 190:94] + wire _T_240 = _T_238 & _T_239; // @[ifu_mem_ctl.scala 190:81] + wire _T_243 = imb_ff[30:5] != ifu_fetch_addr_int_f[30:5]; // @[ifu_mem_ctl.scala 191:39] + wire _T_244 = _T_240 & _T_243; // @[ifu_mem_ctl.scala 190:111] + wire _T_246 = _T_244 & _T_17; // @[ifu_mem_ctl.scala 191:91] + reg sel_mb_addr_ff; // @[ifu_mem_ctl.scala 245:51] + wire _T_247 = ~sel_mb_addr_ff; // @[ifu_mem_ctl.scala 191:116] + wire _T_248 = _T_246 & _T_247; // @[ifu_mem_ctl.scala 191:114] + wire ic_miss_under_miss_f = _T_248 & _T_209; // @[ifu_mem_ctl.scala 191:132] + wire _T_135 = ic_miss_under_miss_f & _T_56; // @[ifu_mem_ctl.scala 133:50] + wire _T_137 = _T_135 & _T_2623; // @[ifu_mem_ctl.scala 133:84] + wire _T_256 = _T_230 & _T_239; // @[ifu_mem_ctl.scala 192:85] + wire _T_259 = imb_ff[30:5] == ifu_fetch_addr_int_f[30:5]; // @[ifu_mem_ctl.scala 193:39] + wire _T_260 = _T_259 | uncacheable_miss_ff; // @[ifu_mem_ctl.scala 193:91] + wire ic_ignore_2nd_miss_f = _T_256 & _T_260; // @[ifu_mem_ctl.scala 192:117] + wire _T_141 = ic_ignore_2nd_miss_f & _T_56; // @[ifu_mem_ctl.scala 134:35] + wire _T_143 = _T_141 & _T_2623; // @[ifu_mem_ctl.scala 134:69] + wire [2:0] _T_145 = _T_143 ? 3'h7 : 3'h0; // @[ifu_mem_ctl.scala 134:12] + wire [2:0] _T_146 = _T_137 ? 3'h5 : _T_145; // @[ifu_mem_ctl.scala 133:27] wire _T_151 = 3'h5 == miss_state; // @[Conditional.scala 37:30] - wire [2:0] _T_154 = _T_32 ? 3'h0 : 3'h2; // @[ifu_mem_ctl.scala 157:12] - wire [2:0] _T_155 = io_exu_flush_final ? _T_154 : 3'h1; // @[ifu_mem_ctl.scala 156:75] - wire [2:0] _T_156 = io_dec_mem_ctrl_dec_tlu_force_halt ? 3'h0 : _T_155; // @[ifu_mem_ctl.scala 156:27] + wire [2:0] _T_154 = _T_32 ? 3'h0 : 3'h2; // @[ifu_mem_ctl.scala 139:12] + wire [2:0] _T_155 = io_exu_flush_final ? _T_154 : 3'h1; // @[ifu_mem_ctl.scala 138:75] + wire [2:0] _T_156 = io_dec_mem_ctrl_dec_tlu_force_halt ? 3'h0 : _T_155; // @[ifu_mem_ctl.scala 138:27] wire _T_160 = 3'h7 == miss_state; // @[Conditional.scala 37:30] - wire [2:0] _T_164 = io_exu_flush_final ? _T_154 : 3'h0; // @[ifu_mem_ctl.scala 161:75] - wire [2:0] _T_165 = io_dec_mem_ctrl_dec_tlu_force_halt ? 3'h0 : _T_164; // @[ifu_mem_ctl.scala 161:27] + wire [2:0] _T_164 = io_exu_flush_final ? _T_154 : 3'h0; // @[ifu_mem_ctl.scala 143:75] + wire [2:0] _T_165 = io_dec_mem_ctrl_dec_tlu_force_halt ? 3'h0 : _T_164; // @[ifu_mem_ctl.scala 143:27] wire [2:0] _GEN_0 = _T_160 ? _T_165 : 3'h0; // @[Conditional.scala 39:67] wire [2:0] _GEN_2 = _T_151 ? _T_156 : _GEN_0; // @[Conditional.scala 39:67] wire [2:0] _GEN_4 = _T_132 ? _T_146 : _GEN_2; // @[Conditional.scala 39:67] @@ -1302,28 +1302,28 @@ module ifu_mem_ctl( wire [2:0] _GEN_10 = _T_102 ? 3'h0 : _GEN_8; // @[Conditional.scala 39:67] wire [2:0] _GEN_12 = _T_31 ? _T_93 : _GEN_10; // @[Conditional.scala 39:67] wire [2:0] miss_nxtstate = _T_24 ? _T_28 : _GEN_12; // @[Conditional.scala 40:58] - wire _T_20 = miss_nxtstate == 3'h5; // @[ifu_mem_ctl.scala 118:73] - wire _T_21 = _T_19 | _T_20; // @[ifu_mem_ctl.scala 118:57] - wire _T_22 = _T_18 & _T_21; // @[ifu_mem_ctl.scala 118:26] - wire _T_30 = ic_act_miss_f & _T_2623; // @[ifu_mem_ctl.scala 125:38] - wire _T_94 = io_dec_mem_ctrl_dec_tlu_force_halt | io_exu_flush_final; // @[ifu_mem_ctl.scala 136:59] - wire _T_95 = _T_94 | ic_byp_hit_f; // @[ifu_mem_ctl.scala 136:80] - wire _T_96 = _T_95 | ifu_bp_hit_taken_q_f; // @[ifu_mem_ctl.scala 136:95] - wire _T_98 = _T_96 | _T_32; // @[ifu_mem_ctl.scala 136:118] - wire _T_100 = bus_ifu_wr_en_ff & _T_17; // @[ifu_mem_ctl.scala 136:171] - wire _T_101 = _T_98 | _T_100; // @[ifu_mem_ctl.scala 136:151] - wire _T_103 = io_exu_flush_final | flush_final_f; // @[ifu_mem_ctl.scala 140:43] - wire _T_104 = _T_103 | ic_byp_hit_f; // @[ifu_mem_ctl.scala 140:59] - wire _T_105 = _T_104 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 140:74] - wire _T_119 = _T_108 | _T_32; // @[ifu_mem_ctl.scala 144:84] - wire _T_120 = _T_119 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 144:118] - wire _T_130 = io_exu_flush_final | _T_32; // @[ifu_mem_ctl.scala 148:43] - wire _T_131 = _T_130 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 148:76] - wire _T_148 = _T_32 | ic_miss_under_miss_f; // @[ifu_mem_ctl.scala 153:55] - wire _T_149 = _T_148 | ic_ignore_2nd_miss_f; // @[ifu_mem_ctl.scala 153:78] - wire _T_150 = _T_149 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 153:101] - wire _T_158 = _T_32 | io_exu_flush_final; // @[ifu_mem_ctl.scala 158:55] - wire _T_159 = _T_158 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 158:76] + wire _T_20 = miss_nxtstate == 3'h5; // @[ifu_mem_ctl.scala 100:73] + wire _T_21 = _T_19 | _T_20; // @[ifu_mem_ctl.scala 100:57] + wire _T_22 = _T_18 & _T_21; // @[ifu_mem_ctl.scala 100:26] + wire _T_30 = ic_act_miss_f & _T_2623; // @[ifu_mem_ctl.scala 107:38] + wire _T_94 = io_dec_mem_ctrl_dec_tlu_force_halt | io_exu_flush_final; // @[ifu_mem_ctl.scala 118:59] + wire _T_95 = _T_94 | ic_byp_hit_f; // @[ifu_mem_ctl.scala 118:80] + wire _T_96 = _T_95 | ifu_bp_hit_taken_q_f; // @[ifu_mem_ctl.scala 118:95] + wire _T_98 = _T_96 | _T_32; // @[ifu_mem_ctl.scala 118:118] + wire _T_100 = bus_ifu_wr_en_ff & _T_17; // @[ifu_mem_ctl.scala 118:171] + wire _T_101 = _T_98 | _T_100; // @[ifu_mem_ctl.scala 118:151] + wire _T_103 = io_exu_flush_final | flush_final_f; // @[ifu_mem_ctl.scala 122:43] + wire _T_104 = _T_103 | ic_byp_hit_f; // @[ifu_mem_ctl.scala 122:59] + wire _T_105 = _T_104 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 122:74] + wire _T_119 = _T_108 | _T_32; // @[ifu_mem_ctl.scala 126:84] + wire _T_120 = _T_119 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 126:118] + wire _T_130 = io_exu_flush_final | _T_32; // @[ifu_mem_ctl.scala 130:43] + wire _T_131 = _T_130 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 130:76] + wire _T_148 = _T_32 | ic_miss_under_miss_f; // @[ifu_mem_ctl.scala 135:55] + wire _T_149 = _T_148 | ic_ignore_2nd_miss_f; // @[ifu_mem_ctl.scala 135:78] + wire _T_150 = _T_149 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 135:101] + wire _T_158 = _T_32 | io_exu_flush_final; // @[ifu_mem_ctl.scala 140:55] + wire _T_159 = _T_158 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 140:76] wire _GEN_1 = _T_160 & _T_159; // @[Conditional.scala 39:67] wire _GEN_3 = _T_151 ? _T_159 : _GEN_1; // @[Conditional.scala 39:67] wire _GEN_5 = _T_132 ? _T_150 : _GEN_3; // @[Conditional.scala 39:67] @@ -1332,651 +1332,651 @@ module ifu_mem_ctl( wire _GEN_11 = _T_102 ? _T_105 : _GEN_9; // @[Conditional.scala 39:67] wire _GEN_13 = _T_31 ? _T_101 : _GEN_11; // @[Conditional.scala 39:67] wire miss_state_en = _T_24 ? _T_30 : _GEN_13; // @[Conditional.scala 40:58] - wire _T_174 = ~flush_final_f; // @[ifu_mem_ctl.scala 177:95] - wire _T_175 = _T_2283 & _T_174; // @[ifu_mem_ctl.scala 177:93] - wire crit_wd_byp_ok_ff = _T_2284 | _T_175; // @[ifu_mem_ctl.scala 177:58] - wire _T_178 = miss_pending & _T_56; // @[ifu_mem_ctl.scala 178:36] - wire _T_180 = _T_2283 & io_exu_flush_final; // @[ifu_mem_ctl.scala 178:106] - wire _T_181 = ~_T_180; // @[ifu_mem_ctl.scala 178:72] - wire _T_182 = _T_178 & _T_181; // @[ifu_mem_ctl.scala 178:70] - wire _T_184 = _T_2283 & crit_byp_hit_f; // @[ifu_mem_ctl.scala 179:57] - wire _T_185 = ~_T_184; // @[ifu_mem_ctl.scala 179:23] - wire _T_186 = _T_182 & _T_185; // @[ifu_mem_ctl.scala 178:128] - wire _T_187 = _T_186 | ic_act_miss_f; // @[ifu_mem_ctl.scala 179:77] - wire _T_188 = miss_nxtstate == 3'h4; // @[ifu_mem_ctl.scala 180:36] - wire _T_189 = miss_pending & _T_188; // @[ifu_mem_ctl.scala 180:19] - wire sel_hold_imb = _T_187 | _T_189; // @[ifu_mem_ctl.scala 179:93] - wire _T_191 = _T_19 | ic_miss_under_miss_f; // @[ifu_mem_ctl.scala 182:57] - wire sel_hold_imb_scnd = _T_191 & _T_174; // @[ifu_mem_ctl.scala 182:81] - reg way_status_mb_scnd_ff; // @[ifu_mem_ctl.scala 190:64] - reg [6:0] ifu_ic_rw_int_addr_ff; // @[ifu_mem_ctl.scala 662:14] - wire _T_4671 = ifu_ic_rw_int_addr_ff == 7'h0; // @[ifu_mem_ctl.scala 658:80] + wire _T_174 = ~flush_final_f; // @[ifu_mem_ctl.scala 160:95] + wire _T_175 = _T_2283 & _T_174; // @[ifu_mem_ctl.scala 160:93] + wire crit_wd_byp_ok_ff = _T_2284 | _T_175; // @[ifu_mem_ctl.scala 160:58] + wire _T_178 = miss_pending & _T_56; // @[ifu_mem_ctl.scala 161:36] + wire _T_180 = _T_2283 & io_exu_flush_final; // @[ifu_mem_ctl.scala 161:106] + wire _T_181 = ~_T_180; // @[ifu_mem_ctl.scala 161:72] + wire _T_182 = _T_178 & _T_181; // @[ifu_mem_ctl.scala 161:70] + wire _T_184 = _T_2283 & crit_byp_hit_f; // @[ifu_mem_ctl.scala 162:57] + wire _T_185 = ~_T_184; // @[ifu_mem_ctl.scala 162:23] + wire _T_186 = _T_182 & _T_185; // @[ifu_mem_ctl.scala 161:128] + wire _T_187 = _T_186 | ic_act_miss_f; // @[ifu_mem_ctl.scala 162:77] + wire _T_188 = miss_nxtstate == 3'h4; // @[ifu_mem_ctl.scala 163:36] + wire _T_189 = miss_pending & _T_188; // @[ifu_mem_ctl.scala 163:19] + wire sel_hold_imb = _T_187 | _T_189; // @[ifu_mem_ctl.scala 162:93] + wire _T_191 = _T_19 | ic_miss_under_miss_f; // @[ifu_mem_ctl.scala 165:57] + wire sel_hold_imb_scnd = _T_191 & _T_174; // @[ifu_mem_ctl.scala 165:81] + reg way_status_mb_scnd_ff; // @[ifu_mem_ctl.scala 173:64] + reg [6:0] ifu_ic_rw_int_addr_ff; // @[ifu_mem_ctl.scala 670:14] + wire _T_4671 = ifu_ic_rw_int_addr_ff == 7'h0; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_0; // @[Reg.scala 27:20] wire _T_4799 = _T_4671 & way_status_out_0; // @[Mux.scala 27:72] - wire _T_4672 = ifu_ic_rw_int_addr_ff == 7'h1; // @[ifu_mem_ctl.scala 658:80] + wire _T_4672 = ifu_ic_rw_int_addr_ff == 7'h1; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_1; // @[Reg.scala 27:20] wire _T_4800 = _T_4672 & way_status_out_1; // @[Mux.scala 27:72] wire _T_4927 = _T_4799 | _T_4800; // @[Mux.scala 27:72] - wire _T_4673 = ifu_ic_rw_int_addr_ff == 7'h2; // @[ifu_mem_ctl.scala 658:80] + wire _T_4673 = ifu_ic_rw_int_addr_ff == 7'h2; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_2; // @[Reg.scala 27:20] wire _T_4801 = _T_4673 & way_status_out_2; // @[Mux.scala 27:72] wire _T_4928 = _T_4927 | _T_4801; // @[Mux.scala 27:72] - wire _T_4674 = ifu_ic_rw_int_addr_ff == 7'h3; // @[ifu_mem_ctl.scala 658:80] + wire _T_4674 = ifu_ic_rw_int_addr_ff == 7'h3; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_3; // @[Reg.scala 27:20] wire _T_4802 = _T_4674 & way_status_out_3; // @[Mux.scala 27:72] wire _T_4929 = _T_4928 | _T_4802; // @[Mux.scala 27:72] - wire _T_4675 = ifu_ic_rw_int_addr_ff == 7'h4; // @[ifu_mem_ctl.scala 658:80] + wire _T_4675 = ifu_ic_rw_int_addr_ff == 7'h4; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_4; // @[Reg.scala 27:20] wire _T_4803 = _T_4675 & way_status_out_4; // @[Mux.scala 27:72] wire _T_4930 = _T_4929 | _T_4803; // @[Mux.scala 27:72] - wire _T_4676 = ifu_ic_rw_int_addr_ff == 7'h5; // @[ifu_mem_ctl.scala 658:80] + wire _T_4676 = ifu_ic_rw_int_addr_ff == 7'h5; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_5; // @[Reg.scala 27:20] wire _T_4804 = _T_4676 & way_status_out_5; // @[Mux.scala 27:72] wire _T_4931 = _T_4930 | _T_4804; // @[Mux.scala 27:72] - wire _T_4677 = ifu_ic_rw_int_addr_ff == 7'h6; // @[ifu_mem_ctl.scala 658:80] + wire _T_4677 = ifu_ic_rw_int_addr_ff == 7'h6; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_6; // @[Reg.scala 27:20] wire _T_4805 = _T_4677 & way_status_out_6; // @[Mux.scala 27:72] wire _T_4932 = _T_4931 | _T_4805; // @[Mux.scala 27:72] - wire _T_4678 = ifu_ic_rw_int_addr_ff == 7'h7; // @[ifu_mem_ctl.scala 658:80] + wire _T_4678 = ifu_ic_rw_int_addr_ff == 7'h7; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_7; // @[Reg.scala 27:20] wire _T_4806 = _T_4678 & way_status_out_7; // @[Mux.scala 27:72] wire _T_4933 = _T_4932 | _T_4806; // @[Mux.scala 27:72] - wire _T_4679 = ifu_ic_rw_int_addr_ff == 7'h8; // @[ifu_mem_ctl.scala 658:80] + wire _T_4679 = ifu_ic_rw_int_addr_ff == 7'h8; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_8; // @[Reg.scala 27:20] wire _T_4807 = _T_4679 & way_status_out_8; // @[Mux.scala 27:72] wire _T_4934 = _T_4933 | _T_4807; // @[Mux.scala 27:72] - wire _T_4680 = ifu_ic_rw_int_addr_ff == 7'h9; // @[ifu_mem_ctl.scala 658:80] + wire _T_4680 = ifu_ic_rw_int_addr_ff == 7'h9; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_9; // @[Reg.scala 27:20] wire _T_4808 = _T_4680 & way_status_out_9; // @[Mux.scala 27:72] wire _T_4935 = _T_4934 | _T_4808; // @[Mux.scala 27:72] - wire _T_4681 = ifu_ic_rw_int_addr_ff == 7'ha; // @[ifu_mem_ctl.scala 658:80] + wire _T_4681 = ifu_ic_rw_int_addr_ff == 7'ha; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_10; // @[Reg.scala 27:20] wire _T_4809 = _T_4681 & way_status_out_10; // @[Mux.scala 27:72] wire _T_4936 = _T_4935 | _T_4809; // @[Mux.scala 27:72] - wire _T_4682 = ifu_ic_rw_int_addr_ff == 7'hb; // @[ifu_mem_ctl.scala 658:80] + wire _T_4682 = ifu_ic_rw_int_addr_ff == 7'hb; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_11; // @[Reg.scala 27:20] wire _T_4810 = _T_4682 & way_status_out_11; // @[Mux.scala 27:72] wire _T_4937 = _T_4936 | _T_4810; // @[Mux.scala 27:72] - wire _T_4683 = ifu_ic_rw_int_addr_ff == 7'hc; // @[ifu_mem_ctl.scala 658:80] + wire _T_4683 = ifu_ic_rw_int_addr_ff == 7'hc; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_12; // @[Reg.scala 27:20] wire _T_4811 = _T_4683 & way_status_out_12; // @[Mux.scala 27:72] wire _T_4938 = _T_4937 | _T_4811; // @[Mux.scala 27:72] - wire _T_4684 = ifu_ic_rw_int_addr_ff == 7'hd; // @[ifu_mem_ctl.scala 658:80] + wire _T_4684 = ifu_ic_rw_int_addr_ff == 7'hd; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_13; // @[Reg.scala 27:20] wire _T_4812 = _T_4684 & way_status_out_13; // @[Mux.scala 27:72] wire _T_4939 = _T_4938 | _T_4812; // @[Mux.scala 27:72] - wire _T_4685 = ifu_ic_rw_int_addr_ff == 7'he; // @[ifu_mem_ctl.scala 658:80] + wire _T_4685 = ifu_ic_rw_int_addr_ff == 7'he; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_14; // @[Reg.scala 27:20] wire _T_4813 = _T_4685 & way_status_out_14; // @[Mux.scala 27:72] wire _T_4940 = _T_4939 | _T_4813; // @[Mux.scala 27:72] - wire _T_4686 = ifu_ic_rw_int_addr_ff == 7'hf; // @[ifu_mem_ctl.scala 658:80] + wire _T_4686 = ifu_ic_rw_int_addr_ff == 7'hf; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_15; // @[Reg.scala 27:20] wire _T_4814 = _T_4686 & way_status_out_15; // @[Mux.scala 27:72] wire _T_4941 = _T_4940 | _T_4814; // @[Mux.scala 27:72] - wire _T_4687 = ifu_ic_rw_int_addr_ff == 7'h10; // @[ifu_mem_ctl.scala 658:80] + wire _T_4687 = ifu_ic_rw_int_addr_ff == 7'h10; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_16; // @[Reg.scala 27:20] wire _T_4815 = _T_4687 & way_status_out_16; // @[Mux.scala 27:72] wire _T_4942 = _T_4941 | _T_4815; // @[Mux.scala 27:72] - wire _T_4688 = ifu_ic_rw_int_addr_ff == 7'h11; // @[ifu_mem_ctl.scala 658:80] + wire _T_4688 = ifu_ic_rw_int_addr_ff == 7'h11; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_17; // @[Reg.scala 27:20] wire _T_4816 = _T_4688 & way_status_out_17; // @[Mux.scala 27:72] wire _T_4943 = _T_4942 | _T_4816; // @[Mux.scala 27:72] - wire _T_4689 = ifu_ic_rw_int_addr_ff == 7'h12; // @[ifu_mem_ctl.scala 658:80] + wire _T_4689 = ifu_ic_rw_int_addr_ff == 7'h12; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_18; // @[Reg.scala 27:20] wire _T_4817 = _T_4689 & way_status_out_18; // @[Mux.scala 27:72] wire _T_4944 = _T_4943 | _T_4817; // @[Mux.scala 27:72] - wire _T_4690 = ifu_ic_rw_int_addr_ff == 7'h13; // @[ifu_mem_ctl.scala 658:80] + wire _T_4690 = ifu_ic_rw_int_addr_ff == 7'h13; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_19; // @[Reg.scala 27:20] wire _T_4818 = _T_4690 & way_status_out_19; // @[Mux.scala 27:72] wire _T_4945 = _T_4944 | _T_4818; // @[Mux.scala 27:72] - wire _T_4691 = ifu_ic_rw_int_addr_ff == 7'h14; // @[ifu_mem_ctl.scala 658:80] + wire _T_4691 = ifu_ic_rw_int_addr_ff == 7'h14; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_20; // @[Reg.scala 27:20] wire _T_4819 = _T_4691 & way_status_out_20; // @[Mux.scala 27:72] wire _T_4946 = _T_4945 | _T_4819; // @[Mux.scala 27:72] - wire _T_4692 = ifu_ic_rw_int_addr_ff == 7'h15; // @[ifu_mem_ctl.scala 658:80] + wire _T_4692 = ifu_ic_rw_int_addr_ff == 7'h15; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_21; // @[Reg.scala 27:20] wire _T_4820 = _T_4692 & way_status_out_21; // @[Mux.scala 27:72] wire _T_4947 = _T_4946 | _T_4820; // @[Mux.scala 27:72] - wire _T_4693 = ifu_ic_rw_int_addr_ff == 7'h16; // @[ifu_mem_ctl.scala 658:80] + wire _T_4693 = ifu_ic_rw_int_addr_ff == 7'h16; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_22; // @[Reg.scala 27:20] wire _T_4821 = _T_4693 & way_status_out_22; // @[Mux.scala 27:72] wire _T_4948 = _T_4947 | _T_4821; // @[Mux.scala 27:72] - wire _T_4694 = ifu_ic_rw_int_addr_ff == 7'h17; // @[ifu_mem_ctl.scala 658:80] + wire _T_4694 = ifu_ic_rw_int_addr_ff == 7'h17; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_23; // @[Reg.scala 27:20] wire _T_4822 = _T_4694 & way_status_out_23; // @[Mux.scala 27:72] wire _T_4949 = _T_4948 | _T_4822; // @[Mux.scala 27:72] - wire _T_4695 = ifu_ic_rw_int_addr_ff == 7'h18; // @[ifu_mem_ctl.scala 658:80] + wire _T_4695 = ifu_ic_rw_int_addr_ff == 7'h18; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_24; // @[Reg.scala 27:20] wire _T_4823 = _T_4695 & way_status_out_24; // @[Mux.scala 27:72] wire _T_4950 = _T_4949 | _T_4823; // @[Mux.scala 27:72] - wire _T_4696 = ifu_ic_rw_int_addr_ff == 7'h19; // @[ifu_mem_ctl.scala 658:80] + wire _T_4696 = ifu_ic_rw_int_addr_ff == 7'h19; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_25; // @[Reg.scala 27:20] wire _T_4824 = _T_4696 & way_status_out_25; // @[Mux.scala 27:72] wire _T_4951 = _T_4950 | _T_4824; // @[Mux.scala 27:72] - wire _T_4697 = ifu_ic_rw_int_addr_ff == 7'h1a; // @[ifu_mem_ctl.scala 658:80] + wire _T_4697 = ifu_ic_rw_int_addr_ff == 7'h1a; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_26; // @[Reg.scala 27:20] wire _T_4825 = _T_4697 & way_status_out_26; // @[Mux.scala 27:72] wire _T_4952 = _T_4951 | _T_4825; // @[Mux.scala 27:72] - wire _T_4698 = ifu_ic_rw_int_addr_ff == 7'h1b; // @[ifu_mem_ctl.scala 658:80] + wire _T_4698 = ifu_ic_rw_int_addr_ff == 7'h1b; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_27; // @[Reg.scala 27:20] wire _T_4826 = _T_4698 & way_status_out_27; // @[Mux.scala 27:72] wire _T_4953 = _T_4952 | _T_4826; // @[Mux.scala 27:72] - wire _T_4699 = ifu_ic_rw_int_addr_ff == 7'h1c; // @[ifu_mem_ctl.scala 658:80] + wire _T_4699 = ifu_ic_rw_int_addr_ff == 7'h1c; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_28; // @[Reg.scala 27:20] wire _T_4827 = _T_4699 & way_status_out_28; // @[Mux.scala 27:72] wire _T_4954 = _T_4953 | _T_4827; // @[Mux.scala 27:72] - wire _T_4700 = ifu_ic_rw_int_addr_ff == 7'h1d; // @[ifu_mem_ctl.scala 658:80] + wire _T_4700 = ifu_ic_rw_int_addr_ff == 7'h1d; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_29; // @[Reg.scala 27:20] wire _T_4828 = _T_4700 & way_status_out_29; // @[Mux.scala 27:72] wire _T_4955 = _T_4954 | _T_4828; // @[Mux.scala 27:72] - wire _T_4701 = ifu_ic_rw_int_addr_ff == 7'h1e; // @[ifu_mem_ctl.scala 658:80] + wire _T_4701 = ifu_ic_rw_int_addr_ff == 7'h1e; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_30; // @[Reg.scala 27:20] wire _T_4829 = _T_4701 & way_status_out_30; // @[Mux.scala 27:72] wire _T_4956 = _T_4955 | _T_4829; // @[Mux.scala 27:72] - wire _T_4702 = ifu_ic_rw_int_addr_ff == 7'h1f; // @[ifu_mem_ctl.scala 658:80] + wire _T_4702 = ifu_ic_rw_int_addr_ff == 7'h1f; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_31; // @[Reg.scala 27:20] wire _T_4830 = _T_4702 & way_status_out_31; // @[Mux.scala 27:72] wire _T_4957 = _T_4956 | _T_4830; // @[Mux.scala 27:72] - wire _T_4703 = ifu_ic_rw_int_addr_ff == 7'h20; // @[ifu_mem_ctl.scala 658:80] + wire _T_4703 = ifu_ic_rw_int_addr_ff == 7'h20; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_32; // @[Reg.scala 27:20] wire _T_4831 = _T_4703 & way_status_out_32; // @[Mux.scala 27:72] wire _T_4958 = _T_4957 | _T_4831; // @[Mux.scala 27:72] - wire _T_4704 = ifu_ic_rw_int_addr_ff == 7'h21; // @[ifu_mem_ctl.scala 658:80] + wire _T_4704 = ifu_ic_rw_int_addr_ff == 7'h21; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_33; // @[Reg.scala 27:20] wire _T_4832 = _T_4704 & way_status_out_33; // @[Mux.scala 27:72] wire _T_4959 = _T_4958 | _T_4832; // @[Mux.scala 27:72] - wire _T_4705 = ifu_ic_rw_int_addr_ff == 7'h22; // @[ifu_mem_ctl.scala 658:80] + wire _T_4705 = ifu_ic_rw_int_addr_ff == 7'h22; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_34; // @[Reg.scala 27:20] wire _T_4833 = _T_4705 & way_status_out_34; // @[Mux.scala 27:72] wire _T_4960 = _T_4959 | _T_4833; // @[Mux.scala 27:72] - wire _T_4706 = ifu_ic_rw_int_addr_ff == 7'h23; // @[ifu_mem_ctl.scala 658:80] + wire _T_4706 = ifu_ic_rw_int_addr_ff == 7'h23; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_35; // @[Reg.scala 27:20] wire _T_4834 = _T_4706 & way_status_out_35; // @[Mux.scala 27:72] wire _T_4961 = _T_4960 | _T_4834; // @[Mux.scala 27:72] - wire _T_4707 = ifu_ic_rw_int_addr_ff == 7'h24; // @[ifu_mem_ctl.scala 658:80] + wire _T_4707 = ifu_ic_rw_int_addr_ff == 7'h24; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_36; // @[Reg.scala 27:20] wire _T_4835 = _T_4707 & way_status_out_36; // @[Mux.scala 27:72] wire _T_4962 = _T_4961 | _T_4835; // @[Mux.scala 27:72] - wire _T_4708 = ifu_ic_rw_int_addr_ff == 7'h25; // @[ifu_mem_ctl.scala 658:80] + wire _T_4708 = ifu_ic_rw_int_addr_ff == 7'h25; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_37; // @[Reg.scala 27:20] wire _T_4836 = _T_4708 & way_status_out_37; // @[Mux.scala 27:72] wire _T_4963 = _T_4962 | _T_4836; // @[Mux.scala 27:72] - wire _T_4709 = ifu_ic_rw_int_addr_ff == 7'h26; // @[ifu_mem_ctl.scala 658:80] + wire _T_4709 = ifu_ic_rw_int_addr_ff == 7'h26; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_38; // @[Reg.scala 27:20] wire _T_4837 = _T_4709 & way_status_out_38; // @[Mux.scala 27:72] wire _T_4964 = _T_4963 | _T_4837; // @[Mux.scala 27:72] - wire _T_4710 = ifu_ic_rw_int_addr_ff == 7'h27; // @[ifu_mem_ctl.scala 658:80] + wire _T_4710 = ifu_ic_rw_int_addr_ff == 7'h27; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_39; // @[Reg.scala 27:20] wire _T_4838 = _T_4710 & way_status_out_39; // @[Mux.scala 27:72] wire _T_4965 = _T_4964 | _T_4838; // @[Mux.scala 27:72] - wire _T_4711 = ifu_ic_rw_int_addr_ff == 7'h28; // @[ifu_mem_ctl.scala 658:80] + wire _T_4711 = ifu_ic_rw_int_addr_ff == 7'h28; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_40; // @[Reg.scala 27:20] wire _T_4839 = _T_4711 & way_status_out_40; // @[Mux.scala 27:72] wire _T_4966 = _T_4965 | _T_4839; // @[Mux.scala 27:72] - wire _T_4712 = ifu_ic_rw_int_addr_ff == 7'h29; // @[ifu_mem_ctl.scala 658:80] + wire _T_4712 = ifu_ic_rw_int_addr_ff == 7'h29; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_41; // @[Reg.scala 27:20] wire _T_4840 = _T_4712 & way_status_out_41; // @[Mux.scala 27:72] wire _T_4967 = _T_4966 | _T_4840; // @[Mux.scala 27:72] - wire _T_4713 = ifu_ic_rw_int_addr_ff == 7'h2a; // @[ifu_mem_ctl.scala 658:80] + wire _T_4713 = ifu_ic_rw_int_addr_ff == 7'h2a; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_42; // @[Reg.scala 27:20] wire _T_4841 = _T_4713 & way_status_out_42; // @[Mux.scala 27:72] wire _T_4968 = _T_4967 | _T_4841; // @[Mux.scala 27:72] - wire _T_4714 = ifu_ic_rw_int_addr_ff == 7'h2b; // @[ifu_mem_ctl.scala 658:80] + wire _T_4714 = ifu_ic_rw_int_addr_ff == 7'h2b; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_43; // @[Reg.scala 27:20] wire _T_4842 = _T_4714 & way_status_out_43; // @[Mux.scala 27:72] wire _T_4969 = _T_4968 | _T_4842; // @[Mux.scala 27:72] - wire _T_4715 = ifu_ic_rw_int_addr_ff == 7'h2c; // @[ifu_mem_ctl.scala 658:80] + wire _T_4715 = ifu_ic_rw_int_addr_ff == 7'h2c; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_44; // @[Reg.scala 27:20] wire _T_4843 = _T_4715 & way_status_out_44; // @[Mux.scala 27:72] wire _T_4970 = _T_4969 | _T_4843; // @[Mux.scala 27:72] - wire _T_4716 = ifu_ic_rw_int_addr_ff == 7'h2d; // @[ifu_mem_ctl.scala 658:80] + wire _T_4716 = ifu_ic_rw_int_addr_ff == 7'h2d; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_45; // @[Reg.scala 27:20] wire _T_4844 = _T_4716 & way_status_out_45; // @[Mux.scala 27:72] wire _T_4971 = _T_4970 | _T_4844; // @[Mux.scala 27:72] - wire _T_4717 = ifu_ic_rw_int_addr_ff == 7'h2e; // @[ifu_mem_ctl.scala 658:80] + wire _T_4717 = ifu_ic_rw_int_addr_ff == 7'h2e; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_46; // @[Reg.scala 27:20] wire _T_4845 = _T_4717 & way_status_out_46; // @[Mux.scala 27:72] wire _T_4972 = _T_4971 | _T_4845; // @[Mux.scala 27:72] - wire _T_4718 = ifu_ic_rw_int_addr_ff == 7'h2f; // @[ifu_mem_ctl.scala 658:80] + wire _T_4718 = ifu_ic_rw_int_addr_ff == 7'h2f; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_47; // @[Reg.scala 27:20] wire _T_4846 = _T_4718 & way_status_out_47; // @[Mux.scala 27:72] wire _T_4973 = _T_4972 | _T_4846; // @[Mux.scala 27:72] - wire _T_4719 = ifu_ic_rw_int_addr_ff == 7'h30; // @[ifu_mem_ctl.scala 658:80] + wire _T_4719 = ifu_ic_rw_int_addr_ff == 7'h30; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_48; // @[Reg.scala 27:20] wire _T_4847 = _T_4719 & way_status_out_48; // @[Mux.scala 27:72] wire _T_4974 = _T_4973 | _T_4847; // @[Mux.scala 27:72] - wire _T_4720 = ifu_ic_rw_int_addr_ff == 7'h31; // @[ifu_mem_ctl.scala 658:80] + wire _T_4720 = ifu_ic_rw_int_addr_ff == 7'h31; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_49; // @[Reg.scala 27:20] wire _T_4848 = _T_4720 & way_status_out_49; // @[Mux.scala 27:72] wire _T_4975 = _T_4974 | _T_4848; // @[Mux.scala 27:72] - wire _T_4721 = ifu_ic_rw_int_addr_ff == 7'h32; // @[ifu_mem_ctl.scala 658:80] + wire _T_4721 = ifu_ic_rw_int_addr_ff == 7'h32; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_50; // @[Reg.scala 27:20] wire _T_4849 = _T_4721 & way_status_out_50; // @[Mux.scala 27:72] wire _T_4976 = _T_4975 | _T_4849; // @[Mux.scala 27:72] - wire _T_4722 = ifu_ic_rw_int_addr_ff == 7'h33; // @[ifu_mem_ctl.scala 658:80] + wire _T_4722 = ifu_ic_rw_int_addr_ff == 7'h33; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_51; // @[Reg.scala 27:20] wire _T_4850 = _T_4722 & way_status_out_51; // @[Mux.scala 27:72] wire _T_4977 = _T_4976 | _T_4850; // @[Mux.scala 27:72] - wire _T_4723 = ifu_ic_rw_int_addr_ff == 7'h34; // @[ifu_mem_ctl.scala 658:80] + wire _T_4723 = ifu_ic_rw_int_addr_ff == 7'h34; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_52; // @[Reg.scala 27:20] wire _T_4851 = _T_4723 & way_status_out_52; // @[Mux.scala 27:72] wire _T_4978 = _T_4977 | _T_4851; // @[Mux.scala 27:72] - wire _T_4724 = ifu_ic_rw_int_addr_ff == 7'h35; // @[ifu_mem_ctl.scala 658:80] + wire _T_4724 = ifu_ic_rw_int_addr_ff == 7'h35; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_53; // @[Reg.scala 27:20] wire _T_4852 = _T_4724 & way_status_out_53; // @[Mux.scala 27:72] wire _T_4979 = _T_4978 | _T_4852; // @[Mux.scala 27:72] - wire _T_4725 = ifu_ic_rw_int_addr_ff == 7'h36; // @[ifu_mem_ctl.scala 658:80] + wire _T_4725 = ifu_ic_rw_int_addr_ff == 7'h36; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_54; // @[Reg.scala 27:20] wire _T_4853 = _T_4725 & way_status_out_54; // @[Mux.scala 27:72] wire _T_4980 = _T_4979 | _T_4853; // @[Mux.scala 27:72] - wire _T_4726 = ifu_ic_rw_int_addr_ff == 7'h37; // @[ifu_mem_ctl.scala 658:80] + wire _T_4726 = ifu_ic_rw_int_addr_ff == 7'h37; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_55; // @[Reg.scala 27:20] wire _T_4854 = _T_4726 & way_status_out_55; // @[Mux.scala 27:72] wire _T_4981 = _T_4980 | _T_4854; // @[Mux.scala 27:72] - wire _T_4727 = ifu_ic_rw_int_addr_ff == 7'h38; // @[ifu_mem_ctl.scala 658:80] + wire _T_4727 = ifu_ic_rw_int_addr_ff == 7'h38; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_56; // @[Reg.scala 27:20] wire _T_4855 = _T_4727 & way_status_out_56; // @[Mux.scala 27:72] wire _T_4982 = _T_4981 | _T_4855; // @[Mux.scala 27:72] - wire _T_4728 = ifu_ic_rw_int_addr_ff == 7'h39; // @[ifu_mem_ctl.scala 658:80] + wire _T_4728 = ifu_ic_rw_int_addr_ff == 7'h39; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_57; // @[Reg.scala 27:20] wire _T_4856 = _T_4728 & way_status_out_57; // @[Mux.scala 27:72] wire _T_4983 = _T_4982 | _T_4856; // @[Mux.scala 27:72] - wire _T_4729 = ifu_ic_rw_int_addr_ff == 7'h3a; // @[ifu_mem_ctl.scala 658:80] + wire _T_4729 = ifu_ic_rw_int_addr_ff == 7'h3a; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_58; // @[Reg.scala 27:20] wire _T_4857 = _T_4729 & way_status_out_58; // @[Mux.scala 27:72] wire _T_4984 = _T_4983 | _T_4857; // @[Mux.scala 27:72] - wire _T_4730 = ifu_ic_rw_int_addr_ff == 7'h3b; // @[ifu_mem_ctl.scala 658:80] + wire _T_4730 = ifu_ic_rw_int_addr_ff == 7'h3b; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_59; // @[Reg.scala 27:20] wire _T_4858 = _T_4730 & way_status_out_59; // @[Mux.scala 27:72] wire _T_4985 = _T_4984 | _T_4858; // @[Mux.scala 27:72] - wire _T_4731 = ifu_ic_rw_int_addr_ff == 7'h3c; // @[ifu_mem_ctl.scala 658:80] + wire _T_4731 = ifu_ic_rw_int_addr_ff == 7'h3c; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_60; // @[Reg.scala 27:20] wire _T_4859 = _T_4731 & way_status_out_60; // @[Mux.scala 27:72] wire _T_4986 = _T_4985 | _T_4859; // @[Mux.scala 27:72] - wire _T_4732 = ifu_ic_rw_int_addr_ff == 7'h3d; // @[ifu_mem_ctl.scala 658:80] + wire _T_4732 = ifu_ic_rw_int_addr_ff == 7'h3d; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_61; // @[Reg.scala 27:20] wire _T_4860 = _T_4732 & way_status_out_61; // @[Mux.scala 27:72] wire _T_4987 = _T_4986 | _T_4860; // @[Mux.scala 27:72] - wire _T_4733 = ifu_ic_rw_int_addr_ff == 7'h3e; // @[ifu_mem_ctl.scala 658:80] + wire _T_4733 = ifu_ic_rw_int_addr_ff == 7'h3e; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_62; // @[Reg.scala 27:20] wire _T_4861 = _T_4733 & way_status_out_62; // @[Mux.scala 27:72] wire _T_4988 = _T_4987 | _T_4861; // @[Mux.scala 27:72] - wire _T_4734 = ifu_ic_rw_int_addr_ff == 7'h3f; // @[ifu_mem_ctl.scala 658:80] + wire _T_4734 = ifu_ic_rw_int_addr_ff == 7'h3f; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_63; // @[Reg.scala 27:20] wire _T_4862 = _T_4734 & way_status_out_63; // @[Mux.scala 27:72] wire _T_4989 = _T_4988 | _T_4862; // @[Mux.scala 27:72] - wire _T_4735 = ifu_ic_rw_int_addr_ff == 7'h40; // @[ifu_mem_ctl.scala 658:80] + wire _T_4735 = ifu_ic_rw_int_addr_ff == 7'h40; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_64; // @[Reg.scala 27:20] wire _T_4863 = _T_4735 & way_status_out_64; // @[Mux.scala 27:72] wire _T_4990 = _T_4989 | _T_4863; // @[Mux.scala 27:72] - wire _T_4736 = ifu_ic_rw_int_addr_ff == 7'h41; // @[ifu_mem_ctl.scala 658:80] + wire _T_4736 = ifu_ic_rw_int_addr_ff == 7'h41; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_65; // @[Reg.scala 27:20] wire _T_4864 = _T_4736 & way_status_out_65; // @[Mux.scala 27:72] wire _T_4991 = _T_4990 | _T_4864; // @[Mux.scala 27:72] - wire _T_4737 = ifu_ic_rw_int_addr_ff == 7'h42; // @[ifu_mem_ctl.scala 658:80] + wire _T_4737 = ifu_ic_rw_int_addr_ff == 7'h42; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_66; // @[Reg.scala 27:20] wire _T_4865 = _T_4737 & way_status_out_66; // @[Mux.scala 27:72] wire _T_4992 = _T_4991 | _T_4865; // @[Mux.scala 27:72] - wire _T_4738 = ifu_ic_rw_int_addr_ff == 7'h43; // @[ifu_mem_ctl.scala 658:80] + wire _T_4738 = ifu_ic_rw_int_addr_ff == 7'h43; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_67; // @[Reg.scala 27:20] wire _T_4866 = _T_4738 & way_status_out_67; // @[Mux.scala 27:72] wire _T_4993 = _T_4992 | _T_4866; // @[Mux.scala 27:72] - wire _T_4739 = ifu_ic_rw_int_addr_ff == 7'h44; // @[ifu_mem_ctl.scala 658:80] + wire _T_4739 = ifu_ic_rw_int_addr_ff == 7'h44; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_68; // @[Reg.scala 27:20] wire _T_4867 = _T_4739 & way_status_out_68; // @[Mux.scala 27:72] wire _T_4994 = _T_4993 | _T_4867; // @[Mux.scala 27:72] - wire _T_4740 = ifu_ic_rw_int_addr_ff == 7'h45; // @[ifu_mem_ctl.scala 658:80] + wire _T_4740 = ifu_ic_rw_int_addr_ff == 7'h45; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_69; // @[Reg.scala 27:20] wire _T_4868 = _T_4740 & way_status_out_69; // @[Mux.scala 27:72] wire _T_4995 = _T_4994 | _T_4868; // @[Mux.scala 27:72] - wire _T_4741 = ifu_ic_rw_int_addr_ff == 7'h46; // @[ifu_mem_ctl.scala 658:80] + wire _T_4741 = ifu_ic_rw_int_addr_ff == 7'h46; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_70; // @[Reg.scala 27:20] wire _T_4869 = _T_4741 & way_status_out_70; // @[Mux.scala 27:72] wire _T_4996 = _T_4995 | _T_4869; // @[Mux.scala 27:72] - wire _T_4742 = ifu_ic_rw_int_addr_ff == 7'h47; // @[ifu_mem_ctl.scala 658:80] + wire _T_4742 = ifu_ic_rw_int_addr_ff == 7'h47; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_71; // @[Reg.scala 27:20] wire _T_4870 = _T_4742 & way_status_out_71; // @[Mux.scala 27:72] wire _T_4997 = _T_4996 | _T_4870; // @[Mux.scala 27:72] - wire _T_4743 = ifu_ic_rw_int_addr_ff == 7'h48; // @[ifu_mem_ctl.scala 658:80] + wire _T_4743 = ifu_ic_rw_int_addr_ff == 7'h48; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_72; // @[Reg.scala 27:20] wire _T_4871 = _T_4743 & way_status_out_72; // @[Mux.scala 27:72] wire _T_4998 = _T_4997 | _T_4871; // @[Mux.scala 27:72] - wire _T_4744 = ifu_ic_rw_int_addr_ff == 7'h49; // @[ifu_mem_ctl.scala 658:80] + wire _T_4744 = ifu_ic_rw_int_addr_ff == 7'h49; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_73; // @[Reg.scala 27:20] wire _T_4872 = _T_4744 & way_status_out_73; // @[Mux.scala 27:72] wire _T_4999 = _T_4998 | _T_4872; // @[Mux.scala 27:72] - wire _T_4745 = ifu_ic_rw_int_addr_ff == 7'h4a; // @[ifu_mem_ctl.scala 658:80] + wire _T_4745 = ifu_ic_rw_int_addr_ff == 7'h4a; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_74; // @[Reg.scala 27:20] wire _T_4873 = _T_4745 & way_status_out_74; // @[Mux.scala 27:72] wire _T_5000 = _T_4999 | _T_4873; // @[Mux.scala 27:72] - wire _T_4746 = ifu_ic_rw_int_addr_ff == 7'h4b; // @[ifu_mem_ctl.scala 658:80] + wire _T_4746 = ifu_ic_rw_int_addr_ff == 7'h4b; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_75; // @[Reg.scala 27:20] wire _T_4874 = _T_4746 & way_status_out_75; // @[Mux.scala 27:72] wire _T_5001 = _T_5000 | _T_4874; // @[Mux.scala 27:72] - wire _T_4747 = ifu_ic_rw_int_addr_ff == 7'h4c; // @[ifu_mem_ctl.scala 658:80] + wire _T_4747 = ifu_ic_rw_int_addr_ff == 7'h4c; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_76; // @[Reg.scala 27:20] wire _T_4875 = _T_4747 & way_status_out_76; // @[Mux.scala 27:72] wire _T_5002 = _T_5001 | _T_4875; // @[Mux.scala 27:72] - wire _T_4748 = ifu_ic_rw_int_addr_ff == 7'h4d; // @[ifu_mem_ctl.scala 658:80] + wire _T_4748 = ifu_ic_rw_int_addr_ff == 7'h4d; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_77; // @[Reg.scala 27:20] wire _T_4876 = _T_4748 & way_status_out_77; // @[Mux.scala 27:72] wire _T_5003 = _T_5002 | _T_4876; // @[Mux.scala 27:72] - wire _T_4749 = ifu_ic_rw_int_addr_ff == 7'h4e; // @[ifu_mem_ctl.scala 658:80] + wire _T_4749 = ifu_ic_rw_int_addr_ff == 7'h4e; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_78; // @[Reg.scala 27:20] wire _T_4877 = _T_4749 & way_status_out_78; // @[Mux.scala 27:72] wire _T_5004 = _T_5003 | _T_4877; // @[Mux.scala 27:72] - wire _T_4750 = ifu_ic_rw_int_addr_ff == 7'h4f; // @[ifu_mem_ctl.scala 658:80] + wire _T_4750 = ifu_ic_rw_int_addr_ff == 7'h4f; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_79; // @[Reg.scala 27:20] wire _T_4878 = _T_4750 & way_status_out_79; // @[Mux.scala 27:72] wire _T_5005 = _T_5004 | _T_4878; // @[Mux.scala 27:72] - wire _T_4751 = ifu_ic_rw_int_addr_ff == 7'h50; // @[ifu_mem_ctl.scala 658:80] + wire _T_4751 = ifu_ic_rw_int_addr_ff == 7'h50; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_80; // @[Reg.scala 27:20] wire _T_4879 = _T_4751 & way_status_out_80; // @[Mux.scala 27:72] wire _T_5006 = _T_5005 | _T_4879; // @[Mux.scala 27:72] - wire _T_4752 = ifu_ic_rw_int_addr_ff == 7'h51; // @[ifu_mem_ctl.scala 658:80] + wire _T_4752 = ifu_ic_rw_int_addr_ff == 7'h51; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_81; // @[Reg.scala 27:20] wire _T_4880 = _T_4752 & way_status_out_81; // @[Mux.scala 27:72] wire _T_5007 = _T_5006 | _T_4880; // @[Mux.scala 27:72] - wire _T_4753 = ifu_ic_rw_int_addr_ff == 7'h52; // @[ifu_mem_ctl.scala 658:80] + wire _T_4753 = ifu_ic_rw_int_addr_ff == 7'h52; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_82; // @[Reg.scala 27:20] wire _T_4881 = _T_4753 & way_status_out_82; // @[Mux.scala 27:72] wire _T_5008 = _T_5007 | _T_4881; // @[Mux.scala 27:72] - wire _T_4754 = ifu_ic_rw_int_addr_ff == 7'h53; // @[ifu_mem_ctl.scala 658:80] + wire _T_4754 = ifu_ic_rw_int_addr_ff == 7'h53; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_83; // @[Reg.scala 27:20] wire _T_4882 = _T_4754 & way_status_out_83; // @[Mux.scala 27:72] wire _T_5009 = _T_5008 | _T_4882; // @[Mux.scala 27:72] - wire _T_4755 = ifu_ic_rw_int_addr_ff == 7'h54; // @[ifu_mem_ctl.scala 658:80] + wire _T_4755 = ifu_ic_rw_int_addr_ff == 7'h54; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_84; // @[Reg.scala 27:20] wire _T_4883 = _T_4755 & way_status_out_84; // @[Mux.scala 27:72] wire _T_5010 = _T_5009 | _T_4883; // @[Mux.scala 27:72] - wire _T_4756 = ifu_ic_rw_int_addr_ff == 7'h55; // @[ifu_mem_ctl.scala 658:80] + wire _T_4756 = ifu_ic_rw_int_addr_ff == 7'h55; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_85; // @[Reg.scala 27:20] wire _T_4884 = _T_4756 & way_status_out_85; // @[Mux.scala 27:72] wire _T_5011 = _T_5010 | _T_4884; // @[Mux.scala 27:72] - wire _T_4757 = ifu_ic_rw_int_addr_ff == 7'h56; // @[ifu_mem_ctl.scala 658:80] + wire _T_4757 = ifu_ic_rw_int_addr_ff == 7'h56; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_86; // @[Reg.scala 27:20] wire _T_4885 = _T_4757 & way_status_out_86; // @[Mux.scala 27:72] wire _T_5012 = _T_5011 | _T_4885; // @[Mux.scala 27:72] - wire _T_4758 = ifu_ic_rw_int_addr_ff == 7'h57; // @[ifu_mem_ctl.scala 658:80] + wire _T_4758 = ifu_ic_rw_int_addr_ff == 7'h57; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_87; // @[Reg.scala 27:20] wire _T_4886 = _T_4758 & way_status_out_87; // @[Mux.scala 27:72] wire _T_5013 = _T_5012 | _T_4886; // @[Mux.scala 27:72] - wire _T_4759 = ifu_ic_rw_int_addr_ff == 7'h58; // @[ifu_mem_ctl.scala 658:80] + wire _T_4759 = ifu_ic_rw_int_addr_ff == 7'h58; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_88; // @[Reg.scala 27:20] wire _T_4887 = _T_4759 & way_status_out_88; // @[Mux.scala 27:72] wire _T_5014 = _T_5013 | _T_4887; // @[Mux.scala 27:72] - wire _T_4760 = ifu_ic_rw_int_addr_ff == 7'h59; // @[ifu_mem_ctl.scala 658:80] + wire _T_4760 = ifu_ic_rw_int_addr_ff == 7'h59; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_89; // @[Reg.scala 27:20] wire _T_4888 = _T_4760 & way_status_out_89; // @[Mux.scala 27:72] wire _T_5015 = _T_5014 | _T_4888; // @[Mux.scala 27:72] - wire _T_4761 = ifu_ic_rw_int_addr_ff == 7'h5a; // @[ifu_mem_ctl.scala 658:80] + wire _T_4761 = ifu_ic_rw_int_addr_ff == 7'h5a; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_90; // @[Reg.scala 27:20] wire _T_4889 = _T_4761 & way_status_out_90; // @[Mux.scala 27:72] wire _T_5016 = _T_5015 | _T_4889; // @[Mux.scala 27:72] - wire _T_4762 = ifu_ic_rw_int_addr_ff == 7'h5b; // @[ifu_mem_ctl.scala 658:80] + wire _T_4762 = ifu_ic_rw_int_addr_ff == 7'h5b; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_91; // @[Reg.scala 27:20] wire _T_4890 = _T_4762 & way_status_out_91; // @[Mux.scala 27:72] wire _T_5017 = _T_5016 | _T_4890; // @[Mux.scala 27:72] - wire _T_4763 = ifu_ic_rw_int_addr_ff == 7'h5c; // @[ifu_mem_ctl.scala 658:80] + wire _T_4763 = ifu_ic_rw_int_addr_ff == 7'h5c; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_92; // @[Reg.scala 27:20] wire _T_4891 = _T_4763 & way_status_out_92; // @[Mux.scala 27:72] wire _T_5018 = _T_5017 | _T_4891; // @[Mux.scala 27:72] - wire _T_4764 = ifu_ic_rw_int_addr_ff == 7'h5d; // @[ifu_mem_ctl.scala 658:80] + wire _T_4764 = ifu_ic_rw_int_addr_ff == 7'h5d; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_93; // @[Reg.scala 27:20] wire _T_4892 = _T_4764 & way_status_out_93; // @[Mux.scala 27:72] wire _T_5019 = _T_5018 | _T_4892; // @[Mux.scala 27:72] - wire _T_4765 = ifu_ic_rw_int_addr_ff == 7'h5e; // @[ifu_mem_ctl.scala 658:80] + wire _T_4765 = ifu_ic_rw_int_addr_ff == 7'h5e; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_94; // @[Reg.scala 27:20] wire _T_4893 = _T_4765 & way_status_out_94; // @[Mux.scala 27:72] wire _T_5020 = _T_5019 | _T_4893; // @[Mux.scala 27:72] - wire _T_4766 = ifu_ic_rw_int_addr_ff == 7'h5f; // @[ifu_mem_ctl.scala 658:80] + wire _T_4766 = ifu_ic_rw_int_addr_ff == 7'h5f; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_95; // @[Reg.scala 27:20] wire _T_4894 = _T_4766 & way_status_out_95; // @[Mux.scala 27:72] wire _T_5021 = _T_5020 | _T_4894; // @[Mux.scala 27:72] - wire _T_4767 = ifu_ic_rw_int_addr_ff == 7'h60; // @[ifu_mem_ctl.scala 658:80] + wire _T_4767 = ifu_ic_rw_int_addr_ff == 7'h60; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_96; // @[Reg.scala 27:20] wire _T_4895 = _T_4767 & way_status_out_96; // @[Mux.scala 27:72] wire _T_5022 = _T_5021 | _T_4895; // @[Mux.scala 27:72] - wire _T_4768 = ifu_ic_rw_int_addr_ff == 7'h61; // @[ifu_mem_ctl.scala 658:80] + wire _T_4768 = ifu_ic_rw_int_addr_ff == 7'h61; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_97; // @[Reg.scala 27:20] wire _T_4896 = _T_4768 & way_status_out_97; // @[Mux.scala 27:72] wire _T_5023 = _T_5022 | _T_4896; // @[Mux.scala 27:72] - wire _T_4769 = ifu_ic_rw_int_addr_ff == 7'h62; // @[ifu_mem_ctl.scala 658:80] + wire _T_4769 = ifu_ic_rw_int_addr_ff == 7'h62; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_98; // @[Reg.scala 27:20] wire _T_4897 = _T_4769 & way_status_out_98; // @[Mux.scala 27:72] wire _T_5024 = _T_5023 | _T_4897; // @[Mux.scala 27:72] - wire _T_4770 = ifu_ic_rw_int_addr_ff == 7'h63; // @[ifu_mem_ctl.scala 658:80] + wire _T_4770 = ifu_ic_rw_int_addr_ff == 7'h63; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_99; // @[Reg.scala 27:20] wire _T_4898 = _T_4770 & way_status_out_99; // @[Mux.scala 27:72] wire _T_5025 = _T_5024 | _T_4898; // @[Mux.scala 27:72] - wire _T_4771 = ifu_ic_rw_int_addr_ff == 7'h64; // @[ifu_mem_ctl.scala 658:80] + wire _T_4771 = ifu_ic_rw_int_addr_ff == 7'h64; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_100; // @[Reg.scala 27:20] wire _T_4899 = _T_4771 & way_status_out_100; // @[Mux.scala 27:72] wire _T_5026 = _T_5025 | _T_4899; // @[Mux.scala 27:72] - wire _T_4772 = ifu_ic_rw_int_addr_ff == 7'h65; // @[ifu_mem_ctl.scala 658:80] + wire _T_4772 = ifu_ic_rw_int_addr_ff == 7'h65; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_101; // @[Reg.scala 27:20] wire _T_4900 = _T_4772 & way_status_out_101; // @[Mux.scala 27:72] wire _T_5027 = _T_5026 | _T_4900; // @[Mux.scala 27:72] - wire _T_4773 = ifu_ic_rw_int_addr_ff == 7'h66; // @[ifu_mem_ctl.scala 658:80] + wire _T_4773 = ifu_ic_rw_int_addr_ff == 7'h66; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_102; // @[Reg.scala 27:20] wire _T_4901 = _T_4773 & way_status_out_102; // @[Mux.scala 27:72] wire _T_5028 = _T_5027 | _T_4901; // @[Mux.scala 27:72] - wire _T_4774 = ifu_ic_rw_int_addr_ff == 7'h67; // @[ifu_mem_ctl.scala 658:80] + wire _T_4774 = ifu_ic_rw_int_addr_ff == 7'h67; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_103; // @[Reg.scala 27:20] wire _T_4902 = _T_4774 & way_status_out_103; // @[Mux.scala 27:72] wire _T_5029 = _T_5028 | _T_4902; // @[Mux.scala 27:72] - wire _T_4775 = ifu_ic_rw_int_addr_ff == 7'h68; // @[ifu_mem_ctl.scala 658:80] + wire _T_4775 = ifu_ic_rw_int_addr_ff == 7'h68; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_104; // @[Reg.scala 27:20] wire _T_4903 = _T_4775 & way_status_out_104; // @[Mux.scala 27:72] wire _T_5030 = _T_5029 | _T_4903; // @[Mux.scala 27:72] - wire _T_4776 = ifu_ic_rw_int_addr_ff == 7'h69; // @[ifu_mem_ctl.scala 658:80] + wire _T_4776 = ifu_ic_rw_int_addr_ff == 7'h69; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_105; // @[Reg.scala 27:20] wire _T_4904 = _T_4776 & way_status_out_105; // @[Mux.scala 27:72] wire _T_5031 = _T_5030 | _T_4904; // @[Mux.scala 27:72] - wire _T_4777 = ifu_ic_rw_int_addr_ff == 7'h6a; // @[ifu_mem_ctl.scala 658:80] + wire _T_4777 = ifu_ic_rw_int_addr_ff == 7'h6a; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_106; // @[Reg.scala 27:20] wire _T_4905 = _T_4777 & way_status_out_106; // @[Mux.scala 27:72] wire _T_5032 = _T_5031 | _T_4905; // @[Mux.scala 27:72] - wire _T_4778 = ifu_ic_rw_int_addr_ff == 7'h6b; // @[ifu_mem_ctl.scala 658:80] + wire _T_4778 = ifu_ic_rw_int_addr_ff == 7'h6b; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_107; // @[Reg.scala 27:20] wire _T_4906 = _T_4778 & way_status_out_107; // @[Mux.scala 27:72] wire _T_5033 = _T_5032 | _T_4906; // @[Mux.scala 27:72] - wire _T_4779 = ifu_ic_rw_int_addr_ff == 7'h6c; // @[ifu_mem_ctl.scala 658:80] + wire _T_4779 = ifu_ic_rw_int_addr_ff == 7'h6c; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_108; // @[Reg.scala 27:20] wire _T_4907 = _T_4779 & way_status_out_108; // @[Mux.scala 27:72] wire _T_5034 = _T_5033 | _T_4907; // @[Mux.scala 27:72] - wire _T_4780 = ifu_ic_rw_int_addr_ff == 7'h6d; // @[ifu_mem_ctl.scala 658:80] + wire _T_4780 = ifu_ic_rw_int_addr_ff == 7'h6d; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_109; // @[Reg.scala 27:20] wire _T_4908 = _T_4780 & way_status_out_109; // @[Mux.scala 27:72] wire _T_5035 = _T_5034 | _T_4908; // @[Mux.scala 27:72] - wire _T_4781 = ifu_ic_rw_int_addr_ff == 7'h6e; // @[ifu_mem_ctl.scala 658:80] + wire _T_4781 = ifu_ic_rw_int_addr_ff == 7'h6e; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_110; // @[Reg.scala 27:20] wire _T_4909 = _T_4781 & way_status_out_110; // @[Mux.scala 27:72] wire _T_5036 = _T_5035 | _T_4909; // @[Mux.scala 27:72] - wire _T_4782 = ifu_ic_rw_int_addr_ff == 7'h6f; // @[ifu_mem_ctl.scala 658:80] + wire _T_4782 = ifu_ic_rw_int_addr_ff == 7'h6f; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_111; // @[Reg.scala 27:20] wire _T_4910 = _T_4782 & way_status_out_111; // @[Mux.scala 27:72] wire _T_5037 = _T_5036 | _T_4910; // @[Mux.scala 27:72] - wire _T_4783 = ifu_ic_rw_int_addr_ff == 7'h70; // @[ifu_mem_ctl.scala 658:80] + wire _T_4783 = ifu_ic_rw_int_addr_ff == 7'h70; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_112; // @[Reg.scala 27:20] wire _T_4911 = _T_4783 & way_status_out_112; // @[Mux.scala 27:72] wire _T_5038 = _T_5037 | _T_4911; // @[Mux.scala 27:72] - wire _T_4784 = ifu_ic_rw_int_addr_ff == 7'h71; // @[ifu_mem_ctl.scala 658:80] + wire _T_4784 = ifu_ic_rw_int_addr_ff == 7'h71; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_113; // @[Reg.scala 27:20] wire _T_4912 = _T_4784 & way_status_out_113; // @[Mux.scala 27:72] wire _T_5039 = _T_5038 | _T_4912; // @[Mux.scala 27:72] - wire _T_4785 = ifu_ic_rw_int_addr_ff == 7'h72; // @[ifu_mem_ctl.scala 658:80] + wire _T_4785 = ifu_ic_rw_int_addr_ff == 7'h72; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_114; // @[Reg.scala 27:20] wire _T_4913 = _T_4785 & way_status_out_114; // @[Mux.scala 27:72] wire _T_5040 = _T_5039 | _T_4913; // @[Mux.scala 27:72] - wire _T_4786 = ifu_ic_rw_int_addr_ff == 7'h73; // @[ifu_mem_ctl.scala 658:80] + wire _T_4786 = ifu_ic_rw_int_addr_ff == 7'h73; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_115; // @[Reg.scala 27:20] wire _T_4914 = _T_4786 & way_status_out_115; // @[Mux.scala 27:72] wire _T_5041 = _T_5040 | _T_4914; // @[Mux.scala 27:72] - wire _T_4787 = ifu_ic_rw_int_addr_ff == 7'h74; // @[ifu_mem_ctl.scala 658:80] + wire _T_4787 = ifu_ic_rw_int_addr_ff == 7'h74; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_116; // @[Reg.scala 27:20] wire _T_4915 = _T_4787 & way_status_out_116; // @[Mux.scala 27:72] wire _T_5042 = _T_5041 | _T_4915; // @[Mux.scala 27:72] - wire _T_4788 = ifu_ic_rw_int_addr_ff == 7'h75; // @[ifu_mem_ctl.scala 658:80] + wire _T_4788 = ifu_ic_rw_int_addr_ff == 7'h75; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_117; // @[Reg.scala 27:20] wire _T_4916 = _T_4788 & way_status_out_117; // @[Mux.scala 27:72] wire _T_5043 = _T_5042 | _T_4916; // @[Mux.scala 27:72] - wire _T_4789 = ifu_ic_rw_int_addr_ff == 7'h76; // @[ifu_mem_ctl.scala 658:80] + wire _T_4789 = ifu_ic_rw_int_addr_ff == 7'h76; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_118; // @[Reg.scala 27:20] wire _T_4917 = _T_4789 & way_status_out_118; // @[Mux.scala 27:72] wire _T_5044 = _T_5043 | _T_4917; // @[Mux.scala 27:72] - wire _T_4790 = ifu_ic_rw_int_addr_ff == 7'h77; // @[ifu_mem_ctl.scala 658:80] + wire _T_4790 = ifu_ic_rw_int_addr_ff == 7'h77; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_119; // @[Reg.scala 27:20] wire _T_4918 = _T_4790 & way_status_out_119; // @[Mux.scala 27:72] wire _T_5045 = _T_5044 | _T_4918; // @[Mux.scala 27:72] - wire _T_4791 = ifu_ic_rw_int_addr_ff == 7'h78; // @[ifu_mem_ctl.scala 658:80] + wire _T_4791 = ifu_ic_rw_int_addr_ff == 7'h78; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_120; // @[Reg.scala 27:20] wire _T_4919 = _T_4791 & way_status_out_120; // @[Mux.scala 27:72] wire _T_5046 = _T_5045 | _T_4919; // @[Mux.scala 27:72] - wire _T_4792 = ifu_ic_rw_int_addr_ff == 7'h79; // @[ifu_mem_ctl.scala 658:80] + wire _T_4792 = ifu_ic_rw_int_addr_ff == 7'h79; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_121; // @[Reg.scala 27:20] wire _T_4920 = _T_4792 & way_status_out_121; // @[Mux.scala 27:72] wire _T_5047 = _T_5046 | _T_4920; // @[Mux.scala 27:72] - wire _T_4793 = ifu_ic_rw_int_addr_ff == 7'h7a; // @[ifu_mem_ctl.scala 658:80] + wire _T_4793 = ifu_ic_rw_int_addr_ff == 7'h7a; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_122; // @[Reg.scala 27:20] wire _T_4921 = _T_4793 & way_status_out_122; // @[Mux.scala 27:72] wire _T_5048 = _T_5047 | _T_4921; // @[Mux.scala 27:72] - wire _T_4794 = ifu_ic_rw_int_addr_ff == 7'h7b; // @[ifu_mem_ctl.scala 658:80] + wire _T_4794 = ifu_ic_rw_int_addr_ff == 7'h7b; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_123; // @[Reg.scala 27:20] wire _T_4922 = _T_4794 & way_status_out_123; // @[Mux.scala 27:72] wire _T_5049 = _T_5048 | _T_4922; // @[Mux.scala 27:72] - wire _T_4795 = ifu_ic_rw_int_addr_ff == 7'h7c; // @[ifu_mem_ctl.scala 658:80] + wire _T_4795 = ifu_ic_rw_int_addr_ff == 7'h7c; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_124; // @[Reg.scala 27:20] wire _T_4923 = _T_4795 & way_status_out_124; // @[Mux.scala 27:72] wire _T_5050 = _T_5049 | _T_4923; // @[Mux.scala 27:72] - wire _T_4796 = ifu_ic_rw_int_addr_ff == 7'h7d; // @[ifu_mem_ctl.scala 658:80] + wire _T_4796 = ifu_ic_rw_int_addr_ff == 7'h7d; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_125; // @[Reg.scala 27:20] wire _T_4924 = _T_4796 & way_status_out_125; // @[Mux.scala 27:72] wire _T_5051 = _T_5050 | _T_4924; // @[Mux.scala 27:72] - wire _T_4797 = ifu_ic_rw_int_addr_ff == 7'h7e; // @[ifu_mem_ctl.scala 658:80] + wire _T_4797 = ifu_ic_rw_int_addr_ff == 7'h7e; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_126; // @[Reg.scala 27:20] wire _T_4925 = _T_4797 & way_status_out_126; // @[Mux.scala 27:72] wire _T_5052 = _T_5051 | _T_4925; // @[Mux.scala 27:72] - wire _T_4798 = ifu_ic_rw_int_addr_ff == 7'h7f; // @[ifu_mem_ctl.scala 658:80] + wire _T_4798 = ifu_ic_rw_int_addr_ff == 7'h7f; // @[ifu_mem_ctl.scala 666:80] reg way_status_out_127; // @[Reg.scala 27:20] wire _T_4926 = _T_4798 & way_status_out_127; // @[Mux.scala 27:72] wire way_status = _T_5052 | _T_4926; // @[Mux.scala 27:72] - wire _T_195 = ~reset_all_tags; // @[ifu_mem_ctl.scala 185:96] + wire _T_195 = ~reset_all_tags; // @[ifu_mem_ctl.scala 168:96] wire [1:0] _T_197 = _T_195 ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire [1:0] _T_198 = _T_197 & io_ic_tag_valid; // @[ifu_mem_ctl.scala 185:113] - reg [1:0] tagv_mb_scnd_ff; // @[ifu_mem_ctl.scala 191:58] - reg uncacheable_miss_scnd_ff; // @[ifu_mem_ctl.scala 187:67] - reg [30:0] imb_scnd_ff; // @[ifu_mem_ctl.scala 189:54] + wire [1:0] _T_198 = _T_197 & io_ic_tag_valid; // @[ifu_mem_ctl.scala 168:113] + reg [1:0] tagv_mb_scnd_ff; // @[ifu_mem_ctl.scala 174:58] + reg uncacheable_miss_scnd_ff; // @[ifu_mem_ctl.scala 170:67] + reg [30:0] imb_scnd_ff; // @[ifu_mem_ctl.scala 172:54] wire [2:0] _T_206 = bus_ifu_wr_en_ff ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] - reg [2:0] ifu_bus_rid_ff; // @[ifu_mem_ctl.scala 508:46] - wire [2:0] ic_wr_addr_bits_hi_3 = ifu_bus_rid_ff & _T_206; // @[ifu_mem_ctl.scala 194:45] - wire _T_212 = _T_231 | _T_239; // @[ifu_mem_ctl.scala 199:59] - wire _T_214 = _T_212 | _T_2268; // @[ifu_mem_ctl.scala 199:91] - wire ic_iccm_hit_f = fetch_req_iccm_f & _T_214; // @[ifu_mem_ctl.scala 199:41] - wire _T_219 = _T_227 & fetch_req_icache_f; // @[ifu_mem_ctl.scala 205:39] - wire _T_221 = _T_219 & _T_195; // @[ifu_mem_ctl.scala 205:60] - wire _T_225 = _T_221 & _T_212; // @[ifu_mem_ctl.scala 205:78] - wire ic_act_hit_f = _T_225 & _T_247; // @[ifu_mem_ctl.scala 205:126] - wire _T_262 = ic_act_hit_f | ic_byp_hit_f; // @[ifu_mem_ctl.scala 212:31] - wire _T_263 = _T_262 | ic_iccm_hit_f; // @[ifu_mem_ctl.scala 212:46] - wire _T_264 = ifc_region_acc_fault_final_f & ifc_fetch_req_f; // @[ifu_mem_ctl.scala 212:94] - wire _T_268 = sel_hold_imb ? uncacheable_miss_ff : io_ifc_fetch_uncacheable_bf; // @[ifu_mem_ctl.scala 213:84] - wire uncacheable_miss_in = scnd_miss_req ? uncacheable_miss_scnd_ff : _T_268; // @[ifu_mem_ctl.scala 213:32] - wire _T_274 = imb_ff[11:5] == imb_scnd_ff[11:5]; // @[ifu_mem_ctl.scala 216:79] - wire _T_275 = _T_274 & scnd_miss_req; // @[ifu_mem_ctl.scala 216:135] - reg [1:0] ifu_bus_rresp_ff; // @[ifu_mem_ctl.scala 506:51] - wire _T_2693 = |ifu_bus_rresp_ff; // @[ifu_mem_ctl.scala 551:48] - wire _T_2694 = _T_2693 & ifu_bus_rvalid_ff; // @[ifu_mem_ctl.scala 551:52] - wire bus_ifu_wr_data_error_ff = _T_2694 & miss_pending; // @[ifu_mem_ctl.scala 551:73] - reg ifu_wr_data_comb_err_ff; // @[ifu_mem_ctl.scala 290:61] - wire ifu_wr_cumulative_err_data = bus_ifu_wr_data_error_ff | ifu_wr_data_comb_err_ff; // @[ifu_mem_ctl.scala 289:55] - wire _T_276 = ~ifu_wr_cumulative_err_data; // @[ifu_mem_ctl.scala 216:153] - wire scnd_miss_index_match = _T_275 & _T_276; // @[ifu_mem_ctl.scala 216:151] - wire _T_277 = ~scnd_miss_index_match; // @[ifu_mem_ctl.scala 219:47] - wire _T_278 = scnd_miss_req & _T_277; // @[ifu_mem_ctl.scala 219:45] - wire _T_280 = scnd_miss_req & scnd_miss_index_match; // @[ifu_mem_ctl.scala 220:26] - reg way_status_mb_ff; // @[ifu_mem_ctl.scala 240:59] - wire _T_9756 = ~way_status_mb_ff; // @[ifu_mem_ctl.scala 714:33] - reg [1:0] tagv_mb_ff; // @[ifu_mem_ctl.scala 241:53] - wire _T_9758 = _T_9756 & tagv_mb_ff[0]; // @[ifu_mem_ctl.scala 714:51] - wire _T_9760 = _T_9758 & tagv_mb_ff[1]; // @[ifu_mem_ctl.scala 714:67] - wire _T_9762 = ~tagv_mb_ff[0]; // @[ifu_mem_ctl.scala 714:86] - wire replace_way_mb_any_0 = _T_9760 | _T_9762; // @[ifu_mem_ctl.scala 714:84] + reg [2:0] ifu_bus_rid_ff; // @[ifu_mem_ctl.scala 515:46] + wire [2:0] ic_wr_addr_bits_hi_3 = ifu_bus_rid_ff & _T_206; // @[ifu_mem_ctl.scala 177:45] + wire _T_212 = _T_231 | _T_239; // @[ifu_mem_ctl.scala 182:59] + wire _T_214 = _T_212 | _T_2268; // @[ifu_mem_ctl.scala 182:91] + wire ic_iccm_hit_f = fetch_req_iccm_f & _T_214; // @[ifu_mem_ctl.scala 182:41] + wire _T_219 = _T_227 & fetch_req_icache_f; // @[ifu_mem_ctl.scala 188:39] + wire _T_221 = _T_219 & _T_195; // @[ifu_mem_ctl.scala 188:60] + wire _T_225 = _T_221 & _T_212; // @[ifu_mem_ctl.scala 188:78] + wire ic_act_hit_f = _T_225 & _T_247; // @[ifu_mem_ctl.scala 188:126] + wire _T_262 = ic_act_hit_f | ic_byp_hit_f; // @[ifu_mem_ctl.scala 195:31] + wire _T_263 = _T_262 | ic_iccm_hit_f; // @[ifu_mem_ctl.scala 195:46] + wire _T_264 = ifc_region_acc_fault_final_f & ifc_fetch_req_f; // @[ifu_mem_ctl.scala 195:94] + wire _T_268 = sel_hold_imb ? uncacheable_miss_ff : io_ifc_fetch_uncacheable_bf; // @[ifu_mem_ctl.scala 196:84] + wire uncacheable_miss_in = scnd_miss_req ? uncacheable_miss_scnd_ff : _T_268; // @[ifu_mem_ctl.scala 196:32] + wire _T_274 = imb_ff[11:5] == imb_scnd_ff[11:5]; // @[ifu_mem_ctl.scala 199:79] + wire _T_275 = _T_274 & scnd_miss_req; // @[ifu_mem_ctl.scala 199:135] + reg [1:0] ifu_bus_rresp_ff; // @[ifu_mem_ctl.scala 513:51] + wire _T_2693 = |ifu_bus_rresp_ff; // @[ifu_mem_ctl.scala 559:48] + wire _T_2694 = _T_2693 & ifu_bus_rvalid_ff; // @[ifu_mem_ctl.scala 559:52] + wire bus_ifu_wr_data_error_ff = _T_2694 & miss_pending; // @[ifu_mem_ctl.scala 559:73] + reg ifu_wr_data_comb_err_ff; // @[ifu_mem_ctl.scala 276:61] + wire ifu_wr_cumulative_err_data = bus_ifu_wr_data_error_ff | ifu_wr_data_comb_err_ff; // @[ifu_mem_ctl.scala 275:55] + wire _T_276 = ~ifu_wr_cumulative_err_data; // @[ifu_mem_ctl.scala 199:153] + wire scnd_miss_index_match = _T_275 & _T_276; // @[ifu_mem_ctl.scala 199:151] + wire _T_277 = ~scnd_miss_index_match; // @[ifu_mem_ctl.scala 202:47] + wire _T_278 = scnd_miss_req & _T_277; // @[ifu_mem_ctl.scala 202:45] + wire _T_280 = scnd_miss_req & scnd_miss_index_match; // @[ifu_mem_ctl.scala 203:26] + reg way_status_mb_ff; // @[ifu_mem_ctl.scala 223:59] + wire _T_9756 = ~way_status_mb_ff; // @[ifu_mem_ctl.scala 721:33] + reg [1:0] tagv_mb_ff; // @[ifu_mem_ctl.scala 224:53] + wire _T_9758 = _T_9756 & tagv_mb_ff[0]; // @[ifu_mem_ctl.scala 721:51] + wire _T_9760 = _T_9758 & tagv_mb_ff[1]; // @[ifu_mem_ctl.scala 721:67] + wire _T_9762 = ~tagv_mb_ff[0]; // @[ifu_mem_ctl.scala 721:86] + wire replace_way_mb_any_0 = _T_9760 | _T_9762; // @[ifu_mem_ctl.scala 721:84] wire [1:0] _T_287 = scnd_miss_index_match ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire _T_9765 = way_status_mb_ff & tagv_mb_ff[0]; // @[ifu_mem_ctl.scala 715:50] - wire _T_9767 = _T_9765 & tagv_mb_ff[1]; // @[ifu_mem_ctl.scala 715:66] - wire _T_9769 = ~tagv_mb_ff[1]; // @[ifu_mem_ctl.scala 715:85] - wire _T_9771 = _T_9769 & tagv_mb_ff[0]; // @[ifu_mem_ctl.scala 715:100] - wire replace_way_mb_any_1 = _T_9767 | _T_9771; // @[ifu_mem_ctl.scala 715:83] + wire _T_9765 = way_status_mb_ff & tagv_mb_ff[0]; // @[ifu_mem_ctl.scala 722:50] + wire _T_9767 = _T_9765 & tagv_mb_ff[1]; // @[ifu_mem_ctl.scala 722:66] + wire _T_9769 = ~tagv_mb_ff[1]; // @[ifu_mem_ctl.scala 722:85] + wire _T_9771 = _T_9769 & tagv_mb_ff[0]; // @[ifu_mem_ctl.scala 722:100] + wire replace_way_mb_any_1 = _T_9767 | _T_9771; // @[ifu_mem_ctl.scala 722:83] wire [1:0] _T_288 = {replace_way_mb_any_1,replace_way_mb_any_0}; // @[Cat.scala 29:58] - wire [1:0] _T_289 = _T_287 & _T_288; // @[ifu_mem_ctl.scala 224:110] - wire [1:0] _T_290 = tagv_mb_scnd_ff | _T_289; // @[ifu_mem_ctl.scala 224:62] - wire [1:0] _T_295 = io_ic_tag_valid & _T_197; // @[ifu_mem_ctl.scala 225:56] - wire _T_297 = ~scnd_miss_req_q; // @[ifu_mem_ctl.scala 228:36] - wire _T_298 = miss_pending & _T_297; // @[ifu_mem_ctl.scala 228:34] - reg reset_ic_ff; // @[ifu_mem_ctl.scala 229:48] - wire _T_299 = reset_all_tags | reset_ic_ff; // @[ifu_mem_ctl.scala 228:72] - wire reset_ic_in = _T_298 & _T_299; // @[ifu_mem_ctl.scala 228:53] - reg fetch_uncacheable_ff; // @[ifu_mem_ctl.scala 230:62] - reg [25:0] miss_addr; // @[ifu_mem_ctl.scala 239:48] - wire _T_309 = io_ifu_bus_clk_en | ic_act_miss_f; // @[ifu_mem_ctl.scala 238:57] - wire _T_315 = _T_2283 & flush_final_f; // @[ifu_mem_ctl.scala 243:87] - wire _T_316 = ~_T_315; // @[ifu_mem_ctl.scala 243:55] - wire _T_317 = io_ifc_fetch_req_bf & _T_316; // @[ifu_mem_ctl.scala 243:53] - wire _T_2275 = ~_T_2270; // @[ifu_mem_ctl.scala 387:46] - wire _T_2276 = _T_2268 & _T_2275; // @[ifu_mem_ctl.scala 387:44] - wire stream_miss_f = _T_2276 & ifc_fetch_req_f; // @[ifu_mem_ctl.scala 387:84] - wire _T_318 = ~stream_miss_f; // @[ifu_mem_ctl.scala 243:106] - reg ifc_region_acc_fault_f; // @[ifu_mem_ctl.scala 249:68] - reg [2:0] bus_rd_addr_count; // @[ifu_mem_ctl.scala 533:55] + wire [1:0] _T_289 = _T_287 & _T_288; // @[ifu_mem_ctl.scala 207:110] + wire [1:0] _T_290 = tagv_mb_scnd_ff | _T_289; // @[ifu_mem_ctl.scala 207:62] + wire [1:0] _T_295 = io_ic_tag_valid & _T_197; // @[ifu_mem_ctl.scala 208:56] + wire _T_297 = ~scnd_miss_req_q; // @[ifu_mem_ctl.scala 211:36] + wire _T_298 = miss_pending & _T_297; // @[ifu_mem_ctl.scala 211:34] + reg reset_ic_ff; // @[ifu_mem_ctl.scala 212:48] + wire _T_299 = reset_all_tags | reset_ic_ff; // @[ifu_mem_ctl.scala 211:72] + wire reset_ic_in = _T_298 & _T_299; // @[ifu_mem_ctl.scala 211:53] + reg fetch_uncacheable_ff; // @[ifu_mem_ctl.scala 213:62] + reg [25:0] miss_addr; // @[ifu_mem_ctl.scala 222:48] + wire _T_309 = io_ifu_bus_clk_en | ic_act_miss_f; // @[ifu_mem_ctl.scala 221:57] + wire _T_315 = _T_2283 & flush_final_f; // @[ifu_mem_ctl.scala 226:87] + wire _T_316 = ~_T_315; // @[ifu_mem_ctl.scala 226:55] + wire _T_317 = io_ifc_fetch_req_bf & _T_316; // @[ifu_mem_ctl.scala 226:53] + wire _T_2275 = ~_T_2270; // @[ifu_mem_ctl.scala 373:46] + wire _T_2276 = _T_2268 & _T_2275; // @[ifu_mem_ctl.scala 373:44] + wire stream_miss_f = _T_2276 & ifc_fetch_req_f; // @[ifu_mem_ctl.scala 373:84] + wire _T_318 = ~stream_miss_f; // @[ifu_mem_ctl.scala 226:106] + reg ifc_region_acc_fault_f; // @[ifu_mem_ctl.scala 232:68] + reg [2:0] bus_rd_addr_count; // @[ifu_mem_ctl.scala 541:55] wire [28:0] ifu_ic_req_addr_f = {miss_addr,bus_rd_addr_count}; // @[Cat.scala 29:58] - wire _T_325 = _T_239 | _T_2268; // @[ifu_mem_ctl.scala 251:55] - wire _T_328 = _T_325 & _T_56; // @[ifu_mem_ctl.scala 251:82] - wire _T_2289 = ~ifu_bus_rid_ff[0]; // @[ifu_mem_ctl.scala 392:55] + wire _T_325 = _T_239 | _T_2268; // @[ifu_mem_ctl.scala 234:55] + wire _T_328 = _T_325 & _T_56; // @[ifu_mem_ctl.scala 234:82] + wire _T_2289 = ~ifu_bus_rid_ff[0]; // @[ifu_mem_ctl.scala 378:55] wire [2:0] other_tag = {ifu_bus_rid_ff[2:1],_T_2289}; // @[Cat.scala 29:58] - wire _T_2290 = other_tag == 3'h0; // @[ifu_mem_ctl.scala 393:81] + wire _T_2290 = other_tag == 3'h0; // @[ifu_mem_ctl.scala 379:81] wire _T_2314 = _T_2290 & ic_miss_buff_data_valid[0]; // @[Mux.scala 27:72] - wire _T_2293 = other_tag == 3'h1; // @[ifu_mem_ctl.scala 393:81] + wire _T_2293 = other_tag == 3'h1; // @[ifu_mem_ctl.scala 379:81] wire _T_2315 = _T_2293 & ic_miss_buff_data_valid[1]; // @[Mux.scala 27:72] wire _T_2322 = _T_2314 | _T_2315; // @[Mux.scala 27:72] - wire _T_2296 = other_tag == 3'h2; // @[ifu_mem_ctl.scala 393:81] + wire _T_2296 = other_tag == 3'h2; // @[ifu_mem_ctl.scala 379:81] wire _T_2316 = _T_2296 & ic_miss_buff_data_valid[2]; // @[Mux.scala 27:72] wire _T_2323 = _T_2322 | _T_2316; // @[Mux.scala 27:72] - wire _T_2299 = other_tag == 3'h3; // @[ifu_mem_ctl.scala 393:81] + wire _T_2299 = other_tag == 3'h3; // @[ifu_mem_ctl.scala 379:81] wire _T_2317 = _T_2299 & ic_miss_buff_data_valid[3]; // @[Mux.scala 27:72] wire _T_2324 = _T_2323 | _T_2317; // @[Mux.scala 27:72] - wire _T_2302 = other_tag == 3'h4; // @[ifu_mem_ctl.scala 393:81] + wire _T_2302 = other_tag == 3'h4; // @[ifu_mem_ctl.scala 379:81] wire _T_2318 = _T_2302 & ic_miss_buff_data_valid[4]; // @[Mux.scala 27:72] wire _T_2325 = _T_2324 | _T_2318; // @[Mux.scala 27:72] - wire _T_2305 = other_tag == 3'h5; // @[ifu_mem_ctl.scala 393:81] + wire _T_2305 = other_tag == 3'h5; // @[ifu_mem_ctl.scala 379:81] wire _T_2319 = _T_2305 & ic_miss_buff_data_valid[5]; // @[Mux.scala 27:72] wire _T_2326 = _T_2325 | _T_2319; // @[Mux.scala 27:72] - wire _T_2308 = other_tag == 3'h6; // @[ifu_mem_ctl.scala 393:81] + wire _T_2308 = other_tag == 3'h6; // @[ifu_mem_ctl.scala 379:81] wire _T_2320 = _T_2308 & ic_miss_buff_data_valid[6]; // @[Mux.scala 27:72] wire _T_2327 = _T_2326 | _T_2320; // @[Mux.scala 27:72] - wire _T_2311 = other_tag == 3'h7; // @[ifu_mem_ctl.scala 393:81] + wire _T_2311 = other_tag == 3'h7; // @[ifu_mem_ctl.scala 379:81] wire _T_2321 = _T_2311 & ic_miss_buff_data_valid[7]; // @[Mux.scala 27:72] wire second_half_available = _T_2327 | _T_2321; // @[Mux.scala 27:72] - wire write_ic_16_bytes = second_half_available & bus_ifu_wr_en_ff; // @[ifu_mem_ctl.scala 394:46] - wire _T_332 = miss_pending & write_ic_16_bytes; // @[ifu_mem_ctl.scala 255:35] - wire _T_334 = _T_332 & _T_17; // @[ifu_mem_ctl.scala 255:55] - reg ic_act_miss_f_delayed; // @[ifu_mem_ctl.scala 548:61] - wire _T_2687 = ic_act_miss_f_delayed & _T_2284; // @[ifu_mem_ctl.scala 549:53] - wire reset_tag_valid_for_miss = _T_2687 & _T_17; // @[ifu_mem_ctl.scala 549:84] - wire sel_mb_addr = _T_334 | reset_tag_valid_for_miss; // @[ifu_mem_ctl.scala 255:79] + wire write_ic_16_bytes = second_half_available & bus_ifu_wr_en_ff; // @[ifu_mem_ctl.scala 380:46] + wire _T_332 = miss_pending & write_ic_16_bytes; // @[ifu_mem_ctl.scala 238:35] + wire _T_334 = _T_332 & _T_17; // @[ifu_mem_ctl.scala 238:55] + reg ic_act_miss_f_delayed; // @[ifu_mem_ctl.scala 556:61] + wire _T_2687 = ic_act_miss_f_delayed & _T_2284; // @[ifu_mem_ctl.scala 557:53] + wire reset_tag_valid_for_miss = _T_2687 & _T_17; // @[ifu_mem_ctl.scala 557:84] + wire sel_mb_addr = _T_334 | reset_tag_valid_for_miss; // @[ifu_mem_ctl.scala 238:79] wire [30:0] _T_338 = {imb_ff[30:5],ic_wr_addr_bits_hi_3,imb_ff[1:0]}; // @[Cat.scala 29:58] - wire _T_339 = ~sel_mb_addr; // @[ifu_mem_ctl.scala 257:37] + wire _T_339 = ~sel_mb_addr; // @[ifu_mem_ctl.scala 240:37] wire [30:0] _T_340 = sel_mb_addr ? _T_338 : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_341 = _T_339 ? io_ifc_fetch_addr_bf : 31'h0; // @[Mux.scala 27:72] wire [30:0] ifu_ic_rw_int_addr = _T_340 | _T_341; // @[Mux.scala 27:72] - wire _T_346 = _T_334 & last_beat; // @[ifu_mem_ctl.scala 259:85] - wire _T_2681 = ~_T_2693; // @[ifu_mem_ctl.scala 546:84] - wire _T_2682 = _T_100 & _T_2681; // @[ifu_mem_ctl.scala 546:82] - wire bus_ifu_wr_en_ff_q = _T_2682 & write_ic_16_bytes; // @[ifu_mem_ctl.scala 546:108] - wire _T_347 = _T_346 & bus_ifu_wr_en_ff_q; // @[ifu_mem_ctl.scala 259:97] - wire sel_mb_status_addr = _T_347 | reset_tag_valid_for_miss; // @[ifu_mem_ctl.scala 259:119] - wire [30:0] ifu_status_wr_addr = sel_mb_status_addr ? _T_338 : ifu_fetch_addr_int_f; // @[ifu_mem_ctl.scala 260:31] - reg [63:0] ifu_bus_rdata_ff; // @[ifu_mem_ctl.scala 507:48] + wire _T_346 = _T_334 & last_beat; // @[ifu_mem_ctl.scala 242:85] + wire _T_2681 = ~_T_2693; // @[ifu_mem_ctl.scala 554:84] + wire _T_2682 = _T_100 & _T_2681; // @[ifu_mem_ctl.scala 554:82] + wire bus_ifu_wr_en_ff_q = _T_2682 & write_ic_16_bytes; // @[ifu_mem_ctl.scala 554:108] + wire _T_347 = _T_346 & bus_ifu_wr_en_ff_q; // @[ifu_mem_ctl.scala 242:97] + wire sel_mb_status_addr = _T_347 | reset_tag_valid_for_miss; // @[ifu_mem_ctl.scala 242:119] + wire [30:0] ifu_status_wr_addr = sel_mb_status_addr ? _T_338 : ifu_fetch_addr_int_f; // @[ifu_mem_ctl.scala 243:31] + reg [63:0] ifu_bus_rdata_ff; // @[ifu_mem_ctl.scala 514:48] wire [6:0] _T_570 = {ifu_bus_rdata_ff[63],ifu_bus_rdata_ff[62],ifu_bus_rdata_ff[61],ifu_bus_rdata_ff[60],ifu_bus_rdata_ff[59],ifu_bus_rdata_ff[58],ifu_bus_rdata_ff[57]}; // @[lib.scala 260:13] wire _T_571 = ^_T_570; // @[lib.scala 260:20] wire [6:0] _T_577 = {ifu_bus_rdata_ff[32],ifu_bus_rdata_ff[31],ifu_bus_rdata_ff[30],ifu_bus_rdata_ff[29],ifu_bus_rdata_ff[28],ifu_bus_rdata_ff[27],ifu_bus_rdata_ff[26]}; // @[lib.scala 260:30] @@ -2012,115 +2012,115 @@ module ifu_mem_ctl( wire [34:0] _T_768 = {_T_767,_T_750}; // @[lib.scala 260:115] wire _T_769 = ^_T_768; // @[lib.scala 260:122] wire [3:0] _T_2330 = {ifu_bus_rid_ff[2:1],_T_2289,1'h1}; // @[Cat.scala 29:58] - wire _T_2331 = _T_2330 == 4'h0; // @[ifu_mem_ctl.scala 395:89] - reg [31:0] ic_miss_buff_data_0; // @[ifu_mem_ctl.scala 330:65] + wire _T_2331 = _T_2330 == 4'h0; // @[ifu_mem_ctl.scala 381:89] + reg [31:0] ic_miss_buff_data_0; // @[ifu_mem_ctl.scala 316:65] wire [31:0] _T_2378 = _T_2331 ? ic_miss_buff_data_0 : 32'h0; // @[Mux.scala 27:72] - wire _T_2334 = _T_2330 == 4'h1; // @[ifu_mem_ctl.scala 395:89] - reg [31:0] ic_miss_buff_data_1; // @[ifu_mem_ctl.scala 331:67] + wire _T_2334 = _T_2330 == 4'h1; // @[ifu_mem_ctl.scala 381:89] + reg [31:0] ic_miss_buff_data_1; // @[ifu_mem_ctl.scala 317:67] wire [31:0] _T_2379 = _T_2334 ? ic_miss_buff_data_1 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2394 = _T_2378 | _T_2379; // @[Mux.scala 27:72] - wire _T_2337 = _T_2330 == 4'h2; // @[ifu_mem_ctl.scala 395:89] - reg [31:0] ic_miss_buff_data_2; // @[ifu_mem_ctl.scala 330:65] + wire _T_2337 = _T_2330 == 4'h2; // @[ifu_mem_ctl.scala 381:89] + reg [31:0] ic_miss_buff_data_2; // @[ifu_mem_ctl.scala 316:65] wire [31:0] _T_2380 = _T_2337 ? ic_miss_buff_data_2 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2395 = _T_2394 | _T_2380; // @[Mux.scala 27:72] - wire _T_2340 = _T_2330 == 4'h3; // @[ifu_mem_ctl.scala 395:89] - reg [31:0] ic_miss_buff_data_3; // @[ifu_mem_ctl.scala 331:67] + wire _T_2340 = _T_2330 == 4'h3; // @[ifu_mem_ctl.scala 381:89] + reg [31:0] ic_miss_buff_data_3; // @[ifu_mem_ctl.scala 317:67] wire [31:0] _T_2381 = _T_2340 ? ic_miss_buff_data_3 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2396 = _T_2395 | _T_2381; // @[Mux.scala 27:72] - wire _T_2343 = _T_2330 == 4'h4; // @[ifu_mem_ctl.scala 395:89] - reg [31:0] ic_miss_buff_data_4; // @[ifu_mem_ctl.scala 330:65] + wire _T_2343 = _T_2330 == 4'h4; // @[ifu_mem_ctl.scala 381:89] + reg [31:0] ic_miss_buff_data_4; // @[ifu_mem_ctl.scala 316:65] wire [31:0] _T_2382 = _T_2343 ? ic_miss_buff_data_4 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2397 = _T_2396 | _T_2382; // @[Mux.scala 27:72] - wire _T_2346 = _T_2330 == 4'h5; // @[ifu_mem_ctl.scala 395:89] - reg [31:0] ic_miss_buff_data_5; // @[ifu_mem_ctl.scala 331:67] + wire _T_2346 = _T_2330 == 4'h5; // @[ifu_mem_ctl.scala 381:89] + reg [31:0] ic_miss_buff_data_5; // @[ifu_mem_ctl.scala 317:67] wire [31:0] _T_2383 = _T_2346 ? ic_miss_buff_data_5 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2398 = _T_2397 | _T_2383; // @[Mux.scala 27:72] - wire _T_2349 = _T_2330 == 4'h6; // @[ifu_mem_ctl.scala 395:89] - reg [31:0] ic_miss_buff_data_6; // @[ifu_mem_ctl.scala 330:65] + wire _T_2349 = _T_2330 == 4'h6; // @[ifu_mem_ctl.scala 381:89] + reg [31:0] ic_miss_buff_data_6; // @[ifu_mem_ctl.scala 316:65] wire [31:0] _T_2384 = _T_2349 ? ic_miss_buff_data_6 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2399 = _T_2398 | _T_2384; // @[Mux.scala 27:72] - wire _T_2352 = _T_2330 == 4'h7; // @[ifu_mem_ctl.scala 395:89] - reg [31:0] ic_miss_buff_data_7; // @[ifu_mem_ctl.scala 331:67] + wire _T_2352 = _T_2330 == 4'h7; // @[ifu_mem_ctl.scala 381:89] + reg [31:0] ic_miss_buff_data_7; // @[ifu_mem_ctl.scala 317:67] wire [31:0] _T_2385 = _T_2352 ? ic_miss_buff_data_7 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2400 = _T_2399 | _T_2385; // @[Mux.scala 27:72] - wire _T_2355 = _T_2330 == 4'h8; // @[ifu_mem_ctl.scala 395:89] - reg [31:0] ic_miss_buff_data_8; // @[ifu_mem_ctl.scala 330:65] + wire _T_2355 = _T_2330 == 4'h8; // @[ifu_mem_ctl.scala 381:89] + reg [31:0] ic_miss_buff_data_8; // @[ifu_mem_ctl.scala 316:65] wire [31:0] _T_2386 = _T_2355 ? ic_miss_buff_data_8 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2401 = _T_2400 | _T_2386; // @[Mux.scala 27:72] - wire _T_2358 = _T_2330 == 4'h9; // @[ifu_mem_ctl.scala 395:89] - reg [31:0] ic_miss_buff_data_9; // @[ifu_mem_ctl.scala 331:67] + wire _T_2358 = _T_2330 == 4'h9; // @[ifu_mem_ctl.scala 381:89] + reg [31:0] ic_miss_buff_data_9; // @[ifu_mem_ctl.scala 317:67] wire [31:0] _T_2387 = _T_2358 ? ic_miss_buff_data_9 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2402 = _T_2401 | _T_2387; // @[Mux.scala 27:72] - wire _T_2361 = _T_2330 == 4'ha; // @[ifu_mem_ctl.scala 395:89] - reg [31:0] ic_miss_buff_data_10; // @[ifu_mem_ctl.scala 330:65] + wire _T_2361 = _T_2330 == 4'ha; // @[ifu_mem_ctl.scala 381:89] + reg [31:0] ic_miss_buff_data_10; // @[ifu_mem_ctl.scala 316:65] wire [31:0] _T_2388 = _T_2361 ? ic_miss_buff_data_10 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2403 = _T_2402 | _T_2388; // @[Mux.scala 27:72] - wire _T_2364 = _T_2330 == 4'hb; // @[ifu_mem_ctl.scala 395:89] - reg [31:0] ic_miss_buff_data_11; // @[ifu_mem_ctl.scala 331:67] + wire _T_2364 = _T_2330 == 4'hb; // @[ifu_mem_ctl.scala 381:89] + reg [31:0] ic_miss_buff_data_11; // @[ifu_mem_ctl.scala 317:67] wire [31:0] _T_2389 = _T_2364 ? ic_miss_buff_data_11 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2404 = _T_2403 | _T_2389; // @[Mux.scala 27:72] - wire _T_2367 = _T_2330 == 4'hc; // @[ifu_mem_ctl.scala 395:89] - reg [31:0] ic_miss_buff_data_12; // @[ifu_mem_ctl.scala 330:65] + wire _T_2367 = _T_2330 == 4'hc; // @[ifu_mem_ctl.scala 381:89] + reg [31:0] ic_miss_buff_data_12; // @[ifu_mem_ctl.scala 316:65] wire [31:0] _T_2390 = _T_2367 ? ic_miss_buff_data_12 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2405 = _T_2404 | _T_2390; // @[Mux.scala 27:72] - wire _T_2370 = _T_2330 == 4'hd; // @[ifu_mem_ctl.scala 395:89] - reg [31:0] ic_miss_buff_data_13; // @[ifu_mem_ctl.scala 331:67] + wire _T_2370 = _T_2330 == 4'hd; // @[ifu_mem_ctl.scala 381:89] + reg [31:0] ic_miss_buff_data_13; // @[ifu_mem_ctl.scala 317:67] wire [31:0] _T_2391 = _T_2370 ? ic_miss_buff_data_13 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2406 = _T_2405 | _T_2391; // @[Mux.scala 27:72] - wire _T_2373 = _T_2330 == 4'he; // @[ifu_mem_ctl.scala 395:89] - reg [31:0] ic_miss_buff_data_14; // @[ifu_mem_ctl.scala 330:65] + wire _T_2373 = _T_2330 == 4'he; // @[ifu_mem_ctl.scala 381:89] + reg [31:0] ic_miss_buff_data_14; // @[ifu_mem_ctl.scala 316:65] wire [31:0] _T_2392 = _T_2373 ? ic_miss_buff_data_14 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2407 = _T_2406 | _T_2392; // @[Mux.scala 27:72] - wire _T_2376 = _T_2330 == 4'hf; // @[ifu_mem_ctl.scala 395:89] - reg [31:0] ic_miss_buff_data_15; // @[ifu_mem_ctl.scala 331:67] + wire _T_2376 = _T_2330 == 4'hf; // @[ifu_mem_ctl.scala 381:89] + reg [31:0] ic_miss_buff_data_15; // @[ifu_mem_ctl.scala 317:67] wire [31:0] _T_2393 = _T_2376 ? ic_miss_buff_data_15 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2408 = _T_2407 | _T_2393; // @[Mux.scala 27:72] wire [3:0] _T_2410 = {ifu_bus_rid_ff[2:1],_T_2289,1'h0}; // @[Cat.scala 29:58] - wire _T_2411 = _T_2410 == 4'h0; // @[ifu_mem_ctl.scala 396:66] + wire _T_2411 = _T_2410 == 4'h0; // @[ifu_mem_ctl.scala 382:66] wire [31:0] _T_2458 = _T_2411 ? ic_miss_buff_data_0 : 32'h0; // @[Mux.scala 27:72] - wire _T_2414 = _T_2410 == 4'h1; // @[ifu_mem_ctl.scala 396:66] + wire _T_2414 = _T_2410 == 4'h1; // @[ifu_mem_ctl.scala 382:66] wire [31:0] _T_2459 = _T_2414 ? ic_miss_buff_data_1 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2474 = _T_2458 | _T_2459; // @[Mux.scala 27:72] - wire _T_2417 = _T_2410 == 4'h2; // @[ifu_mem_ctl.scala 396:66] + wire _T_2417 = _T_2410 == 4'h2; // @[ifu_mem_ctl.scala 382:66] wire [31:0] _T_2460 = _T_2417 ? ic_miss_buff_data_2 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2475 = _T_2474 | _T_2460; // @[Mux.scala 27:72] - wire _T_2420 = _T_2410 == 4'h3; // @[ifu_mem_ctl.scala 396:66] + wire _T_2420 = _T_2410 == 4'h3; // @[ifu_mem_ctl.scala 382:66] wire [31:0] _T_2461 = _T_2420 ? ic_miss_buff_data_3 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2476 = _T_2475 | _T_2461; // @[Mux.scala 27:72] - wire _T_2423 = _T_2410 == 4'h4; // @[ifu_mem_ctl.scala 396:66] + wire _T_2423 = _T_2410 == 4'h4; // @[ifu_mem_ctl.scala 382:66] wire [31:0] _T_2462 = _T_2423 ? ic_miss_buff_data_4 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2477 = _T_2476 | _T_2462; // @[Mux.scala 27:72] - wire _T_2426 = _T_2410 == 4'h5; // @[ifu_mem_ctl.scala 396:66] + wire _T_2426 = _T_2410 == 4'h5; // @[ifu_mem_ctl.scala 382:66] wire [31:0] _T_2463 = _T_2426 ? ic_miss_buff_data_5 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2478 = _T_2477 | _T_2463; // @[Mux.scala 27:72] - wire _T_2429 = _T_2410 == 4'h6; // @[ifu_mem_ctl.scala 396:66] + wire _T_2429 = _T_2410 == 4'h6; // @[ifu_mem_ctl.scala 382:66] wire [31:0] _T_2464 = _T_2429 ? ic_miss_buff_data_6 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2479 = _T_2478 | _T_2464; // @[Mux.scala 27:72] - wire _T_2432 = _T_2410 == 4'h7; // @[ifu_mem_ctl.scala 396:66] + wire _T_2432 = _T_2410 == 4'h7; // @[ifu_mem_ctl.scala 382:66] wire [31:0] _T_2465 = _T_2432 ? ic_miss_buff_data_7 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2480 = _T_2479 | _T_2465; // @[Mux.scala 27:72] - wire _T_2435 = _T_2410 == 4'h8; // @[ifu_mem_ctl.scala 396:66] + wire _T_2435 = _T_2410 == 4'h8; // @[ifu_mem_ctl.scala 382:66] wire [31:0] _T_2466 = _T_2435 ? ic_miss_buff_data_8 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2481 = _T_2480 | _T_2466; // @[Mux.scala 27:72] - wire _T_2438 = _T_2410 == 4'h9; // @[ifu_mem_ctl.scala 396:66] + wire _T_2438 = _T_2410 == 4'h9; // @[ifu_mem_ctl.scala 382:66] wire [31:0] _T_2467 = _T_2438 ? ic_miss_buff_data_9 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2482 = _T_2481 | _T_2467; // @[Mux.scala 27:72] - wire _T_2441 = _T_2410 == 4'ha; // @[ifu_mem_ctl.scala 396:66] + wire _T_2441 = _T_2410 == 4'ha; // @[ifu_mem_ctl.scala 382:66] wire [31:0] _T_2468 = _T_2441 ? ic_miss_buff_data_10 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2483 = _T_2482 | _T_2468; // @[Mux.scala 27:72] - wire _T_2444 = _T_2410 == 4'hb; // @[ifu_mem_ctl.scala 396:66] + wire _T_2444 = _T_2410 == 4'hb; // @[ifu_mem_ctl.scala 382:66] wire [31:0] _T_2469 = _T_2444 ? ic_miss_buff_data_11 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2484 = _T_2483 | _T_2469; // @[Mux.scala 27:72] - wire _T_2447 = _T_2410 == 4'hc; // @[ifu_mem_ctl.scala 396:66] + wire _T_2447 = _T_2410 == 4'hc; // @[ifu_mem_ctl.scala 382:66] wire [31:0] _T_2470 = _T_2447 ? ic_miss_buff_data_12 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2485 = _T_2484 | _T_2470; // @[Mux.scala 27:72] - wire _T_2450 = _T_2410 == 4'hd; // @[ifu_mem_ctl.scala 396:66] + wire _T_2450 = _T_2410 == 4'hd; // @[ifu_mem_ctl.scala 382:66] wire [31:0] _T_2471 = _T_2450 ? ic_miss_buff_data_13 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2486 = _T_2485 | _T_2471; // @[Mux.scala 27:72] - wire _T_2453 = _T_2410 == 4'he; // @[ifu_mem_ctl.scala 396:66] + wire _T_2453 = _T_2410 == 4'he; // @[ifu_mem_ctl.scala 382:66] wire [31:0] _T_2472 = _T_2453 ? ic_miss_buff_data_14 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2487 = _T_2486 | _T_2472; // @[Mux.scala 27:72] - wire _T_2456 = _T_2410 == 4'hf; // @[ifu_mem_ctl.scala 396:66] + wire _T_2456 = _T_2410 == 4'hf; // @[ifu_mem_ctl.scala 382:66] wire [31:0] _T_2473 = _T_2456 ? ic_miss_buff_data_15 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2488 = _T_2487 | _T_2473; // @[Mux.scala 27:72] wire [63:0] ic_miss_buff_half = {_T_2408,_T_2488}; // @[Cat.scala 29:58] @@ -2162,1126 +2162,1126 @@ module ifu_mem_ctl( wire [70:0] _T_1235 = {_T_993,_T_1024,_T_1055,_T_1086,_T_1121,_T_1156,_T_1191,_T_2408,_T_2488}; // @[Cat.scala 29:58] wire [141:0] _T_1237 = {_T_571,_T_602,_T_633,_T_664,_T_699,_T_734,_T_769,ifu_bus_rdata_ff,_T_1235}; // @[Cat.scala 29:58] wire [141:0] _T_1240 = {_T_993,_T_1024,_T_1055,_T_1086,_T_1121,_T_1156,_T_1191,_T_2408,_T_2488,_T_1236}; // @[Cat.scala 29:58] - wire [141:0] ic_wr_16bytes_data = ifu_bus_rid_ff[0] ? _T_1237 : _T_1240; // @[ifu_mem_ctl.scala 281:28] - wire _T_1199 = |io_ic_eccerr; // @[ifu_mem_ctl.scala 271:73] - wire _T_1200 = _T_1199 & ic_act_hit_f; // @[ifu_mem_ctl.scala 271:100] - wire [4:0] bypass_index = imb_ff[4:0]; // @[ifu_mem_ctl.scala 342:28] - wire _T_1404 = bypass_index[4:2] == 3'h0; // @[ifu_mem_ctl.scala 344:114] - wire bus_ifu_wr_en = _T_13 & miss_pending; // @[ifu_mem_ctl.scala 544:35] - wire _T_1289 = io_ifu_axi_r_bits_id == 3'h0; // @[ifu_mem_ctl.scala 326:91] - wire write_fill_data_0 = bus_ifu_wr_en & _T_1289; // @[ifu_mem_ctl.scala 326:73] - wire _T_1330 = ~ic_act_miss_f; // @[ifu_mem_ctl.scala 333:118] - wire _T_1331 = ic_miss_buff_data_valid[0] & _T_1330; // @[ifu_mem_ctl.scala 333:116] - wire ic_miss_buff_data_valid_in_0 = write_fill_data_0 | _T_1331; // @[ifu_mem_ctl.scala 333:88] + wire [141:0] ic_wr_16bytes_data = ifu_bus_rid_ff[0] ? _T_1237 : _T_1240; // @[ifu_mem_ctl.scala 267:28] + wire _T_1199 = |io_ic_eccerr; // @[ifu_mem_ctl.scala 256:73] + wire _T_1200 = _T_1199 & ic_act_hit_f; // @[ifu_mem_ctl.scala 256:100] + wire [4:0] bypass_index = imb_ff[4:0]; // @[ifu_mem_ctl.scala 328:28] + wire _T_1404 = bypass_index[4:2] == 3'h0; // @[ifu_mem_ctl.scala 330:114] + wire bus_ifu_wr_en = _T_13 & miss_pending; // @[ifu_mem_ctl.scala 552:35] + wire _T_1289 = io_ifu_axi_r_bits_id == 3'h0; // @[ifu_mem_ctl.scala 312:91] + wire write_fill_data_0 = bus_ifu_wr_en & _T_1289; // @[ifu_mem_ctl.scala 312:73] + wire _T_1330 = ~ic_act_miss_f; // @[ifu_mem_ctl.scala 319:118] + wire _T_1331 = ic_miss_buff_data_valid[0] & _T_1330; // @[ifu_mem_ctl.scala 319:116] + wire ic_miss_buff_data_valid_in_0 = write_fill_data_0 | _T_1331; // @[ifu_mem_ctl.scala 319:88] wire _T_1427 = _T_1404 & ic_miss_buff_data_valid_in_0; // @[Mux.scala 27:72] - wire _T_1407 = bypass_index[4:2] == 3'h1; // @[ifu_mem_ctl.scala 344:114] - wire _T_1290 = io_ifu_axi_r_bits_id == 3'h1; // @[ifu_mem_ctl.scala 326:91] - wire write_fill_data_1 = bus_ifu_wr_en & _T_1290; // @[ifu_mem_ctl.scala 326:73] - wire _T_1334 = ic_miss_buff_data_valid[1] & _T_1330; // @[ifu_mem_ctl.scala 333:116] - wire ic_miss_buff_data_valid_in_1 = write_fill_data_1 | _T_1334; // @[ifu_mem_ctl.scala 333:88] + wire _T_1407 = bypass_index[4:2] == 3'h1; // @[ifu_mem_ctl.scala 330:114] + wire _T_1290 = io_ifu_axi_r_bits_id == 3'h1; // @[ifu_mem_ctl.scala 312:91] + wire write_fill_data_1 = bus_ifu_wr_en & _T_1290; // @[ifu_mem_ctl.scala 312:73] + wire _T_1334 = ic_miss_buff_data_valid[1] & _T_1330; // @[ifu_mem_ctl.scala 319:116] + wire ic_miss_buff_data_valid_in_1 = write_fill_data_1 | _T_1334; // @[ifu_mem_ctl.scala 319:88] wire _T_1428 = _T_1407 & ic_miss_buff_data_valid_in_1; // @[Mux.scala 27:72] wire _T_1435 = _T_1427 | _T_1428; // @[Mux.scala 27:72] - wire _T_1410 = bypass_index[4:2] == 3'h2; // @[ifu_mem_ctl.scala 344:114] - wire _T_1291 = io_ifu_axi_r_bits_id == 3'h2; // @[ifu_mem_ctl.scala 326:91] - wire write_fill_data_2 = bus_ifu_wr_en & _T_1291; // @[ifu_mem_ctl.scala 326:73] - wire _T_1337 = ic_miss_buff_data_valid[2] & _T_1330; // @[ifu_mem_ctl.scala 333:116] - wire ic_miss_buff_data_valid_in_2 = write_fill_data_2 | _T_1337; // @[ifu_mem_ctl.scala 333:88] + wire _T_1410 = bypass_index[4:2] == 3'h2; // @[ifu_mem_ctl.scala 330:114] + wire _T_1291 = io_ifu_axi_r_bits_id == 3'h2; // @[ifu_mem_ctl.scala 312:91] + wire write_fill_data_2 = bus_ifu_wr_en & _T_1291; // @[ifu_mem_ctl.scala 312:73] + wire _T_1337 = ic_miss_buff_data_valid[2] & _T_1330; // @[ifu_mem_ctl.scala 319:116] + wire ic_miss_buff_data_valid_in_2 = write_fill_data_2 | _T_1337; // @[ifu_mem_ctl.scala 319:88] wire _T_1429 = _T_1410 & ic_miss_buff_data_valid_in_2; // @[Mux.scala 27:72] wire _T_1436 = _T_1435 | _T_1429; // @[Mux.scala 27:72] - wire _T_1413 = bypass_index[4:2] == 3'h3; // @[ifu_mem_ctl.scala 344:114] - wire _T_1292 = io_ifu_axi_r_bits_id == 3'h3; // @[ifu_mem_ctl.scala 326:91] - wire write_fill_data_3 = bus_ifu_wr_en & _T_1292; // @[ifu_mem_ctl.scala 326:73] - wire _T_1340 = ic_miss_buff_data_valid[3] & _T_1330; // @[ifu_mem_ctl.scala 333:116] - wire ic_miss_buff_data_valid_in_3 = write_fill_data_3 | _T_1340; // @[ifu_mem_ctl.scala 333:88] + wire _T_1413 = bypass_index[4:2] == 3'h3; // @[ifu_mem_ctl.scala 330:114] + wire _T_1292 = io_ifu_axi_r_bits_id == 3'h3; // @[ifu_mem_ctl.scala 312:91] + wire write_fill_data_3 = bus_ifu_wr_en & _T_1292; // @[ifu_mem_ctl.scala 312:73] + wire _T_1340 = ic_miss_buff_data_valid[3] & _T_1330; // @[ifu_mem_ctl.scala 319:116] + wire ic_miss_buff_data_valid_in_3 = write_fill_data_3 | _T_1340; // @[ifu_mem_ctl.scala 319:88] wire _T_1430 = _T_1413 & ic_miss_buff_data_valid_in_3; // @[Mux.scala 27:72] wire _T_1437 = _T_1436 | _T_1430; // @[Mux.scala 27:72] - wire _T_1416 = bypass_index[4:2] == 3'h4; // @[ifu_mem_ctl.scala 344:114] - wire _T_1293 = io_ifu_axi_r_bits_id == 3'h4; // @[ifu_mem_ctl.scala 326:91] - wire write_fill_data_4 = bus_ifu_wr_en & _T_1293; // @[ifu_mem_ctl.scala 326:73] - wire _T_1343 = ic_miss_buff_data_valid[4] & _T_1330; // @[ifu_mem_ctl.scala 333:116] - wire ic_miss_buff_data_valid_in_4 = write_fill_data_4 | _T_1343; // @[ifu_mem_ctl.scala 333:88] + wire _T_1416 = bypass_index[4:2] == 3'h4; // @[ifu_mem_ctl.scala 330:114] + wire _T_1293 = io_ifu_axi_r_bits_id == 3'h4; // @[ifu_mem_ctl.scala 312:91] + wire write_fill_data_4 = bus_ifu_wr_en & _T_1293; // @[ifu_mem_ctl.scala 312:73] + wire _T_1343 = ic_miss_buff_data_valid[4] & _T_1330; // @[ifu_mem_ctl.scala 319:116] + wire ic_miss_buff_data_valid_in_4 = write_fill_data_4 | _T_1343; // @[ifu_mem_ctl.scala 319:88] wire _T_1431 = _T_1416 & ic_miss_buff_data_valid_in_4; // @[Mux.scala 27:72] wire _T_1438 = _T_1437 | _T_1431; // @[Mux.scala 27:72] - wire _T_1419 = bypass_index[4:2] == 3'h5; // @[ifu_mem_ctl.scala 344:114] - wire _T_1294 = io_ifu_axi_r_bits_id == 3'h5; // @[ifu_mem_ctl.scala 326:91] - wire write_fill_data_5 = bus_ifu_wr_en & _T_1294; // @[ifu_mem_ctl.scala 326:73] - wire _T_1346 = ic_miss_buff_data_valid[5] & _T_1330; // @[ifu_mem_ctl.scala 333:116] - wire ic_miss_buff_data_valid_in_5 = write_fill_data_5 | _T_1346; // @[ifu_mem_ctl.scala 333:88] + wire _T_1419 = bypass_index[4:2] == 3'h5; // @[ifu_mem_ctl.scala 330:114] + wire _T_1294 = io_ifu_axi_r_bits_id == 3'h5; // @[ifu_mem_ctl.scala 312:91] + wire write_fill_data_5 = bus_ifu_wr_en & _T_1294; // @[ifu_mem_ctl.scala 312:73] + wire _T_1346 = ic_miss_buff_data_valid[5] & _T_1330; // @[ifu_mem_ctl.scala 319:116] + wire ic_miss_buff_data_valid_in_5 = write_fill_data_5 | _T_1346; // @[ifu_mem_ctl.scala 319:88] wire _T_1432 = _T_1419 & ic_miss_buff_data_valid_in_5; // @[Mux.scala 27:72] wire _T_1439 = _T_1438 | _T_1432; // @[Mux.scala 27:72] - wire _T_1422 = bypass_index[4:2] == 3'h6; // @[ifu_mem_ctl.scala 344:114] - wire _T_1295 = io_ifu_axi_r_bits_id == 3'h6; // @[ifu_mem_ctl.scala 326:91] - wire write_fill_data_6 = bus_ifu_wr_en & _T_1295; // @[ifu_mem_ctl.scala 326:73] - wire _T_1349 = ic_miss_buff_data_valid[6] & _T_1330; // @[ifu_mem_ctl.scala 333:116] - wire ic_miss_buff_data_valid_in_6 = write_fill_data_6 | _T_1349; // @[ifu_mem_ctl.scala 333:88] + wire _T_1422 = bypass_index[4:2] == 3'h6; // @[ifu_mem_ctl.scala 330:114] + wire _T_1295 = io_ifu_axi_r_bits_id == 3'h6; // @[ifu_mem_ctl.scala 312:91] + wire write_fill_data_6 = bus_ifu_wr_en & _T_1295; // @[ifu_mem_ctl.scala 312:73] + wire _T_1349 = ic_miss_buff_data_valid[6] & _T_1330; // @[ifu_mem_ctl.scala 319:116] + wire ic_miss_buff_data_valid_in_6 = write_fill_data_6 | _T_1349; // @[ifu_mem_ctl.scala 319:88] wire _T_1433 = _T_1422 & ic_miss_buff_data_valid_in_6; // @[Mux.scala 27:72] wire _T_1440 = _T_1439 | _T_1433; // @[Mux.scala 27:72] - wire _T_1425 = bypass_index[4:2] == 3'h7; // @[ifu_mem_ctl.scala 344:114] - wire _T_1296 = io_ifu_axi_r_bits_id == 3'h7; // @[ifu_mem_ctl.scala 326:91] - wire write_fill_data_7 = bus_ifu_wr_en & _T_1296; // @[ifu_mem_ctl.scala 326:73] - wire _T_1352 = ic_miss_buff_data_valid[7] & _T_1330; // @[ifu_mem_ctl.scala 333:116] - wire ic_miss_buff_data_valid_in_7 = write_fill_data_7 | _T_1352; // @[ifu_mem_ctl.scala 333:88] + wire _T_1425 = bypass_index[4:2] == 3'h7; // @[ifu_mem_ctl.scala 330:114] + wire _T_1296 = io_ifu_axi_r_bits_id == 3'h7; // @[ifu_mem_ctl.scala 312:91] + wire write_fill_data_7 = bus_ifu_wr_en & _T_1296; // @[ifu_mem_ctl.scala 312:73] + wire _T_1352 = ic_miss_buff_data_valid[7] & _T_1330; // @[ifu_mem_ctl.scala 319:116] + wire ic_miss_buff_data_valid_in_7 = write_fill_data_7 | _T_1352; // @[ifu_mem_ctl.scala 319:88] wire _T_1434 = _T_1425 & ic_miss_buff_data_valid_in_7; // @[Mux.scala 27:72] wire bypass_valid_value_check = _T_1440 | _T_1434; // @[Mux.scala 27:72] - wire _T_1443 = ~bypass_index[1]; // @[ifu_mem_ctl.scala 345:58] - wire _T_1444 = bypass_valid_value_check & _T_1443; // @[ifu_mem_ctl.scala 345:56] - wire _T_1446 = ~bypass_index[0]; // @[ifu_mem_ctl.scala 345:77] - wire _T_1447 = _T_1444 & _T_1446; // @[ifu_mem_ctl.scala 345:75] - wire _T_1452 = _T_1444 & bypass_index[0]; // @[ifu_mem_ctl.scala 346:75] - wire _T_1453 = _T_1447 | _T_1452; // @[ifu_mem_ctl.scala 345:95] - wire _T_1455 = bypass_valid_value_check & bypass_index[1]; // @[ifu_mem_ctl.scala 347:56] - wire _T_1458 = _T_1455 & _T_1446; // @[ifu_mem_ctl.scala 347:74] - wire _T_1459 = _T_1453 | _T_1458; // @[ifu_mem_ctl.scala 346:94] - wire _T_1463 = _T_1455 & bypass_index[0]; // @[ifu_mem_ctl.scala 348:51] - wire [2:0] bypass_index_5_3_inc = bypass_index[4:2] + 3'h1; // @[ifu_mem_ctl.scala 343:70] - wire _T_1464 = bypass_index_5_3_inc == 3'h0; // @[ifu_mem_ctl.scala 348:132] + wire _T_1443 = ~bypass_index[1]; // @[ifu_mem_ctl.scala 331:58] + wire _T_1444 = bypass_valid_value_check & _T_1443; // @[ifu_mem_ctl.scala 331:56] + wire _T_1446 = ~bypass_index[0]; // @[ifu_mem_ctl.scala 331:77] + wire _T_1447 = _T_1444 & _T_1446; // @[ifu_mem_ctl.scala 331:75] + wire _T_1452 = _T_1444 & bypass_index[0]; // @[ifu_mem_ctl.scala 332:75] + wire _T_1453 = _T_1447 | _T_1452; // @[ifu_mem_ctl.scala 331:95] + wire _T_1455 = bypass_valid_value_check & bypass_index[1]; // @[ifu_mem_ctl.scala 333:56] + wire _T_1458 = _T_1455 & _T_1446; // @[ifu_mem_ctl.scala 333:74] + wire _T_1459 = _T_1453 | _T_1458; // @[ifu_mem_ctl.scala 332:94] + wire _T_1463 = _T_1455 & bypass_index[0]; // @[ifu_mem_ctl.scala 334:51] + wire [2:0] bypass_index_5_3_inc = bypass_index[4:2] + 3'h1; // @[ifu_mem_ctl.scala 329:70] + wire _T_1464 = bypass_index_5_3_inc == 3'h0; // @[ifu_mem_ctl.scala 334:132] wire _T_1480 = _T_1464 & ic_miss_buff_data_valid_in_0; // @[Mux.scala 27:72] - wire _T_1466 = bypass_index_5_3_inc == 3'h1; // @[ifu_mem_ctl.scala 348:132] + wire _T_1466 = bypass_index_5_3_inc == 3'h1; // @[ifu_mem_ctl.scala 334:132] wire _T_1481 = _T_1466 & ic_miss_buff_data_valid_in_1; // @[Mux.scala 27:72] wire _T_1488 = _T_1480 | _T_1481; // @[Mux.scala 27:72] - wire _T_1468 = bypass_index_5_3_inc == 3'h2; // @[ifu_mem_ctl.scala 348:132] + wire _T_1468 = bypass_index_5_3_inc == 3'h2; // @[ifu_mem_ctl.scala 334:132] wire _T_1482 = _T_1468 & ic_miss_buff_data_valid_in_2; // @[Mux.scala 27:72] wire _T_1489 = _T_1488 | _T_1482; // @[Mux.scala 27:72] - wire _T_1470 = bypass_index_5_3_inc == 3'h3; // @[ifu_mem_ctl.scala 348:132] + wire _T_1470 = bypass_index_5_3_inc == 3'h3; // @[ifu_mem_ctl.scala 334:132] wire _T_1483 = _T_1470 & ic_miss_buff_data_valid_in_3; // @[Mux.scala 27:72] wire _T_1490 = _T_1489 | _T_1483; // @[Mux.scala 27:72] - wire _T_1472 = bypass_index_5_3_inc == 3'h4; // @[ifu_mem_ctl.scala 348:132] + wire _T_1472 = bypass_index_5_3_inc == 3'h4; // @[ifu_mem_ctl.scala 334:132] wire _T_1484 = _T_1472 & ic_miss_buff_data_valid_in_4; // @[Mux.scala 27:72] wire _T_1491 = _T_1490 | _T_1484; // @[Mux.scala 27:72] - wire _T_1474 = bypass_index_5_3_inc == 3'h5; // @[ifu_mem_ctl.scala 348:132] + wire _T_1474 = bypass_index_5_3_inc == 3'h5; // @[ifu_mem_ctl.scala 334:132] wire _T_1485 = _T_1474 & ic_miss_buff_data_valid_in_5; // @[Mux.scala 27:72] wire _T_1492 = _T_1491 | _T_1485; // @[Mux.scala 27:72] - wire _T_1476 = bypass_index_5_3_inc == 3'h6; // @[ifu_mem_ctl.scala 348:132] + wire _T_1476 = bypass_index_5_3_inc == 3'h6; // @[ifu_mem_ctl.scala 334:132] wire _T_1486 = _T_1476 & ic_miss_buff_data_valid_in_6; // @[Mux.scala 27:72] wire _T_1493 = _T_1492 | _T_1486; // @[Mux.scala 27:72] - wire _T_1478 = bypass_index_5_3_inc == 3'h7; // @[ifu_mem_ctl.scala 348:132] + wire _T_1478 = bypass_index_5_3_inc == 3'h7; // @[ifu_mem_ctl.scala 334:132] wire _T_1487 = _T_1478 & ic_miss_buff_data_valid_in_7; // @[Mux.scala 27:72] wire _T_1494 = _T_1493 | _T_1487; // @[Mux.scala 27:72] - wire _T_1496 = _T_1463 & _T_1494; // @[ifu_mem_ctl.scala 348:69] - wire _T_1497 = _T_1459 | _T_1496; // @[ifu_mem_ctl.scala 347:94] - wire [4:0] _GEN_436 = {{2'd0}, bypass_index[4:2]}; // @[ifu_mem_ctl.scala 349:95] - wire _T_1500 = _GEN_436 == 5'h1f; // @[ifu_mem_ctl.scala 349:95] - wire _T_1501 = bypass_valid_value_check & _T_1500; // @[ifu_mem_ctl.scala 349:56] - wire bypass_data_ready_in = _T_1497 | _T_1501; // @[ifu_mem_ctl.scala 348:181] - wire _T_1502 = bypass_data_ready_in & crit_wd_byp_ok_ff; // @[ifu_mem_ctl.scala 353:53] - wire _T_1503 = _T_1502 & uncacheable_miss_ff; // @[ifu_mem_ctl.scala 353:73] - wire _T_1505 = _T_1503 & _T_319; // @[ifu_mem_ctl.scala 353:96] - wire _T_1507 = _T_1505 & _T_58; // @[ifu_mem_ctl.scala 353:118] - wire _T_1509 = crit_wd_byp_ok_ff & _T_17; // @[ifu_mem_ctl.scala 354:73] - wire _T_1511 = _T_1509 & _T_319; // @[ifu_mem_ctl.scala 354:96] - wire _T_1513 = _T_1511 & _T_58; // @[ifu_mem_ctl.scala 354:118] - wire _T_1514 = _T_1507 | _T_1513; // @[ifu_mem_ctl.scala 353:143] - reg ic_crit_wd_rdy_new_ff; // @[ifu_mem_ctl.scala 356:58] - wire _T_1515 = ic_crit_wd_rdy_new_ff & crit_wd_byp_ok_ff; // @[ifu_mem_ctl.scala 355:54] - wire _T_1516 = ~fetch_req_icache_f; // @[ifu_mem_ctl.scala 355:76] - wire _T_1517 = _T_1515 & _T_1516; // @[ifu_mem_ctl.scala 355:74] - wire _T_1519 = _T_1517 & _T_319; // @[ifu_mem_ctl.scala 355:96] - wire ic_crit_wd_rdy_new_in = _T_1514 | _T_1519; // @[ifu_mem_ctl.scala 354:143] - wire ic_crit_wd_rdy = ic_crit_wd_rdy_new_in | ic_crit_wd_rdy_new_ff; // @[ifu_mem_ctl.scala 554:43] - wire _T_1252 = ic_crit_wd_rdy | _T_2268; // @[ifu_mem_ctl.scala 294:38] - wire _T_1254 = _T_1252 | _T_2284; // @[ifu_mem_ctl.scala 294:64] - wire _T_1255 = ~_T_1254; // @[ifu_mem_ctl.scala 294:21] - wire _T_1256 = ~fetch_req_iccm_f; // @[ifu_mem_ctl.scala 294:98] - wire sel_ic_data = _T_1255 & _T_1256; // @[ifu_mem_ctl.scala 294:96] - wire _T_2491 = io_ic_tag_perr & sel_ic_data; // @[ifu_mem_ctl.scala 398:44] - wire _T_1612 = ~ifu_fetch_addr_int_f[1]; // @[ifu_mem_ctl.scala 365:30] - wire _T_1614 = ~ifu_fetch_addr_int_f[0]; // @[ifu_mem_ctl.scala 365:57] - wire _T_1615 = _T_1612 & _T_1614; // @[ifu_mem_ctl.scala 365:55] - reg [7:0] ic_miss_buff_data_error; // @[ifu_mem_ctl.scala 339:60] - wire [7:0] _T_1617 = ic_miss_buff_data_error >> byp_fetch_index[4:2]; // @[ifu_mem_ctl.scala 365:107] - wire _T_1619 = _T_1615 & _T_1617[0]; // @[ifu_mem_ctl.scala 365:82] - wire _T_1623 = _T_1612 & ifu_fetch_addr_int_f[0]; // @[ifu_mem_ctl.scala 366:33] - wire _T_1627 = _T_1623 & _T_1617[0]; // @[ifu_mem_ctl.scala 366:60] - wire _T_1628 = _T_1619 | _T_1627; // @[ifu_mem_ctl.scala 365:151] - wire _T_1637 = _T_1628 | _T_1627; // @[ifu_mem_ctl.scala 366:129] - wire _T_1641 = ifu_fetch_addr_int_f[1] & _T_1614; // @[ifu_mem_ctl.scala 368:33] - wire _T_1645 = _T_1641 & _T_1617[0]; // @[ifu_mem_ctl.scala 368:60] - wire _T_1646 = _T_1637 | _T_1645; // @[ifu_mem_ctl.scala 367:129] - wire _T_1649 = ifu_fetch_addr_int_f[1] & ifu_fetch_addr_int_f[0]; // @[ifu_mem_ctl.scala 369:32] - wire [7:0] _T_1654 = ic_miss_buff_data_error >> byp_fetch_index_inc; // @[ifu_mem_ctl.scala 370:32] - wire _T_1656 = _T_1617[0] | _T_1654[0]; // @[ifu_mem_ctl.scala 369:127] - wire _T_1657 = _T_1649 & _T_1656; // @[ifu_mem_ctl.scala 369:58] - wire ifu_byp_data_err_new = _T_1646 | _T_1657; // @[ifu_mem_ctl.scala 368:129] - wire ifc_bus_acc_fault_f = ic_byp_hit_f & ifu_byp_data_err_new; // @[ifu_mem_ctl.scala 311:42] - wire _T_2492 = ifc_region_acc_fault_final_f | ifc_bus_acc_fault_f; // @[ifu_mem_ctl.scala 398:91] - wire _T_2493 = ~_T_2492; // @[ifu_mem_ctl.scala 398:60] - wire ic_rd_parity_final_err = _T_2491 & _T_2493; // @[ifu_mem_ctl.scala 398:58] - reg ic_debug_ict_array_sel_ff; // @[ifu_mem_ctl.scala 762:63] + wire _T_1496 = _T_1463 & _T_1494; // @[ifu_mem_ctl.scala 334:69] + wire _T_1497 = _T_1459 | _T_1496; // @[ifu_mem_ctl.scala 333:94] + wire [4:0] _GEN_436 = {{2'd0}, bypass_index[4:2]}; // @[ifu_mem_ctl.scala 335:95] + wire _T_1500 = _GEN_436 == 5'h1f; // @[ifu_mem_ctl.scala 335:95] + wire _T_1501 = bypass_valid_value_check & _T_1500; // @[ifu_mem_ctl.scala 335:56] + wire bypass_data_ready_in = _T_1497 | _T_1501; // @[ifu_mem_ctl.scala 334:181] + wire _T_1502 = bypass_data_ready_in & crit_wd_byp_ok_ff; // @[ifu_mem_ctl.scala 339:53] + wire _T_1503 = _T_1502 & uncacheable_miss_ff; // @[ifu_mem_ctl.scala 339:73] + wire _T_1505 = _T_1503 & _T_319; // @[ifu_mem_ctl.scala 339:96] + wire _T_1507 = _T_1505 & _T_58; // @[ifu_mem_ctl.scala 339:118] + wire _T_1509 = crit_wd_byp_ok_ff & _T_17; // @[ifu_mem_ctl.scala 340:73] + wire _T_1511 = _T_1509 & _T_319; // @[ifu_mem_ctl.scala 340:96] + wire _T_1513 = _T_1511 & _T_58; // @[ifu_mem_ctl.scala 340:118] + wire _T_1514 = _T_1507 | _T_1513; // @[ifu_mem_ctl.scala 339:143] + reg ic_crit_wd_rdy_new_ff; // @[ifu_mem_ctl.scala 342:58] + wire _T_1515 = ic_crit_wd_rdy_new_ff & crit_wd_byp_ok_ff; // @[ifu_mem_ctl.scala 341:54] + wire _T_1516 = ~fetch_req_icache_f; // @[ifu_mem_ctl.scala 341:76] + wire _T_1517 = _T_1515 & _T_1516; // @[ifu_mem_ctl.scala 341:74] + wire _T_1519 = _T_1517 & _T_319; // @[ifu_mem_ctl.scala 341:96] + wire ic_crit_wd_rdy_new_in = _T_1514 | _T_1519; // @[ifu_mem_ctl.scala 340:143] + wire ic_crit_wd_rdy = ic_crit_wd_rdy_new_in | ic_crit_wd_rdy_new_ff; // @[ifu_mem_ctl.scala 562:43] + wire _T_1252 = ic_crit_wd_rdy | _T_2268; // @[ifu_mem_ctl.scala 280:38] + wire _T_1254 = _T_1252 | _T_2284; // @[ifu_mem_ctl.scala 280:64] + wire _T_1255 = ~_T_1254; // @[ifu_mem_ctl.scala 280:21] + wire _T_1256 = ~fetch_req_iccm_f; // @[ifu_mem_ctl.scala 280:98] + wire sel_ic_data = _T_1255 & _T_1256; // @[ifu_mem_ctl.scala 280:96] + wire _T_2491 = io_ic_tag_perr & sel_ic_data; // @[ifu_mem_ctl.scala 385:44] + wire _T_1612 = ~ifu_fetch_addr_int_f[1]; // @[ifu_mem_ctl.scala 351:30] + wire _T_1614 = ~ifu_fetch_addr_int_f[0]; // @[ifu_mem_ctl.scala 351:57] + wire _T_1615 = _T_1612 & _T_1614; // @[ifu_mem_ctl.scala 351:55] + reg [7:0] ic_miss_buff_data_error; // @[ifu_mem_ctl.scala 325:60] + wire [7:0] _T_1617 = ic_miss_buff_data_error >> byp_fetch_index[4:2]; // @[ifu_mem_ctl.scala 351:107] + wire _T_1619 = _T_1615 & _T_1617[0]; // @[ifu_mem_ctl.scala 351:82] + wire _T_1623 = _T_1612 & ifu_fetch_addr_int_f[0]; // @[ifu_mem_ctl.scala 352:33] + wire _T_1627 = _T_1623 & _T_1617[0]; // @[ifu_mem_ctl.scala 352:60] + wire _T_1628 = _T_1619 | _T_1627; // @[ifu_mem_ctl.scala 351:151] + wire _T_1637 = _T_1628 | _T_1627; // @[ifu_mem_ctl.scala 352:129] + wire _T_1641 = ifu_fetch_addr_int_f[1] & _T_1614; // @[ifu_mem_ctl.scala 354:33] + wire _T_1645 = _T_1641 & _T_1617[0]; // @[ifu_mem_ctl.scala 354:60] + wire _T_1646 = _T_1637 | _T_1645; // @[ifu_mem_ctl.scala 353:129] + wire _T_1649 = ifu_fetch_addr_int_f[1] & ifu_fetch_addr_int_f[0]; // @[ifu_mem_ctl.scala 355:32] + wire [7:0] _T_1654 = ic_miss_buff_data_error >> byp_fetch_index_inc; // @[ifu_mem_ctl.scala 356:32] + wire _T_1656 = _T_1617[0] | _T_1654[0]; // @[ifu_mem_ctl.scala 355:127] + wire _T_1657 = _T_1649 & _T_1656; // @[ifu_mem_ctl.scala 355:58] + wire ifu_byp_data_err_new = _T_1646 | _T_1657; // @[ifu_mem_ctl.scala 354:129] + wire ifc_bus_acc_fault_f = ic_byp_hit_f & ifu_byp_data_err_new; // @[ifu_mem_ctl.scala 297:42] + wire _T_2492 = ifc_region_acc_fault_final_f | ifc_bus_acc_fault_f; // @[ifu_mem_ctl.scala 385:91] + wire _T_2493 = ~_T_2492; // @[ifu_mem_ctl.scala 385:60] + wire ic_rd_parity_final_err = _T_2491 & _T_2493; // @[ifu_mem_ctl.scala 385:58] + reg ic_debug_ict_array_sel_ff; // @[ifu_mem_ctl.scala 769:63] reg ic_tag_valid_out_1_0; // @[Reg.scala 27:20] - wire _T_9374 = _T_4671 & ic_tag_valid_out_1_0; // @[ifu_mem_ctl.scala 689:10] + wire _T_9374 = _T_4671 & ic_tag_valid_out_1_0; // @[ifu_mem_ctl.scala 697:10] reg ic_tag_valid_out_1_1; // @[Reg.scala 27:20] - wire _T_9376 = _T_4672 & ic_tag_valid_out_1_1; // @[ifu_mem_ctl.scala 689:10] - wire _T_9629 = _T_9374 | _T_9376; // @[ifu_mem_ctl.scala 689:91] + wire _T_9376 = _T_4672 & ic_tag_valid_out_1_1; // @[ifu_mem_ctl.scala 697:10] + wire _T_9629 = _T_9374 | _T_9376; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_2; // @[Reg.scala 27:20] - wire _T_9378 = _T_4673 & ic_tag_valid_out_1_2; // @[ifu_mem_ctl.scala 689:10] - wire _T_9630 = _T_9629 | _T_9378; // @[ifu_mem_ctl.scala 689:91] + wire _T_9378 = _T_4673 & ic_tag_valid_out_1_2; // @[ifu_mem_ctl.scala 697:10] + wire _T_9630 = _T_9629 | _T_9378; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_3; // @[Reg.scala 27:20] - wire _T_9380 = _T_4674 & ic_tag_valid_out_1_3; // @[ifu_mem_ctl.scala 689:10] - wire _T_9631 = _T_9630 | _T_9380; // @[ifu_mem_ctl.scala 689:91] + wire _T_9380 = _T_4674 & ic_tag_valid_out_1_3; // @[ifu_mem_ctl.scala 697:10] + wire _T_9631 = _T_9630 | _T_9380; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_4; // @[Reg.scala 27:20] - wire _T_9382 = _T_4675 & ic_tag_valid_out_1_4; // @[ifu_mem_ctl.scala 689:10] - wire _T_9632 = _T_9631 | _T_9382; // @[ifu_mem_ctl.scala 689:91] + wire _T_9382 = _T_4675 & ic_tag_valid_out_1_4; // @[ifu_mem_ctl.scala 697:10] + wire _T_9632 = _T_9631 | _T_9382; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_5; // @[Reg.scala 27:20] - wire _T_9384 = _T_4676 & ic_tag_valid_out_1_5; // @[ifu_mem_ctl.scala 689:10] - wire _T_9633 = _T_9632 | _T_9384; // @[ifu_mem_ctl.scala 689:91] + wire _T_9384 = _T_4676 & ic_tag_valid_out_1_5; // @[ifu_mem_ctl.scala 697:10] + wire _T_9633 = _T_9632 | _T_9384; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_6; // @[Reg.scala 27:20] - wire _T_9386 = _T_4677 & ic_tag_valid_out_1_6; // @[ifu_mem_ctl.scala 689:10] - wire _T_9634 = _T_9633 | _T_9386; // @[ifu_mem_ctl.scala 689:91] + wire _T_9386 = _T_4677 & ic_tag_valid_out_1_6; // @[ifu_mem_ctl.scala 697:10] + wire _T_9634 = _T_9633 | _T_9386; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_7; // @[Reg.scala 27:20] - wire _T_9388 = _T_4678 & ic_tag_valid_out_1_7; // @[ifu_mem_ctl.scala 689:10] - wire _T_9635 = _T_9634 | _T_9388; // @[ifu_mem_ctl.scala 689:91] + wire _T_9388 = _T_4678 & ic_tag_valid_out_1_7; // @[ifu_mem_ctl.scala 697:10] + wire _T_9635 = _T_9634 | _T_9388; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_8; // @[Reg.scala 27:20] - wire _T_9390 = _T_4679 & ic_tag_valid_out_1_8; // @[ifu_mem_ctl.scala 689:10] - wire _T_9636 = _T_9635 | _T_9390; // @[ifu_mem_ctl.scala 689:91] + wire _T_9390 = _T_4679 & ic_tag_valid_out_1_8; // @[ifu_mem_ctl.scala 697:10] + wire _T_9636 = _T_9635 | _T_9390; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_9; // @[Reg.scala 27:20] - wire _T_9392 = _T_4680 & ic_tag_valid_out_1_9; // @[ifu_mem_ctl.scala 689:10] - wire _T_9637 = _T_9636 | _T_9392; // @[ifu_mem_ctl.scala 689:91] + wire _T_9392 = _T_4680 & ic_tag_valid_out_1_9; // @[ifu_mem_ctl.scala 697:10] + wire _T_9637 = _T_9636 | _T_9392; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_10; // @[Reg.scala 27:20] - wire _T_9394 = _T_4681 & ic_tag_valid_out_1_10; // @[ifu_mem_ctl.scala 689:10] - wire _T_9638 = _T_9637 | _T_9394; // @[ifu_mem_ctl.scala 689:91] + wire _T_9394 = _T_4681 & ic_tag_valid_out_1_10; // @[ifu_mem_ctl.scala 697:10] + wire _T_9638 = _T_9637 | _T_9394; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_11; // @[Reg.scala 27:20] - wire _T_9396 = _T_4682 & ic_tag_valid_out_1_11; // @[ifu_mem_ctl.scala 689:10] - wire _T_9639 = _T_9638 | _T_9396; // @[ifu_mem_ctl.scala 689:91] + wire _T_9396 = _T_4682 & ic_tag_valid_out_1_11; // @[ifu_mem_ctl.scala 697:10] + wire _T_9639 = _T_9638 | _T_9396; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_12; // @[Reg.scala 27:20] - wire _T_9398 = _T_4683 & ic_tag_valid_out_1_12; // @[ifu_mem_ctl.scala 689:10] - wire _T_9640 = _T_9639 | _T_9398; // @[ifu_mem_ctl.scala 689:91] + wire _T_9398 = _T_4683 & ic_tag_valid_out_1_12; // @[ifu_mem_ctl.scala 697:10] + wire _T_9640 = _T_9639 | _T_9398; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_13; // @[Reg.scala 27:20] - wire _T_9400 = _T_4684 & ic_tag_valid_out_1_13; // @[ifu_mem_ctl.scala 689:10] - wire _T_9641 = _T_9640 | _T_9400; // @[ifu_mem_ctl.scala 689:91] + wire _T_9400 = _T_4684 & ic_tag_valid_out_1_13; // @[ifu_mem_ctl.scala 697:10] + wire _T_9641 = _T_9640 | _T_9400; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_14; // @[Reg.scala 27:20] - wire _T_9402 = _T_4685 & ic_tag_valid_out_1_14; // @[ifu_mem_ctl.scala 689:10] - wire _T_9642 = _T_9641 | _T_9402; // @[ifu_mem_ctl.scala 689:91] + wire _T_9402 = _T_4685 & ic_tag_valid_out_1_14; // @[ifu_mem_ctl.scala 697:10] + wire _T_9642 = _T_9641 | _T_9402; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_15; // @[Reg.scala 27:20] - wire _T_9404 = _T_4686 & ic_tag_valid_out_1_15; // @[ifu_mem_ctl.scala 689:10] - wire _T_9643 = _T_9642 | _T_9404; // @[ifu_mem_ctl.scala 689:91] + wire _T_9404 = _T_4686 & ic_tag_valid_out_1_15; // @[ifu_mem_ctl.scala 697:10] + wire _T_9643 = _T_9642 | _T_9404; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_16; // @[Reg.scala 27:20] - wire _T_9406 = _T_4687 & ic_tag_valid_out_1_16; // @[ifu_mem_ctl.scala 689:10] - wire _T_9644 = _T_9643 | _T_9406; // @[ifu_mem_ctl.scala 689:91] + wire _T_9406 = _T_4687 & ic_tag_valid_out_1_16; // @[ifu_mem_ctl.scala 697:10] + wire _T_9644 = _T_9643 | _T_9406; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_17; // @[Reg.scala 27:20] - wire _T_9408 = _T_4688 & ic_tag_valid_out_1_17; // @[ifu_mem_ctl.scala 689:10] - wire _T_9645 = _T_9644 | _T_9408; // @[ifu_mem_ctl.scala 689:91] + wire _T_9408 = _T_4688 & ic_tag_valid_out_1_17; // @[ifu_mem_ctl.scala 697:10] + wire _T_9645 = _T_9644 | _T_9408; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_18; // @[Reg.scala 27:20] - wire _T_9410 = _T_4689 & ic_tag_valid_out_1_18; // @[ifu_mem_ctl.scala 689:10] - wire _T_9646 = _T_9645 | _T_9410; // @[ifu_mem_ctl.scala 689:91] + wire _T_9410 = _T_4689 & ic_tag_valid_out_1_18; // @[ifu_mem_ctl.scala 697:10] + wire _T_9646 = _T_9645 | _T_9410; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_19; // @[Reg.scala 27:20] - wire _T_9412 = _T_4690 & ic_tag_valid_out_1_19; // @[ifu_mem_ctl.scala 689:10] - wire _T_9647 = _T_9646 | _T_9412; // @[ifu_mem_ctl.scala 689:91] + wire _T_9412 = _T_4690 & ic_tag_valid_out_1_19; // @[ifu_mem_ctl.scala 697:10] + wire _T_9647 = _T_9646 | _T_9412; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_20; // @[Reg.scala 27:20] - wire _T_9414 = _T_4691 & ic_tag_valid_out_1_20; // @[ifu_mem_ctl.scala 689:10] - wire _T_9648 = _T_9647 | _T_9414; // @[ifu_mem_ctl.scala 689:91] + wire _T_9414 = _T_4691 & ic_tag_valid_out_1_20; // @[ifu_mem_ctl.scala 697:10] + wire _T_9648 = _T_9647 | _T_9414; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_21; // @[Reg.scala 27:20] - wire _T_9416 = _T_4692 & ic_tag_valid_out_1_21; // @[ifu_mem_ctl.scala 689:10] - wire _T_9649 = _T_9648 | _T_9416; // @[ifu_mem_ctl.scala 689:91] + wire _T_9416 = _T_4692 & ic_tag_valid_out_1_21; // @[ifu_mem_ctl.scala 697:10] + wire _T_9649 = _T_9648 | _T_9416; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_22; // @[Reg.scala 27:20] - wire _T_9418 = _T_4693 & ic_tag_valid_out_1_22; // @[ifu_mem_ctl.scala 689:10] - wire _T_9650 = _T_9649 | _T_9418; // @[ifu_mem_ctl.scala 689:91] + wire _T_9418 = _T_4693 & ic_tag_valid_out_1_22; // @[ifu_mem_ctl.scala 697:10] + wire _T_9650 = _T_9649 | _T_9418; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_23; // @[Reg.scala 27:20] - wire _T_9420 = _T_4694 & ic_tag_valid_out_1_23; // @[ifu_mem_ctl.scala 689:10] - wire _T_9651 = _T_9650 | _T_9420; // @[ifu_mem_ctl.scala 689:91] + wire _T_9420 = _T_4694 & ic_tag_valid_out_1_23; // @[ifu_mem_ctl.scala 697:10] + wire _T_9651 = _T_9650 | _T_9420; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_24; // @[Reg.scala 27:20] - wire _T_9422 = _T_4695 & ic_tag_valid_out_1_24; // @[ifu_mem_ctl.scala 689:10] - wire _T_9652 = _T_9651 | _T_9422; // @[ifu_mem_ctl.scala 689:91] + wire _T_9422 = _T_4695 & ic_tag_valid_out_1_24; // @[ifu_mem_ctl.scala 697:10] + wire _T_9652 = _T_9651 | _T_9422; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_25; // @[Reg.scala 27:20] - wire _T_9424 = _T_4696 & ic_tag_valid_out_1_25; // @[ifu_mem_ctl.scala 689:10] - wire _T_9653 = _T_9652 | _T_9424; // @[ifu_mem_ctl.scala 689:91] + wire _T_9424 = _T_4696 & ic_tag_valid_out_1_25; // @[ifu_mem_ctl.scala 697:10] + wire _T_9653 = _T_9652 | _T_9424; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_26; // @[Reg.scala 27:20] - wire _T_9426 = _T_4697 & ic_tag_valid_out_1_26; // @[ifu_mem_ctl.scala 689:10] - wire _T_9654 = _T_9653 | _T_9426; // @[ifu_mem_ctl.scala 689:91] + wire _T_9426 = _T_4697 & ic_tag_valid_out_1_26; // @[ifu_mem_ctl.scala 697:10] + wire _T_9654 = _T_9653 | _T_9426; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_27; // @[Reg.scala 27:20] - wire _T_9428 = _T_4698 & ic_tag_valid_out_1_27; // @[ifu_mem_ctl.scala 689:10] - wire _T_9655 = _T_9654 | _T_9428; // @[ifu_mem_ctl.scala 689:91] + wire _T_9428 = _T_4698 & ic_tag_valid_out_1_27; // @[ifu_mem_ctl.scala 697:10] + wire _T_9655 = _T_9654 | _T_9428; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_28; // @[Reg.scala 27:20] - wire _T_9430 = _T_4699 & ic_tag_valid_out_1_28; // @[ifu_mem_ctl.scala 689:10] - wire _T_9656 = _T_9655 | _T_9430; // @[ifu_mem_ctl.scala 689:91] + wire _T_9430 = _T_4699 & ic_tag_valid_out_1_28; // @[ifu_mem_ctl.scala 697:10] + wire _T_9656 = _T_9655 | _T_9430; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_29; // @[Reg.scala 27:20] - wire _T_9432 = _T_4700 & ic_tag_valid_out_1_29; // @[ifu_mem_ctl.scala 689:10] - wire _T_9657 = _T_9656 | _T_9432; // @[ifu_mem_ctl.scala 689:91] + wire _T_9432 = _T_4700 & ic_tag_valid_out_1_29; // @[ifu_mem_ctl.scala 697:10] + wire _T_9657 = _T_9656 | _T_9432; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_30; // @[Reg.scala 27:20] - wire _T_9434 = _T_4701 & ic_tag_valid_out_1_30; // @[ifu_mem_ctl.scala 689:10] - wire _T_9658 = _T_9657 | _T_9434; // @[ifu_mem_ctl.scala 689:91] + wire _T_9434 = _T_4701 & ic_tag_valid_out_1_30; // @[ifu_mem_ctl.scala 697:10] + wire _T_9658 = _T_9657 | _T_9434; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_31; // @[Reg.scala 27:20] - wire _T_9436 = _T_4702 & ic_tag_valid_out_1_31; // @[ifu_mem_ctl.scala 689:10] - wire _T_9659 = _T_9658 | _T_9436; // @[ifu_mem_ctl.scala 689:91] + wire _T_9436 = _T_4702 & ic_tag_valid_out_1_31; // @[ifu_mem_ctl.scala 697:10] + wire _T_9659 = _T_9658 | _T_9436; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_32; // @[Reg.scala 27:20] - wire _T_9438 = _T_4703 & ic_tag_valid_out_1_32; // @[ifu_mem_ctl.scala 689:10] - wire _T_9660 = _T_9659 | _T_9438; // @[ifu_mem_ctl.scala 689:91] + wire _T_9438 = _T_4703 & ic_tag_valid_out_1_32; // @[ifu_mem_ctl.scala 697:10] + wire _T_9660 = _T_9659 | _T_9438; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_33; // @[Reg.scala 27:20] - wire _T_9440 = _T_4704 & ic_tag_valid_out_1_33; // @[ifu_mem_ctl.scala 689:10] - wire _T_9661 = _T_9660 | _T_9440; // @[ifu_mem_ctl.scala 689:91] + wire _T_9440 = _T_4704 & ic_tag_valid_out_1_33; // @[ifu_mem_ctl.scala 697:10] + wire _T_9661 = _T_9660 | _T_9440; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_34; // @[Reg.scala 27:20] - wire _T_9442 = _T_4705 & ic_tag_valid_out_1_34; // @[ifu_mem_ctl.scala 689:10] - wire _T_9662 = _T_9661 | _T_9442; // @[ifu_mem_ctl.scala 689:91] + wire _T_9442 = _T_4705 & ic_tag_valid_out_1_34; // @[ifu_mem_ctl.scala 697:10] + wire _T_9662 = _T_9661 | _T_9442; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_35; // @[Reg.scala 27:20] - wire _T_9444 = _T_4706 & ic_tag_valid_out_1_35; // @[ifu_mem_ctl.scala 689:10] - wire _T_9663 = _T_9662 | _T_9444; // @[ifu_mem_ctl.scala 689:91] + wire _T_9444 = _T_4706 & ic_tag_valid_out_1_35; // @[ifu_mem_ctl.scala 697:10] + wire _T_9663 = _T_9662 | _T_9444; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_36; // @[Reg.scala 27:20] - wire _T_9446 = _T_4707 & ic_tag_valid_out_1_36; // @[ifu_mem_ctl.scala 689:10] - wire _T_9664 = _T_9663 | _T_9446; // @[ifu_mem_ctl.scala 689:91] + wire _T_9446 = _T_4707 & ic_tag_valid_out_1_36; // @[ifu_mem_ctl.scala 697:10] + wire _T_9664 = _T_9663 | _T_9446; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_37; // @[Reg.scala 27:20] - wire _T_9448 = _T_4708 & ic_tag_valid_out_1_37; // @[ifu_mem_ctl.scala 689:10] - wire _T_9665 = _T_9664 | _T_9448; // @[ifu_mem_ctl.scala 689:91] + wire _T_9448 = _T_4708 & ic_tag_valid_out_1_37; // @[ifu_mem_ctl.scala 697:10] + wire _T_9665 = _T_9664 | _T_9448; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_38; // @[Reg.scala 27:20] - wire _T_9450 = _T_4709 & ic_tag_valid_out_1_38; // @[ifu_mem_ctl.scala 689:10] - wire _T_9666 = _T_9665 | _T_9450; // @[ifu_mem_ctl.scala 689:91] + wire _T_9450 = _T_4709 & ic_tag_valid_out_1_38; // @[ifu_mem_ctl.scala 697:10] + wire _T_9666 = _T_9665 | _T_9450; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_39; // @[Reg.scala 27:20] - wire _T_9452 = _T_4710 & ic_tag_valid_out_1_39; // @[ifu_mem_ctl.scala 689:10] - wire _T_9667 = _T_9666 | _T_9452; // @[ifu_mem_ctl.scala 689:91] + wire _T_9452 = _T_4710 & ic_tag_valid_out_1_39; // @[ifu_mem_ctl.scala 697:10] + wire _T_9667 = _T_9666 | _T_9452; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_40; // @[Reg.scala 27:20] - wire _T_9454 = _T_4711 & ic_tag_valid_out_1_40; // @[ifu_mem_ctl.scala 689:10] - wire _T_9668 = _T_9667 | _T_9454; // @[ifu_mem_ctl.scala 689:91] + wire _T_9454 = _T_4711 & ic_tag_valid_out_1_40; // @[ifu_mem_ctl.scala 697:10] + wire _T_9668 = _T_9667 | _T_9454; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_41; // @[Reg.scala 27:20] - wire _T_9456 = _T_4712 & ic_tag_valid_out_1_41; // @[ifu_mem_ctl.scala 689:10] - wire _T_9669 = _T_9668 | _T_9456; // @[ifu_mem_ctl.scala 689:91] + wire _T_9456 = _T_4712 & ic_tag_valid_out_1_41; // @[ifu_mem_ctl.scala 697:10] + wire _T_9669 = _T_9668 | _T_9456; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_42; // @[Reg.scala 27:20] - wire _T_9458 = _T_4713 & ic_tag_valid_out_1_42; // @[ifu_mem_ctl.scala 689:10] - wire _T_9670 = _T_9669 | _T_9458; // @[ifu_mem_ctl.scala 689:91] + wire _T_9458 = _T_4713 & ic_tag_valid_out_1_42; // @[ifu_mem_ctl.scala 697:10] + wire _T_9670 = _T_9669 | _T_9458; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_43; // @[Reg.scala 27:20] - wire _T_9460 = _T_4714 & ic_tag_valid_out_1_43; // @[ifu_mem_ctl.scala 689:10] - wire _T_9671 = _T_9670 | _T_9460; // @[ifu_mem_ctl.scala 689:91] + wire _T_9460 = _T_4714 & ic_tag_valid_out_1_43; // @[ifu_mem_ctl.scala 697:10] + wire _T_9671 = _T_9670 | _T_9460; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_44; // @[Reg.scala 27:20] - wire _T_9462 = _T_4715 & ic_tag_valid_out_1_44; // @[ifu_mem_ctl.scala 689:10] - wire _T_9672 = _T_9671 | _T_9462; // @[ifu_mem_ctl.scala 689:91] + wire _T_9462 = _T_4715 & ic_tag_valid_out_1_44; // @[ifu_mem_ctl.scala 697:10] + wire _T_9672 = _T_9671 | _T_9462; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_45; // @[Reg.scala 27:20] - wire _T_9464 = _T_4716 & ic_tag_valid_out_1_45; // @[ifu_mem_ctl.scala 689:10] - wire _T_9673 = _T_9672 | _T_9464; // @[ifu_mem_ctl.scala 689:91] + wire _T_9464 = _T_4716 & ic_tag_valid_out_1_45; // @[ifu_mem_ctl.scala 697:10] + wire _T_9673 = _T_9672 | _T_9464; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_46; // @[Reg.scala 27:20] - wire _T_9466 = _T_4717 & ic_tag_valid_out_1_46; // @[ifu_mem_ctl.scala 689:10] - wire _T_9674 = _T_9673 | _T_9466; // @[ifu_mem_ctl.scala 689:91] + wire _T_9466 = _T_4717 & ic_tag_valid_out_1_46; // @[ifu_mem_ctl.scala 697:10] + wire _T_9674 = _T_9673 | _T_9466; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_47; // @[Reg.scala 27:20] - wire _T_9468 = _T_4718 & ic_tag_valid_out_1_47; // @[ifu_mem_ctl.scala 689:10] - wire _T_9675 = _T_9674 | _T_9468; // @[ifu_mem_ctl.scala 689:91] + wire _T_9468 = _T_4718 & ic_tag_valid_out_1_47; // @[ifu_mem_ctl.scala 697:10] + wire _T_9675 = _T_9674 | _T_9468; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_48; // @[Reg.scala 27:20] - wire _T_9470 = _T_4719 & ic_tag_valid_out_1_48; // @[ifu_mem_ctl.scala 689:10] - wire _T_9676 = _T_9675 | _T_9470; // @[ifu_mem_ctl.scala 689:91] + wire _T_9470 = _T_4719 & ic_tag_valid_out_1_48; // @[ifu_mem_ctl.scala 697:10] + wire _T_9676 = _T_9675 | _T_9470; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_49; // @[Reg.scala 27:20] - wire _T_9472 = _T_4720 & ic_tag_valid_out_1_49; // @[ifu_mem_ctl.scala 689:10] - wire _T_9677 = _T_9676 | _T_9472; // @[ifu_mem_ctl.scala 689:91] + wire _T_9472 = _T_4720 & ic_tag_valid_out_1_49; // @[ifu_mem_ctl.scala 697:10] + wire _T_9677 = _T_9676 | _T_9472; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_50; // @[Reg.scala 27:20] - wire _T_9474 = _T_4721 & ic_tag_valid_out_1_50; // @[ifu_mem_ctl.scala 689:10] - wire _T_9678 = _T_9677 | _T_9474; // @[ifu_mem_ctl.scala 689:91] + wire _T_9474 = _T_4721 & ic_tag_valid_out_1_50; // @[ifu_mem_ctl.scala 697:10] + wire _T_9678 = _T_9677 | _T_9474; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_51; // @[Reg.scala 27:20] - wire _T_9476 = _T_4722 & ic_tag_valid_out_1_51; // @[ifu_mem_ctl.scala 689:10] - wire _T_9679 = _T_9678 | _T_9476; // @[ifu_mem_ctl.scala 689:91] + wire _T_9476 = _T_4722 & ic_tag_valid_out_1_51; // @[ifu_mem_ctl.scala 697:10] + wire _T_9679 = _T_9678 | _T_9476; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_52; // @[Reg.scala 27:20] - wire _T_9478 = _T_4723 & ic_tag_valid_out_1_52; // @[ifu_mem_ctl.scala 689:10] - wire _T_9680 = _T_9679 | _T_9478; // @[ifu_mem_ctl.scala 689:91] + wire _T_9478 = _T_4723 & ic_tag_valid_out_1_52; // @[ifu_mem_ctl.scala 697:10] + wire _T_9680 = _T_9679 | _T_9478; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_53; // @[Reg.scala 27:20] - wire _T_9480 = _T_4724 & ic_tag_valid_out_1_53; // @[ifu_mem_ctl.scala 689:10] - wire _T_9681 = _T_9680 | _T_9480; // @[ifu_mem_ctl.scala 689:91] + wire _T_9480 = _T_4724 & ic_tag_valid_out_1_53; // @[ifu_mem_ctl.scala 697:10] + wire _T_9681 = _T_9680 | _T_9480; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_54; // @[Reg.scala 27:20] - wire _T_9482 = _T_4725 & ic_tag_valid_out_1_54; // @[ifu_mem_ctl.scala 689:10] - wire _T_9682 = _T_9681 | _T_9482; // @[ifu_mem_ctl.scala 689:91] + wire _T_9482 = _T_4725 & ic_tag_valid_out_1_54; // @[ifu_mem_ctl.scala 697:10] + wire _T_9682 = _T_9681 | _T_9482; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_55; // @[Reg.scala 27:20] - wire _T_9484 = _T_4726 & ic_tag_valid_out_1_55; // @[ifu_mem_ctl.scala 689:10] - wire _T_9683 = _T_9682 | _T_9484; // @[ifu_mem_ctl.scala 689:91] + wire _T_9484 = _T_4726 & ic_tag_valid_out_1_55; // @[ifu_mem_ctl.scala 697:10] + wire _T_9683 = _T_9682 | _T_9484; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_56; // @[Reg.scala 27:20] - wire _T_9486 = _T_4727 & ic_tag_valid_out_1_56; // @[ifu_mem_ctl.scala 689:10] - wire _T_9684 = _T_9683 | _T_9486; // @[ifu_mem_ctl.scala 689:91] + wire _T_9486 = _T_4727 & ic_tag_valid_out_1_56; // @[ifu_mem_ctl.scala 697:10] + wire _T_9684 = _T_9683 | _T_9486; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_57; // @[Reg.scala 27:20] - wire _T_9488 = _T_4728 & ic_tag_valid_out_1_57; // @[ifu_mem_ctl.scala 689:10] - wire _T_9685 = _T_9684 | _T_9488; // @[ifu_mem_ctl.scala 689:91] + wire _T_9488 = _T_4728 & ic_tag_valid_out_1_57; // @[ifu_mem_ctl.scala 697:10] + wire _T_9685 = _T_9684 | _T_9488; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_58; // @[Reg.scala 27:20] - wire _T_9490 = _T_4729 & ic_tag_valid_out_1_58; // @[ifu_mem_ctl.scala 689:10] - wire _T_9686 = _T_9685 | _T_9490; // @[ifu_mem_ctl.scala 689:91] + wire _T_9490 = _T_4729 & ic_tag_valid_out_1_58; // @[ifu_mem_ctl.scala 697:10] + wire _T_9686 = _T_9685 | _T_9490; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_59; // @[Reg.scala 27:20] - wire _T_9492 = _T_4730 & ic_tag_valid_out_1_59; // @[ifu_mem_ctl.scala 689:10] - wire _T_9687 = _T_9686 | _T_9492; // @[ifu_mem_ctl.scala 689:91] + wire _T_9492 = _T_4730 & ic_tag_valid_out_1_59; // @[ifu_mem_ctl.scala 697:10] + wire _T_9687 = _T_9686 | _T_9492; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_60; // @[Reg.scala 27:20] - wire _T_9494 = _T_4731 & ic_tag_valid_out_1_60; // @[ifu_mem_ctl.scala 689:10] - wire _T_9688 = _T_9687 | _T_9494; // @[ifu_mem_ctl.scala 689:91] + wire _T_9494 = _T_4731 & ic_tag_valid_out_1_60; // @[ifu_mem_ctl.scala 697:10] + wire _T_9688 = _T_9687 | _T_9494; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_61; // @[Reg.scala 27:20] - wire _T_9496 = _T_4732 & ic_tag_valid_out_1_61; // @[ifu_mem_ctl.scala 689:10] - wire _T_9689 = _T_9688 | _T_9496; // @[ifu_mem_ctl.scala 689:91] + wire _T_9496 = _T_4732 & ic_tag_valid_out_1_61; // @[ifu_mem_ctl.scala 697:10] + wire _T_9689 = _T_9688 | _T_9496; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_62; // @[Reg.scala 27:20] - wire _T_9498 = _T_4733 & ic_tag_valid_out_1_62; // @[ifu_mem_ctl.scala 689:10] - wire _T_9690 = _T_9689 | _T_9498; // @[ifu_mem_ctl.scala 689:91] + wire _T_9498 = _T_4733 & ic_tag_valid_out_1_62; // @[ifu_mem_ctl.scala 697:10] + wire _T_9690 = _T_9689 | _T_9498; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_63; // @[Reg.scala 27:20] - wire _T_9500 = _T_4734 & ic_tag_valid_out_1_63; // @[ifu_mem_ctl.scala 689:10] - wire _T_9691 = _T_9690 | _T_9500; // @[ifu_mem_ctl.scala 689:91] + wire _T_9500 = _T_4734 & ic_tag_valid_out_1_63; // @[ifu_mem_ctl.scala 697:10] + wire _T_9691 = _T_9690 | _T_9500; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_64; // @[Reg.scala 27:20] - wire _T_9502 = _T_4735 & ic_tag_valid_out_1_64; // @[ifu_mem_ctl.scala 689:10] - wire _T_9692 = _T_9691 | _T_9502; // @[ifu_mem_ctl.scala 689:91] + wire _T_9502 = _T_4735 & ic_tag_valid_out_1_64; // @[ifu_mem_ctl.scala 697:10] + wire _T_9692 = _T_9691 | _T_9502; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_65; // @[Reg.scala 27:20] - wire _T_9504 = _T_4736 & ic_tag_valid_out_1_65; // @[ifu_mem_ctl.scala 689:10] - wire _T_9693 = _T_9692 | _T_9504; // @[ifu_mem_ctl.scala 689:91] + wire _T_9504 = _T_4736 & ic_tag_valid_out_1_65; // @[ifu_mem_ctl.scala 697:10] + wire _T_9693 = _T_9692 | _T_9504; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_66; // @[Reg.scala 27:20] - wire _T_9506 = _T_4737 & ic_tag_valid_out_1_66; // @[ifu_mem_ctl.scala 689:10] - wire _T_9694 = _T_9693 | _T_9506; // @[ifu_mem_ctl.scala 689:91] + wire _T_9506 = _T_4737 & ic_tag_valid_out_1_66; // @[ifu_mem_ctl.scala 697:10] + wire _T_9694 = _T_9693 | _T_9506; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_67; // @[Reg.scala 27:20] - wire _T_9508 = _T_4738 & ic_tag_valid_out_1_67; // @[ifu_mem_ctl.scala 689:10] - wire _T_9695 = _T_9694 | _T_9508; // @[ifu_mem_ctl.scala 689:91] + wire _T_9508 = _T_4738 & ic_tag_valid_out_1_67; // @[ifu_mem_ctl.scala 697:10] + wire _T_9695 = _T_9694 | _T_9508; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_68; // @[Reg.scala 27:20] - wire _T_9510 = _T_4739 & ic_tag_valid_out_1_68; // @[ifu_mem_ctl.scala 689:10] - wire _T_9696 = _T_9695 | _T_9510; // @[ifu_mem_ctl.scala 689:91] + wire _T_9510 = _T_4739 & ic_tag_valid_out_1_68; // @[ifu_mem_ctl.scala 697:10] + wire _T_9696 = _T_9695 | _T_9510; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_69; // @[Reg.scala 27:20] - wire _T_9512 = _T_4740 & ic_tag_valid_out_1_69; // @[ifu_mem_ctl.scala 689:10] - wire _T_9697 = _T_9696 | _T_9512; // @[ifu_mem_ctl.scala 689:91] + wire _T_9512 = _T_4740 & ic_tag_valid_out_1_69; // @[ifu_mem_ctl.scala 697:10] + wire _T_9697 = _T_9696 | _T_9512; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_70; // @[Reg.scala 27:20] - wire _T_9514 = _T_4741 & ic_tag_valid_out_1_70; // @[ifu_mem_ctl.scala 689:10] - wire _T_9698 = _T_9697 | _T_9514; // @[ifu_mem_ctl.scala 689:91] + wire _T_9514 = _T_4741 & ic_tag_valid_out_1_70; // @[ifu_mem_ctl.scala 697:10] + wire _T_9698 = _T_9697 | _T_9514; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_71; // @[Reg.scala 27:20] - wire _T_9516 = _T_4742 & ic_tag_valid_out_1_71; // @[ifu_mem_ctl.scala 689:10] - wire _T_9699 = _T_9698 | _T_9516; // @[ifu_mem_ctl.scala 689:91] + wire _T_9516 = _T_4742 & ic_tag_valid_out_1_71; // @[ifu_mem_ctl.scala 697:10] + wire _T_9699 = _T_9698 | _T_9516; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_72; // @[Reg.scala 27:20] - wire _T_9518 = _T_4743 & ic_tag_valid_out_1_72; // @[ifu_mem_ctl.scala 689:10] - wire _T_9700 = _T_9699 | _T_9518; // @[ifu_mem_ctl.scala 689:91] + wire _T_9518 = _T_4743 & ic_tag_valid_out_1_72; // @[ifu_mem_ctl.scala 697:10] + wire _T_9700 = _T_9699 | _T_9518; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_73; // @[Reg.scala 27:20] - wire _T_9520 = _T_4744 & ic_tag_valid_out_1_73; // @[ifu_mem_ctl.scala 689:10] - wire _T_9701 = _T_9700 | _T_9520; // @[ifu_mem_ctl.scala 689:91] + wire _T_9520 = _T_4744 & ic_tag_valid_out_1_73; // @[ifu_mem_ctl.scala 697:10] + wire _T_9701 = _T_9700 | _T_9520; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_74; // @[Reg.scala 27:20] - wire _T_9522 = _T_4745 & ic_tag_valid_out_1_74; // @[ifu_mem_ctl.scala 689:10] - wire _T_9702 = _T_9701 | _T_9522; // @[ifu_mem_ctl.scala 689:91] + wire _T_9522 = _T_4745 & ic_tag_valid_out_1_74; // @[ifu_mem_ctl.scala 697:10] + wire _T_9702 = _T_9701 | _T_9522; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_75; // @[Reg.scala 27:20] - wire _T_9524 = _T_4746 & ic_tag_valid_out_1_75; // @[ifu_mem_ctl.scala 689:10] - wire _T_9703 = _T_9702 | _T_9524; // @[ifu_mem_ctl.scala 689:91] + wire _T_9524 = _T_4746 & ic_tag_valid_out_1_75; // @[ifu_mem_ctl.scala 697:10] + wire _T_9703 = _T_9702 | _T_9524; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_76; // @[Reg.scala 27:20] - wire _T_9526 = _T_4747 & ic_tag_valid_out_1_76; // @[ifu_mem_ctl.scala 689:10] - wire _T_9704 = _T_9703 | _T_9526; // @[ifu_mem_ctl.scala 689:91] + wire _T_9526 = _T_4747 & ic_tag_valid_out_1_76; // @[ifu_mem_ctl.scala 697:10] + wire _T_9704 = _T_9703 | _T_9526; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_77; // @[Reg.scala 27:20] - wire _T_9528 = _T_4748 & ic_tag_valid_out_1_77; // @[ifu_mem_ctl.scala 689:10] - wire _T_9705 = _T_9704 | _T_9528; // @[ifu_mem_ctl.scala 689:91] + wire _T_9528 = _T_4748 & ic_tag_valid_out_1_77; // @[ifu_mem_ctl.scala 697:10] + wire _T_9705 = _T_9704 | _T_9528; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_78; // @[Reg.scala 27:20] - wire _T_9530 = _T_4749 & ic_tag_valid_out_1_78; // @[ifu_mem_ctl.scala 689:10] - wire _T_9706 = _T_9705 | _T_9530; // @[ifu_mem_ctl.scala 689:91] + wire _T_9530 = _T_4749 & ic_tag_valid_out_1_78; // @[ifu_mem_ctl.scala 697:10] + wire _T_9706 = _T_9705 | _T_9530; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_79; // @[Reg.scala 27:20] - wire _T_9532 = _T_4750 & ic_tag_valid_out_1_79; // @[ifu_mem_ctl.scala 689:10] - wire _T_9707 = _T_9706 | _T_9532; // @[ifu_mem_ctl.scala 689:91] + wire _T_9532 = _T_4750 & ic_tag_valid_out_1_79; // @[ifu_mem_ctl.scala 697:10] + wire _T_9707 = _T_9706 | _T_9532; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_80; // @[Reg.scala 27:20] - wire _T_9534 = _T_4751 & ic_tag_valid_out_1_80; // @[ifu_mem_ctl.scala 689:10] - wire _T_9708 = _T_9707 | _T_9534; // @[ifu_mem_ctl.scala 689:91] + wire _T_9534 = _T_4751 & ic_tag_valid_out_1_80; // @[ifu_mem_ctl.scala 697:10] + wire _T_9708 = _T_9707 | _T_9534; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_81; // @[Reg.scala 27:20] - wire _T_9536 = _T_4752 & ic_tag_valid_out_1_81; // @[ifu_mem_ctl.scala 689:10] - wire _T_9709 = _T_9708 | _T_9536; // @[ifu_mem_ctl.scala 689:91] + wire _T_9536 = _T_4752 & ic_tag_valid_out_1_81; // @[ifu_mem_ctl.scala 697:10] + wire _T_9709 = _T_9708 | _T_9536; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_82; // @[Reg.scala 27:20] - wire _T_9538 = _T_4753 & ic_tag_valid_out_1_82; // @[ifu_mem_ctl.scala 689:10] - wire _T_9710 = _T_9709 | _T_9538; // @[ifu_mem_ctl.scala 689:91] + wire _T_9538 = _T_4753 & ic_tag_valid_out_1_82; // @[ifu_mem_ctl.scala 697:10] + wire _T_9710 = _T_9709 | _T_9538; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_83; // @[Reg.scala 27:20] - wire _T_9540 = _T_4754 & ic_tag_valid_out_1_83; // @[ifu_mem_ctl.scala 689:10] - wire _T_9711 = _T_9710 | _T_9540; // @[ifu_mem_ctl.scala 689:91] + wire _T_9540 = _T_4754 & ic_tag_valid_out_1_83; // @[ifu_mem_ctl.scala 697:10] + wire _T_9711 = _T_9710 | _T_9540; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_84; // @[Reg.scala 27:20] - wire _T_9542 = _T_4755 & ic_tag_valid_out_1_84; // @[ifu_mem_ctl.scala 689:10] - wire _T_9712 = _T_9711 | _T_9542; // @[ifu_mem_ctl.scala 689:91] + wire _T_9542 = _T_4755 & ic_tag_valid_out_1_84; // @[ifu_mem_ctl.scala 697:10] + wire _T_9712 = _T_9711 | _T_9542; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_85; // @[Reg.scala 27:20] - wire _T_9544 = _T_4756 & ic_tag_valid_out_1_85; // @[ifu_mem_ctl.scala 689:10] - wire _T_9713 = _T_9712 | _T_9544; // @[ifu_mem_ctl.scala 689:91] + wire _T_9544 = _T_4756 & ic_tag_valid_out_1_85; // @[ifu_mem_ctl.scala 697:10] + wire _T_9713 = _T_9712 | _T_9544; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_86; // @[Reg.scala 27:20] - wire _T_9546 = _T_4757 & ic_tag_valid_out_1_86; // @[ifu_mem_ctl.scala 689:10] - wire _T_9714 = _T_9713 | _T_9546; // @[ifu_mem_ctl.scala 689:91] + wire _T_9546 = _T_4757 & ic_tag_valid_out_1_86; // @[ifu_mem_ctl.scala 697:10] + wire _T_9714 = _T_9713 | _T_9546; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_87; // @[Reg.scala 27:20] - wire _T_9548 = _T_4758 & ic_tag_valid_out_1_87; // @[ifu_mem_ctl.scala 689:10] - wire _T_9715 = _T_9714 | _T_9548; // @[ifu_mem_ctl.scala 689:91] + wire _T_9548 = _T_4758 & ic_tag_valid_out_1_87; // @[ifu_mem_ctl.scala 697:10] + wire _T_9715 = _T_9714 | _T_9548; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_88; // @[Reg.scala 27:20] - wire _T_9550 = _T_4759 & ic_tag_valid_out_1_88; // @[ifu_mem_ctl.scala 689:10] - wire _T_9716 = _T_9715 | _T_9550; // @[ifu_mem_ctl.scala 689:91] + wire _T_9550 = _T_4759 & ic_tag_valid_out_1_88; // @[ifu_mem_ctl.scala 697:10] + wire _T_9716 = _T_9715 | _T_9550; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_89; // @[Reg.scala 27:20] - wire _T_9552 = _T_4760 & ic_tag_valid_out_1_89; // @[ifu_mem_ctl.scala 689:10] - wire _T_9717 = _T_9716 | _T_9552; // @[ifu_mem_ctl.scala 689:91] + wire _T_9552 = _T_4760 & ic_tag_valid_out_1_89; // @[ifu_mem_ctl.scala 697:10] + wire _T_9717 = _T_9716 | _T_9552; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_90; // @[Reg.scala 27:20] - wire _T_9554 = _T_4761 & ic_tag_valid_out_1_90; // @[ifu_mem_ctl.scala 689:10] - wire _T_9718 = _T_9717 | _T_9554; // @[ifu_mem_ctl.scala 689:91] + wire _T_9554 = _T_4761 & ic_tag_valid_out_1_90; // @[ifu_mem_ctl.scala 697:10] + wire _T_9718 = _T_9717 | _T_9554; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_91; // @[Reg.scala 27:20] - wire _T_9556 = _T_4762 & ic_tag_valid_out_1_91; // @[ifu_mem_ctl.scala 689:10] - wire _T_9719 = _T_9718 | _T_9556; // @[ifu_mem_ctl.scala 689:91] + wire _T_9556 = _T_4762 & ic_tag_valid_out_1_91; // @[ifu_mem_ctl.scala 697:10] + wire _T_9719 = _T_9718 | _T_9556; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_92; // @[Reg.scala 27:20] - wire _T_9558 = _T_4763 & ic_tag_valid_out_1_92; // @[ifu_mem_ctl.scala 689:10] - wire _T_9720 = _T_9719 | _T_9558; // @[ifu_mem_ctl.scala 689:91] + wire _T_9558 = _T_4763 & ic_tag_valid_out_1_92; // @[ifu_mem_ctl.scala 697:10] + wire _T_9720 = _T_9719 | _T_9558; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_93; // @[Reg.scala 27:20] - wire _T_9560 = _T_4764 & ic_tag_valid_out_1_93; // @[ifu_mem_ctl.scala 689:10] - wire _T_9721 = _T_9720 | _T_9560; // @[ifu_mem_ctl.scala 689:91] + wire _T_9560 = _T_4764 & ic_tag_valid_out_1_93; // @[ifu_mem_ctl.scala 697:10] + wire _T_9721 = _T_9720 | _T_9560; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_94; // @[Reg.scala 27:20] - wire _T_9562 = _T_4765 & ic_tag_valid_out_1_94; // @[ifu_mem_ctl.scala 689:10] - wire _T_9722 = _T_9721 | _T_9562; // @[ifu_mem_ctl.scala 689:91] + wire _T_9562 = _T_4765 & ic_tag_valid_out_1_94; // @[ifu_mem_ctl.scala 697:10] + wire _T_9722 = _T_9721 | _T_9562; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_95; // @[Reg.scala 27:20] - wire _T_9564 = _T_4766 & ic_tag_valid_out_1_95; // @[ifu_mem_ctl.scala 689:10] - wire _T_9723 = _T_9722 | _T_9564; // @[ifu_mem_ctl.scala 689:91] + wire _T_9564 = _T_4766 & ic_tag_valid_out_1_95; // @[ifu_mem_ctl.scala 697:10] + wire _T_9723 = _T_9722 | _T_9564; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_96; // @[Reg.scala 27:20] - wire _T_9566 = _T_4767 & ic_tag_valid_out_1_96; // @[ifu_mem_ctl.scala 689:10] - wire _T_9724 = _T_9723 | _T_9566; // @[ifu_mem_ctl.scala 689:91] + wire _T_9566 = _T_4767 & ic_tag_valid_out_1_96; // @[ifu_mem_ctl.scala 697:10] + wire _T_9724 = _T_9723 | _T_9566; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_97; // @[Reg.scala 27:20] - wire _T_9568 = _T_4768 & ic_tag_valid_out_1_97; // @[ifu_mem_ctl.scala 689:10] - wire _T_9725 = _T_9724 | _T_9568; // @[ifu_mem_ctl.scala 689:91] + wire _T_9568 = _T_4768 & ic_tag_valid_out_1_97; // @[ifu_mem_ctl.scala 697:10] + wire _T_9725 = _T_9724 | _T_9568; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_98; // @[Reg.scala 27:20] - wire _T_9570 = _T_4769 & ic_tag_valid_out_1_98; // @[ifu_mem_ctl.scala 689:10] - wire _T_9726 = _T_9725 | _T_9570; // @[ifu_mem_ctl.scala 689:91] + wire _T_9570 = _T_4769 & ic_tag_valid_out_1_98; // @[ifu_mem_ctl.scala 697:10] + wire _T_9726 = _T_9725 | _T_9570; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_99; // @[Reg.scala 27:20] - wire _T_9572 = _T_4770 & ic_tag_valid_out_1_99; // @[ifu_mem_ctl.scala 689:10] - wire _T_9727 = _T_9726 | _T_9572; // @[ifu_mem_ctl.scala 689:91] + wire _T_9572 = _T_4770 & ic_tag_valid_out_1_99; // @[ifu_mem_ctl.scala 697:10] + wire _T_9727 = _T_9726 | _T_9572; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_100; // @[Reg.scala 27:20] - wire _T_9574 = _T_4771 & ic_tag_valid_out_1_100; // @[ifu_mem_ctl.scala 689:10] - wire _T_9728 = _T_9727 | _T_9574; // @[ifu_mem_ctl.scala 689:91] + wire _T_9574 = _T_4771 & ic_tag_valid_out_1_100; // @[ifu_mem_ctl.scala 697:10] + wire _T_9728 = _T_9727 | _T_9574; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_101; // @[Reg.scala 27:20] - wire _T_9576 = _T_4772 & ic_tag_valid_out_1_101; // @[ifu_mem_ctl.scala 689:10] - wire _T_9729 = _T_9728 | _T_9576; // @[ifu_mem_ctl.scala 689:91] + wire _T_9576 = _T_4772 & ic_tag_valid_out_1_101; // @[ifu_mem_ctl.scala 697:10] + wire _T_9729 = _T_9728 | _T_9576; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_102; // @[Reg.scala 27:20] - wire _T_9578 = _T_4773 & ic_tag_valid_out_1_102; // @[ifu_mem_ctl.scala 689:10] - wire _T_9730 = _T_9729 | _T_9578; // @[ifu_mem_ctl.scala 689:91] + wire _T_9578 = _T_4773 & ic_tag_valid_out_1_102; // @[ifu_mem_ctl.scala 697:10] + wire _T_9730 = _T_9729 | _T_9578; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_103; // @[Reg.scala 27:20] - wire _T_9580 = _T_4774 & ic_tag_valid_out_1_103; // @[ifu_mem_ctl.scala 689:10] - wire _T_9731 = _T_9730 | _T_9580; // @[ifu_mem_ctl.scala 689:91] + wire _T_9580 = _T_4774 & ic_tag_valid_out_1_103; // @[ifu_mem_ctl.scala 697:10] + wire _T_9731 = _T_9730 | _T_9580; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_104; // @[Reg.scala 27:20] - wire _T_9582 = _T_4775 & ic_tag_valid_out_1_104; // @[ifu_mem_ctl.scala 689:10] - wire _T_9732 = _T_9731 | _T_9582; // @[ifu_mem_ctl.scala 689:91] + wire _T_9582 = _T_4775 & ic_tag_valid_out_1_104; // @[ifu_mem_ctl.scala 697:10] + wire _T_9732 = _T_9731 | _T_9582; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_105; // @[Reg.scala 27:20] - wire _T_9584 = _T_4776 & ic_tag_valid_out_1_105; // @[ifu_mem_ctl.scala 689:10] - wire _T_9733 = _T_9732 | _T_9584; // @[ifu_mem_ctl.scala 689:91] + wire _T_9584 = _T_4776 & ic_tag_valid_out_1_105; // @[ifu_mem_ctl.scala 697:10] + wire _T_9733 = _T_9732 | _T_9584; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_106; // @[Reg.scala 27:20] - wire _T_9586 = _T_4777 & ic_tag_valid_out_1_106; // @[ifu_mem_ctl.scala 689:10] - wire _T_9734 = _T_9733 | _T_9586; // @[ifu_mem_ctl.scala 689:91] + wire _T_9586 = _T_4777 & ic_tag_valid_out_1_106; // @[ifu_mem_ctl.scala 697:10] + wire _T_9734 = _T_9733 | _T_9586; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_107; // @[Reg.scala 27:20] - wire _T_9588 = _T_4778 & ic_tag_valid_out_1_107; // @[ifu_mem_ctl.scala 689:10] - wire _T_9735 = _T_9734 | _T_9588; // @[ifu_mem_ctl.scala 689:91] + wire _T_9588 = _T_4778 & ic_tag_valid_out_1_107; // @[ifu_mem_ctl.scala 697:10] + wire _T_9735 = _T_9734 | _T_9588; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_108; // @[Reg.scala 27:20] - wire _T_9590 = _T_4779 & ic_tag_valid_out_1_108; // @[ifu_mem_ctl.scala 689:10] - wire _T_9736 = _T_9735 | _T_9590; // @[ifu_mem_ctl.scala 689:91] + wire _T_9590 = _T_4779 & ic_tag_valid_out_1_108; // @[ifu_mem_ctl.scala 697:10] + wire _T_9736 = _T_9735 | _T_9590; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_109; // @[Reg.scala 27:20] - wire _T_9592 = _T_4780 & ic_tag_valid_out_1_109; // @[ifu_mem_ctl.scala 689:10] - wire _T_9737 = _T_9736 | _T_9592; // @[ifu_mem_ctl.scala 689:91] + wire _T_9592 = _T_4780 & ic_tag_valid_out_1_109; // @[ifu_mem_ctl.scala 697:10] + wire _T_9737 = _T_9736 | _T_9592; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_110; // @[Reg.scala 27:20] - wire _T_9594 = _T_4781 & ic_tag_valid_out_1_110; // @[ifu_mem_ctl.scala 689:10] - wire _T_9738 = _T_9737 | _T_9594; // @[ifu_mem_ctl.scala 689:91] + wire _T_9594 = _T_4781 & ic_tag_valid_out_1_110; // @[ifu_mem_ctl.scala 697:10] + wire _T_9738 = _T_9737 | _T_9594; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_111; // @[Reg.scala 27:20] - wire _T_9596 = _T_4782 & ic_tag_valid_out_1_111; // @[ifu_mem_ctl.scala 689:10] - wire _T_9739 = _T_9738 | _T_9596; // @[ifu_mem_ctl.scala 689:91] + wire _T_9596 = _T_4782 & ic_tag_valid_out_1_111; // @[ifu_mem_ctl.scala 697:10] + wire _T_9739 = _T_9738 | _T_9596; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_112; // @[Reg.scala 27:20] - wire _T_9598 = _T_4783 & ic_tag_valid_out_1_112; // @[ifu_mem_ctl.scala 689:10] - wire _T_9740 = _T_9739 | _T_9598; // @[ifu_mem_ctl.scala 689:91] + wire _T_9598 = _T_4783 & ic_tag_valid_out_1_112; // @[ifu_mem_ctl.scala 697:10] + wire _T_9740 = _T_9739 | _T_9598; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_113; // @[Reg.scala 27:20] - wire _T_9600 = _T_4784 & ic_tag_valid_out_1_113; // @[ifu_mem_ctl.scala 689:10] - wire _T_9741 = _T_9740 | _T_9600; // @[ifu_mem_ctl.scala 689:91] + wire _T_9600 = _T_4784 & ic_tag_valid_out_1_113; // @[ifu_mem_ctl.scala 697:10] + wire _T_9741 = _T_9740 | _T_9600; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_114; // @[Reg.scala 27:20] - wire _T_9602 = _T_4785 & ic_tag_valid_out_1_114; // @[ifu_mem_ctl.scala 689:10] - wire _T_9742 = _T_9741 | _T_9602; // @[ifu_mem_ctl.scala 689:91] + wire _T_9602 = _T_4785 & ic_tag_valid_out_1_114; // @[ifu_mem_ctl.scala 697:10] + wire _T_9742 = _T_9741 | _T_9602; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_115; // @[Reg.scala 27:20] - wire _T_9604 = _T_4786 & ic_tag_valid_out_1_115; // @[ifu_mem_ctl.scala 689:10] - wire _T_9743 = _T_9742 | _T_9604; // @[ifu_mem_ctl.scala 689:91] + wire _T_9604 = _T_4786 & ic_tag_valid_out_1_115; // @[ifu_mem_ctl.scala 697:10] + wire _T_9743 = _T_9742 | _T_9604; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_116; // @[Reg.scala 27:20] - wire _T_9606 = _T_4787 & ic_tag_valid_out_1_116; // @[ifu_mem_ctl.scala 689:10] - wire _T_9744 = _T_9743 | _T_9606; // @[ifu_mem_ctl.scala 689:91] + wire _T_9606 = _T_4787 & ic_tag_valid_out_1_116; // @[ifu_mem_ctl.scala 697:10] + wire _T_9744 = _T_9743 | _T_9606; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_117; // @[Reg.scala 27:20] - wire _T_9608 = _T_4788 & ic_tag_valid_out_1_117; // @[ifu_mem_ctl.scala 689:10] - wire _T_9745 = _T_9744 | _T_9608; // @[ifu_mem_ctl.scala 689:91] + wire _T_9608 = _T_4788 & ic_tag_valid_out_1_117; // @[ifu_mem_ctl.scala 697:10] + wire _T_9745 = _T_9744 | _T_9608; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_118; // @[Reg.scala 27:20] - wire _T_9610 = _T_4789 & ic_tag_valid_out_1_118; // @[ifu_mem_ctl.scala 689:10] - wire _T_9746 = _T_9745 | _T_9610; // @[ifu_mem_ctl.scala 689:91] + wire _T_9610 = _T_4789 & ic_tag_valid_out_1_118; // @[ifu_mem_ctl.scala 697:10] + wire _T_9746 = _T_9745 | _T_9610; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_119; // @[Reg.scala 27:20] - wire _T_9612 = _T_4790 & ic_tag_valid_out_1_119; // @[ifu_mem_ctl.scala 689:10] - wire _T_9747 = _T_9746 | _T_9612; // @[ifu_mem_ctl.scala 689:91] + wire _T_9612 = _T_4790 & ic_tag_valid_out_1_119; // @[ifu_mem_ctl.scala 697:10] + wire _T_9747 = _T_9746 | _T_9612; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_120; // @[Reg.scala 27:20] - wire _T_9614 = _T_4791 & ic_tag_valid_out_1_120; // @[ifu_mem_ctl.scala 689:10] - wire _T_9748 = _T_9747 | _T_9614; // @[ifu_mem_ctl.scala 689:91] + wire _T_9614 = _T_4791 & ic_tag_valid_out_1_120; // @[ifu_mem_ctl.scala 697:10] + wire _T_9748 = _T_9747 | _T_9614; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_121; // @[Reg.scala 27:20] - wire _T_9616 = _T_4792 & ic_tag_valid_out_1_121; // @[ifu_mem_ctl.scala 689:10] - wire _T_9749 = _T_9748 | _T_9616; // @[ifu_mem_ctl.scala 689:91] + wire _T_9616 = _T_4792 & ic_tag_valid_out_1_121; // @[ifu_mem_ctl.scala 697:10] + wire _T_9749 = _T_9748 | _T_9616; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_122; // @[Reg.scala 27:20] - wire _T_9618 = _T_4793 & ic_tag_valid_out_1_122; // @[ifu_mem_ctl.scala 689:10] - wire _T_9750 = _T_9749 | _T_9618; // @[ifu_mem_ctl.scala 689:91] + wire _T_9618 = _T_4793 & ic_tag_valid_out_1_122; // @[ifu_mem_ctl.scala 697:10] + wire _T_9750 = _T_9749 | _T_9618; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_123; // @[Reg.scala 27:20] - wire _T_9620 = _T_4794 & ic_tag_valid_out_1_123; // @[ifu_mem_ctl.scala 689:10] - wire _T_9751 = _T_9750 | _T_9620; // @[ifu_mem_ctl.scala 689:91] + wire _T_9620 = _T_4794 & ic_tag_valid_out_1_123; // @[ifu_mem_ctl.scala 697:10] + wire _T_9751 = _T_9750 | _T_9620; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_124; // @[Reg.scala 27:20] - wire _T_9622 = _T_4795 & ic_tag_valid_out_1_124; // @[ifu_mem_ctl.scala 689:10] - wire _T_9752 = _T_9751 | _T_9622; // @[ifu_mem_ctl.scala 689:91] + wire _T_9622 = _T_4795 & ic_tag_valid_out_1_124; // @[ifu_mem_ctl.scala 697:10] + wire _T_9752 = _T_9751 | _T_9622; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_125; // @[Reg.scala 27:20] - wire _T_9624 = _T_4796 & ic_tag_valid_out_1_125; // @[ifu_mem_ctl.scala 689:10] - wire _T_9753 = _T_9752 | _T_9624; // @[ifu_mem_ctl.scala 689:91] + wire _T_9624 = _T_4796 & ic_tag_valid_out_1_125; // @[ifu_mem_ctl.scala 697:10] + wire _T_9753 = _T_9752 | _T_9624; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_126; // @[Reg.scala 27:20] - wire _T_9626 = _T_4797 & ic_tag_valid_out_1_126; // @[ifu_mem_ctl.scala 689:10] - wire _T_9754 = _T_9753 | _T_9626; // @[ifu_mem_ctl.scala 689:91] + wire _T_9626 = _T_4797 & ic_tag_valid_out_1_126; // @[ifu_mem_ctl.scala 697:10] + wire _T_9754 = _T_9753 | _T_9626; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_1_127; // @[Reg.scala 27:20] - wire _T_9628 = _T_4798 & ic_tag_valid_out_1_127; // @[ifu_mem_ctl.scala 689:10] - wire _T_9755 = _T_9754 | _T_9628; // @[ifu_mem_ctl.scala 689:91] + wire _T_9628 = _T_4798 & ic_tag_valid_out_1_127; // @[ifu_mem_ctl.scala 697:10] + wire _T_9755 = _T_9754 | _T_9628; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_0; // @[Reg.scala 27:20] - wire _T_8991 = _T_4671 & ic_tag_valid_out_0_0; // @[ifu_mem_ctl.scala 689:10] + wire _T_8991 = _T_4671 & ic_tag_valid_out_0_0; // @[ifu_mem_ctl.scala 697:10] reg ic_tag_valid_out_0_1; // @[Reg.scala 27:20] - wire _T_8993 = _T_4672 & ic_tag_valid_out_0_1; // @[ifu_mem_ctl.scala 689:10] - wire _T_9246 = _T_8991 | _T_8993; // @[ifu_mem_ctl.scala 689:91] + wire _T_8993 = _T_4672 & ic_tag_valid_out_0_1; // @[ifu_mem_ctl.scala 697:10] + wire _T_9246 = _T_8991 | _T_8993; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_2; // @[Reg.scala 27:20] - wire _T_8995 = _T_4673 & ic_tag_valid_out_0_2; // @[ifu_mem_ctl.scala 689:10] - wire _T_9247 = _T_9246 | _T_8995; // @[ifu_mem_ctl.scala 689:91] + wire _T_8995 = _T_4673 & ic_tag_valid_out_0_2; // @[ifu_mem_ctl.scala 697:10] + wire _T_9247 = _T_9246 | _T_8995; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_3; // @[Reg.scala 27:20] - wire _T_8997 = _T_4674 & ic_tag_valid_out_0_3; // @[ifu_mem_ctl.scala 689:10] - wire _T_9248 = _T_9247 | _T_8997; // @[ifu_mem_ctl.scala 689:91] + wire _T_8997 = _T_4674 & ic_tag_valid_out_0_3; // @[ifu_mem_ctl.scala 697:10] + wire _T_9248 = _T_9247 | _T_8997; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_4; // @[Reg.scala 27:20] - wire _T_8999 = _T_4675 & ic_tag_valid_out_0_4; // @[ifu_mem_ctl.scala 689:10] - wire _T_9249 = _T_9248 | _T_8999; // @[ifu_mem_ctl.scala 689:91] + wire _T_8999 = _T_4675 & ic_tag_valid_out_0_4; // @[ifu_mem_ctl.scala 697:10] + wire _T_9249 = _T_9248 | _T_8999; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_5; // @[Reg.scala 27:20] - wire _T_9001 = _T_4676 & ic_tag_valid_out_0_5; // @[ifu_mem_ctl.scala 689:10] - wire _T_9250 = _T_9249 | _T_9001; // @[ifu_mem_ctl.scala 689:91] + wire _T_9001 = _T_4676 & ic_tag_valid_out_0_5; // @[ifu_mem_ctl.scala 697:10] + wire _T_9250 = _T_9249 | _T_9001; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_6; // @[Reg.scala 27:20] - wire _T_9003 = _T_4677 & ic_tag_valid_out_0_6; // @[ifu_mem_ctl.scala 689:10] - wire _T_9251 = _T_9250 | _T_9003; // @[ifu_mem_ctl.scala 689:91] + wire _T_9003 = _T_4677 & ic_tag_valid_out_0_6; // @[ifu_mem_ctl.scala 697:10] + wire _T_9251 = _T_9250 | _T_9003; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_7; // @[Reg.scala 27:20] - wire _T_9005 = _T_4678 & ic_tag_valid_out_0_7; // @[ifu_mem_ctl.scala 689:10] - wire _T_9252 = _T_9251 | _T_9005; // @[ifu_mem_ctl.scala 689:91] + wire _T_9005 = _T_4678 & ic_tag_valid_out_0_7; // @[ifu_mem_ctl.scala 697:10] + wire _T_9252 = _T_9251 | _T_9005; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_8; // @[Reg.scala 27:20] - wire _T_9007 = _T_4679 & ic_tag_valid_out_0_8; // @[ifu_mem_ctl.scala 689:10] - wire _T_9253 = _T_9252 | _T_9007; // @[ifu_mem_ctl.scala 689:91] + wire _T_9007 = _T_4679 & ic_tag_valid_out_0_8; // @[ifu_mem_ctl.scala 697:10] + wire _T_9253 = _T_9252 | _T_9007; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_9; // @[Reg.scala 27:20] - wire _T_9009 = _T_4680 & ic_tag_valid_out_0_9; // @[ifu_mem_ctl.scala 689:10] - wire _T_9254 = _T_9253 | _T_9009; // @[ifu_mem_ctl.scala 689:91] + wire _T_9009 = _T_4680 & ic_tag_valid_out_0_9; // @[ifu_mem_ctl.scala 697:10] + wire _T_9254 = _T_9253 | _T_9009; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_10; // @[Reg.scala 27:20] - wire _T_9011 = _T_4681 & ic_tag_valid_out_0_10; // @[ifu_mem_ctl.scala 689:10] - wire _T_9255 = _T_9254 | _T_9011; // @[ifu_mem_ctl.scala 689:91] + wire _T_9011 = _T_4681 & ic_tag_valid_out_0_10; // @[ifu_mem_ctl.scala 697:10] + wire _T_9255 = _T_9254 | _T_9011; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_11; // @[Reg.scala 27:20] - wire _T_9013 = _T_4682 & ic_tag_valid_out_0_11; // @[ifu_mem_ctl.scala 689:10] - wire _T_9256 = _T_9255 | _T_9013; // @[ifu_mem_ctl.scala 689:91] + wire _T_9013 = _T_4682 & ic_tag_valid_out_0_11; // @[ifu_mem_ctl.scala 697:10] + wire _T_9256 = _T_9255 | _T_9013; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_12; // @[Reg.scala 27:20] - wire _T_9015 = _T_4683 & ic_tag_valid_out_0_12; // @[ifu_mem_ctl.scala 689:10] - wire _T_9257 = _T_9256 | _T_9015; // @[ifu_mem_ctl.scala 689:91] + wire _T_9015 = _T_4683 & ic_tag_valid_out_0_12; // @[ifu_mem_ctl.scala 697:10] + wire _T_9257 = _T_9256 | _T_9015; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_13; // @[Reg.scala 27:20] - wire _T_9017 = _T_4684 & ic_tag_valid_out_0_13; // @[ifu_mem_ctl.scala 689:10] - wire _T_9258 = _T_9257 | _T_9017; // @[ifu_mem_ctl.scala 689:91] + wire _T_9017 = _T_4684 & ic_tag_valid_out_0_13; // @[ifu_mem_ctl.scala 697:10] + wire _T_9258 = _T_9257 | _T_9017; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_14; // @[Reg.scala 27:20] - wire _T_9019 = _T_4685 & ic_tag_valid_out_0_14; // @[ifu_mem_ctl.scala 689:10] - wire _T_9259 = _T_9258 | _T_9019; // @[ifu_mem_ctl.scala 689:91] + wire _T_9019 = _T_4685 & ic_tag_valid_out_0_14; // @[ifu_mem_ctl.scala 697:10] + wire _T_9259 = _T_9258 | _T_9019; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_15; // @[Reg.scala 27:20] - wire _T_9021 = _T_4686 & ic_tag_valid_out_0_15; // @[ifu_mem_ctl.scala 689:10] - wire _T_9260 = _T_9259 | _T_9021; // @[ifu_mem_ctl.scala 689:91] + wire _T_9021 = _T_4686 & ic_tag_valid_out_0_15; // @[ifu_mem_ctl.scala 697:10] + wire _T_9260 = _T_9259 | _T_9021; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_16; // @[Reg.scala 27:20] - wire _T_9023 = _T_4687 & ic_tag_valid_out_0_16; // @[ifu_mem_ctl.scala 689:10] - wire _T_9261 = _T_9260 | _T_9023; // @[ifu_mem_ctl.scala 689:91] + wire _T_9023 = _T_4687 & ic_tag_valid_out_0_16; // @[ifu_mem_ctl.scala 697:10] + wire _T_9261 = _T_9260 | _T_9023; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_17; // @[Reg.scala 27:20] - wire _T_9025 = _T_4688 & ic_tag_valid_out_0_17; // @[ifu_mem_ctl.scala 689:10] - wire _T_9262 = _T_9261 | _T_9025; // @[ifu_mem_ctl.scala 689:91] + wire _T_9025 = _T_4688 & ic_tag_valid_out_0_17; // @[ifu_mem_ctl.scala 697:10] + wire _T_9262 = _T_9261 | _T_9025; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_18; // @[Reg.scala 27:20] - wire _T_9027 = _T_4689 & ic_tag_valid_out_0_18; // @[ifu_mem_ctl.scala 689:10] - wire _T_9263 = _T_9262 | _T_9027; // @[ifu_mem_ctl.scala 689:91] + wire _T_9027 = _T_4689 & ic_tag_valid_out_0_18; // @[ifu_mem_ctl.scala 697:10] + wire _T_9263 = _T_9262 | _T_9027; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_19; // @[Reg.scala 27:20] - wire _T_9029 = _T_4690 & ic_tag_valid_out_0_19; // @[ifu_mem_ctl.scala 689:10] - wire _T_9264 = _T_9263 | _T_9029; // @[ifu_mem_ctl.scala 689:91] + wire _T_9029 = _T_4690 & ic_tag_valid_out_0_19; // @[ifu_mem_ctl.scala 697:10] + wire _T_9264 = _T_9263 | _T_9029; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_20; // @[Reg.scala 27:20] - wire _T_9031 = _T_4691 & ic_tag_valid_out_0_20; // @[ifu_mem_ctl.scala 689:10] - wire _T_9265 = _T_9264 | _T_9031; // @[ifu_mem_ctl.scala 689:91] + wire _T_9031 = _T_4691 & ic_tag_valid_out_0_20; // @[ifu_mem_ctl.scala 697:10] + wire _T_9265 = _T_9264 | _T_9031; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_21; // @[Reg.scala 27:20] - wire _T_9033 = _T_4692 & ic_tag_valid_out_0_21; // @[ifu_mem_ctl.scala 689:10] - wire _T_9266 = _T_9265 | _T_9033; // @[ifu_mem_ctl.scala 689:91] + wire _T_9033 = _T_4692 & ic_tag_valid_out_0_21; // @[ifu_mem_ctl.scala 697:10] + wire _T_9266 = _T_9265 | _T_9033; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_22; // @[Reg.scala 27:20] - wire _T_9035 = _T_4693 & ic_tag_valid_out_0_22; // @[ifu_mem_ctl.scala 689:10] - wire _T_9267 = _T_9266 | _T_9035; // @[ifu_mem_ctl.scala 689:91] + wire _T_9035 = _T_4693 & ic_tag_valid_out_0_22; // @[ifu_mem_ctl.scala 697:10] + wire _T_9267 = _T_9266 | _T_9035; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_23; // @[Reg.scala 27:20] - wire _T_9037 = _T_4694 & ic_tag_valid_out_0_23; // @[ifu_mem_ctl.scala 689:10] - wire _T_9268 = _T_9267 | _T_9037; // @[ifu_mem_ctl.scala 689:91] + wire _T_9037 = _T_4694 & ic_tag_valid_out_0_23; // @[ifu_mem_ctl.scala 697:10] + wire _T_9268 = _T_9267 | _T_9037; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_24; // @[Reg.scala 27:20] - wire _T_9039 = _T_4695 & ic_tag_valid_out_0_24; // @[ifu_mem_ctl.scala 689:10] - wire _T_9269 = _T_9268 | _T_9039; // @[ifu_mem_ctl.scala 689:91] + wire _T_9039 = _T_4695 & ic_tag_valid_out_0_24; // @[ifu_mem_ctl.scala 697:10] + wire _T_9269 = _T_9268 | _T_9039; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_25; // @[Reg.scala 27:20] - wire _T_9041 = _T_4696 & ic_tag_valid_out_0_25; // @[ifu_mem_ctl.scala 689:10] - wire _T_9270 = _T_9269 | _T_9041; // @[ifu_mem_ctl.scala 689:91] + wire _T_9041 = _T_4696 & ic_tag_valid_out_0_25; // @[ifu_mem_ctl.scala 697:10] + wire _T_9270 = _T_9269 | _T_9041; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_26; // @[Reg.scala 27:20] - wire _T_9043 = _T_4697 & ic_tag_valid_out_0_26; // @[ifu_mem_ctl.scala 689:10] - wire _T_9271 = _T_9270 | _T_9043; // @[ifu_mem_ctl.scala 689:91] + wire _T_9043 = _T_4697 & ic_tag_valid_out_0_26; // @[ifu_mem_ctl.scala 697:10] + wire _T_9271 = _T_9270 | _T_9043; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_27; // @[Reg.scala 27:20] - wire _T_9045 = _T_4698 & ic_tag_valid_out_0_27; // @[ifu_mem_ctl.scala 689:10] - wire _T_9272 = _T_9271 | _T_9045; // @[ifu_mem_ctl.scala 689:91] + wire _T_9045 = _T_4698 & ic_tag_valid_out_0_27; // @[ifu_mem_ctl.scala 697:10] + wire _T_9272 = _T_9271 | _T_9045; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_28; // @[Reg.scala 27:20] - wire _T_9047 = _T_4699 & ic_tag_valid_out_0_28; // @[ifu_mem_ctl.scala 689:10] - wire _T_9273 = _T_9272 | _T_9047; // @[ifu_mem_ctl.scala 689:91] + wire _T_9047 = _T_4699 & ic_tag_valid_out_0_28; // @[ifu_mem_ctl.scala 697:10] + wire _T_9273 = _T_9272 | _T_9047; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_29; // @[Reg.scala 27:20] - wire _T_9049 = _T_4700 & ic_tag_valid_out_0_29; // @[ifu_mem_ctl.scala 689:10] - wire _T_9274 = _T_9273 | _T_9049; // @[ifu_mem_ctl.scala 689:91] + wire _T_9049 = _T_4700 & ic_tag_valid_out_0_29; // @[ifu_mem_ctl.scala 697:10] + wire _T_9274 = _T_9273 | _T_9049; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_30; // @[Reg.scala 27:20] - wire _T_9051 = _T_4701 & ic_tag_valid_out_0_30; // @[ifu_mem_ctl.scala 689:10] - wire _T_9275 = _T_9274 | _T_9051; // @[ifu_mem_ctl.scala 689:91] + wire _T_9051 = _T_4701 & ic_tag_valid_out_0_30; // @[ifu_mem_ctl.scala 697:10] + wire _T_9275 = _T_9274 | _T_9051; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_31; // @[Reg.scala 27:20] - wire _T_9053 = _T_4702 & ic_tag_valid_out_0_31; // @[ifu_mem_ctl.scala 689:10] - wire _T_9276 = _T_9275 | _T_9053; // @[ifu_mem_ctl.scala 689:91] + wire _T_9053 = _T_4702 & ic_tag_valid_out_0_31; // @[ifu_mem_ctl.scala 697:10] + wire _T_9276 = _T_9275 | _T_9053; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_32; // @[Reg.scala 27:20] - wire _T_9055 = _T_4703 & ic_tag_valid_out_0_32; // @[ifu_mem_ctl.scala 689:10] - wire _T_9277 = _T_9276 | _T_9055; // @[ifu_mem_ctl.scala 689:91] + wire _T_9055 = _T_4703 & ic_tag_valid_out_0_32; // @[ifu_mem_ctl.scala 697:10] + wire _T_9277 = _T_9276 | _T_9055; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_33; // @[Reg.scala 27:20] - wire _T_9057 = _T_4704 & ic_tag_valid_out_0_33; // @[ifu_mem_ctl.scala 689:10] - wire _T_9278 = _T_9277 | _T_9057; // @[ifu_mem_ctl.scala 689:91] + wire _T_9057 = _T_4704 & ic_tag_valid_out_0_33; // @[ifu_mem_ctl.scala 697:10] + wire _T_9278 = _T_9277 | _T_9057; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_34; // @[Reg.scala 27:20] - wire _T_9059 = _T_4705 & ic_tag_valid_out_0_34; // @[ifu_mem_ctl.scala 689:10] - wire _T_9279 = _T_9278 | _T_9059; // @[ifu_mem_ctl.scala 689:91] + wire _T_9059 = _T_4705 & ic_tag_valid_out_0_34; // @[ifu_mem_ctl.scala 697:10] + wire _T_9279 = _T_9278 | _T_9059; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_35; // @[Reg.scala 27:20] - wire _T_9061 = _T_4706 & ic_tag_valid_out_0_35; // @[ifu_mem_ctl.scala 689:10] - wire _T_9280 = _T_9279 | _T_9061; // @[ifu_mem_ctl.scala 689:91] + wire _T_9061 = _T_4706 & ic_tag_valid_out_0_35; // @[ifu_mem_ctl.scala 697:10] + wire _T_9280 = _T_9279 | _T_9061; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_36; // @[Reg.scala 27:20] - wire _T_9063 = _T_4707 & ic_tag_valid_out_0_36; // @[ifu_mem_ctl.scala 689:10] - wire _T_9281 = _T_9280 | _T_9063; // @[ifu_mem_ctl.scala 689:91] + wire _T_9063 = _T_4707 & ic_tag_valid_out_0_36; // @[ifu_mem_ctl.scala 697:10] + wire _T_9281 = _T_9280 | _T_9063; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_37; // @[Reg.scala 27:20] - wire _T_9065 = _T_4708 & ic_tag_valid_out_0_37; // @[ifu_mem_ctl.scala 689:10] - wire _T_9282 = _T_9281 | _T_9065; // @[ifu_mem_ctl.scala 689:91] + wire _T_9065 = _T_4708 & ic_tag_valid_out_0_37; // @[ifu_mem_ctl.scala 697:10] + wire _T_9282 = _T_9281 | _T_9065; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_38; // @[Reg.scala 27:20] - wire _T_9067 = _T_4709 & ic_tag_valid_out_0_38; // @[ifu_mem_ctl.scala 689:10] - wire _T_9283 = _T_9282 | _T_9067; // @[ifu_mem_ctl.scala 689:91] + wire _T_9067 = _T_4709 & ic_tag_valid_out_0_38; // @[ifu_mem_ctl.scala 697:10] + wire _T_9283 = _T_9282 | _T_9067; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_39; // @[Reg.scala 27:20] - wire _T_9069 = _T_4710 & ic_tag_valid_out_0_39; // @[ifu_mem_ctl.scala 689:10] - wire _T_9284 = _T_9283 | _T_9069; // @[ifu_mem_ctl.scala 689:91] + wire _T_9069 = _T_4710 & ic_tag_valid_out_0_39; // @[ifu_mem_ctl.scala 697:10] + wire _T_9284 = _T_9283 | _T_9069; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_40; // @[Reg.scala 27:20] - wire _T_9071 = _T_4711 & ic_tag_valid_out_0_40; // @[ifu_mem_ctl.scala 689:10] - wire _T_9285 = _T_9284 | _T_9071; // @[ifu_mem_ctl.scala 689:91] + wire _T_9071 = _T_4711 & ic_tag_valid_out_0_40; // @[ifu_mem_ctl.scala 697:10] + wire _T_9285 = _T_9284 | _T_9071; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_41; // @[Reg.scala 27:20] - wire _T_9073 = _T_4712 & ic_tag_valid_out_0_41; // @[ifu_mem_ctl.scala 689:10] - wire _T_9286 = _T_9285 | _T_9073; // @[ifu_mem_ctl.scala 689:91] + wire _T_9073 = _T_4712 & ic_tag_valid_out_0_41; // @[ifu_mem_ctl.scala 697:10] + wire _T_9286 = _T_9285 | _T_9073; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_42; // @[Reg.scala 27:20] - wire _T_9075 = _T_4713 & ic_tag_valid_out_0_42; // @[ifu_mem_ctl.scala 689:10] - wire _T_9287 = _T_9286 | _T_9075; // @[ifu_mem_ctl.scala 689:91] + wire _T_9075 = _T_4713 & ic_tag_valid_out_0_42; // @[ifu_mem_ctl.scala 697:10] + wire _T_9287 = _T_9286 | _T_9075; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_43; // @[Reg.scala 27:20] - wire _T_9077 = _T_4714 & ic_tag_valid_out_0_43; // @[ifu_mem_ctl.scala 689:10] - wire _T_9288 = _T_9287 | _T_9077; // @[ifu_mem_ctl.scala 689:91] + wire _T_9077 = _T_4714 & ic_tag_valid_out_0_43; // @[ifu_mem_ctl.scala 697:10] + wire _T_9288 = _T_9287 | _T_9077; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_44; // @[Reg.scala 27:20] - wire _T_9079 = _T_4715 & ic_tag_valid_out_0_44; // @[ifu_mem_ctl.scala 689:10] - wire _T_9289 = _T_9288 | _T_9079; // @[ifu_mem_ctl.scala 689:91] + wire _T_9079 = _T_4715 & ic_tag_valid_out_0_44; // @[ifu_mem_ctl.scala 697:10] + wire _T_9289 = _T_9288 | _T_9079; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_45; // @[Reg.scala 27:20] - wire _T_9081 = _T_4716 & ic_tag_valid_out_0_45; // @[ifu_mem_ctl.scala 689:10] - wire _T_9290 = _T_9289 | _T_9081; // @[ifu_mem_ctl.scala 689:91] + wire _T_9081 = _T_4716 & ic_tag_valid_out_0_45; // @[ifu_mem_ctl.scala 697:10] + wire _T_9290 = _T_9289 | _T_9081; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_46; // @[Reg.scala 27:20] - wire _T_9083 = _T_4717 & ic_tag_valid_out_0_46; // @[ifu_mem_ctl.scala 689:10] - wire _T_9291 = _T_9290 | _T_9083; // @[ifu_mem_ctl.scala 689:91] + wire _T_9083 = _T_4717 & ic_tag_valid_out_0_46; // @[ifu_mem_ctl.scala 697:10] + wire _T_9291 = _T_9290 | _T_9083; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_47; // @[Reg.scala 27:20] - wire _T_9085 = _T_4718 & ic_tag_valid_out_0_47; // @[ifu_mem_ctl.scala 689:10] - wire _T_9292 = _T_9291 | _T_9085; // @[ifu_mem_ctl.scala 689:91] + wire _T_9085 = _T_4718 & ic_tag_valid_out_0_47; // @[ifu_mem_ctl.scala 697:10] + wire _T_9292 = _T_9291 | _T_9085; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_48; // @[Reg.scala 27:20] - wire _T_9087 = _T_4719 & ic_tag_valid_out_0_48; // @[ifu_mem_ctl.scala 689:10] - wire _T_9293 = _T_9292 | _T_9087; // @[ifu_mem_ctl.scala 689:91] + wire _T_9087 = _T_4719 & ic_tag_valid_out_0_48; // @[ifu_mem_ctl.scala 697:10] + wire _T_9293 = _T_9292 | _T_9087; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_49; // @[Reg.scala 27:20] - wire _T_9089 = _T_4720 & ic_tag_valid_out_0_49; // @[ifu_mem_ctl.scala 689:10] - wire _T_9294 = _T_9293 | _T_9089; // @[ifu_mem_ctl.scala 689:91] + wire _T_9089 = _T_4720 & ic_tag_valid_out_0_49; // @[ifu_mem_ctl.scala 697:10] + wire _T_9294 = _T_9293 | _T_9089; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_50; // @[Reg.scala 27:20] - wire _T_9091 = _T_4721 & ic_tag_valid_out_0_50; // @[ifu_mem_ctl.scala 689:10] - wire _T_9295 = _T_9294 | _T_9091; // @[ifu_mem_ctl.scala 689:91] + wire _T_9091 = _T_4721 & ic_tag_valid_out_0_50; // @[ifu_mem_ctl.scala 697:10] + wire _T_9295 = _T_9294 | _T_9091; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_51; // @[Reg.scala 27:20] - wire _T_9093 = _T_4722 & ic_tag_valid_out_0_51; // @[ifu_mem_ctl.scala 689:10] - wire _T_9296 = _T_9295 | _T_9093; // @[ifu_mem_ctl.scala 689:91] + wire _T_9093 = _T_4722 & ic_tag_valid_out_0_51; // @[ifu_mem_ctl.scala 697:10] + wire _T_9296 = _T_9295 | _T_9093; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_52; // @[Reg.scala 27:20] - wire _T_9095 = _T_4723 & ic_tag_valid_out_0_52; // @[ifu_mem_ctl.scala 689:10] - wire _T_9297 = _T_9296 | _T_9095; // @[ifu_mem_ctl.scala 689:91] + wire _T_9095 = _T_4723 & ic_tag_valid_out_0_52; // @[ifu_mem_ctl.scala 697:10] + wire _T_9297 = _T_9296 | _T_9095; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_53; // @[Reg.scala 27:20] - wire _T_9097 = _T_4724 & ic_tag_valid_out_0_53; // @[ifu_mem_ctl.scala 689:10] - wire _T_9298 = _T_9297 | _T_9097; // @[ifu_mem_ctl.scala 689:91] + wire _T_9097 = _T_4724 & ic_tag_valid_out_0_53; // @[ifu_mem_ctl.scala 697:10] + wire _T_9298 = _T_9297 | _T_9097; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_54; // @[Reg.scala 27:20] - wire _T_9099 = _T_4725 & ic_tag_valid_out_0_54; // @[ifu_mem_ctl.scala 689:10] - wire _T_9299 = _T_9298 | _T_9099; // @[ifu_mem_ctl.scala 689:91] + wire _T_9099 = _T_4725 & ic_tag_valid_out_0_54; // @[ifu_mem_ctl.scala 697:10] + wire _T_9299 = _T_9298 | _T_9099; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_55; // @[Reg.scala 27:20] - wire _T_9101 = _T_4726 & ic_tag_valid_out_0_55; // @[ifu_mem_ctl.scala 689:10] - wire _T_9300 = _T_9299 | _T_9101; // @[ifu_mem_ctl.scala 689:91] + wire _T_9101 = _T_4726 & ic_tag_valid_out_0_55; // @[ifu_mem_ctl.scala 697:10] + wire _T_9300 = _T_9299 | _T_9101; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_56; // @[Reg.scala 27:20] - wire _T_9103 = _T_4727 & ic_tag_valid_out_0_56; // @[ifu_mem_ctl.scala 689:10] - wire _T_9301 = _T_9300 | _T_9103; // @[ifu_mem_ctl.scala 689:91] + wire _T_9103 = _T_4727 & ic_tag_valid_out_0_56; // @[ifu_mem_ctl.scala 697:10] + wire _T_9301 = _T_9300 | _T_9103; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_57; // @[Reg.scala 27:20] - wire _T_9105 = _T_4728 & ic_tag_valid_out_0_57; // @[ifu_mem_ctl.scala 689:10] - wire _T_9302 = _T_9301 | _T_9105; // @[ifu_mem_ctl.scala 689:91] + wire _T_9105 = _T_4728 & ic_tag_valid_out_0_57; // @[ifu_mem_ctl.scala 697:10] + wire _T_9302 = _T_9301 | _T_9105; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_58; // @[Reg.scala 27:20] - wire _T_9107 = _T_4729 & ic_tag_valid_out_0_58; // @[ifu_mem_ctl.scala 689:10] - wire _T_9303 = _T_9302 | _T_9107; // @[ifu_mem_ctl.scala 689:91] + wire _T_9107 = _T_4729 & ic_tag_valid_out_0_58; // @[ifu_mem_ctl.scala 697:10] + wire _T_9303 = _T_9302 | _T_9107; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_59; // @[Reg.scala 27:20] - wire _T_9109 = _T_4730 & ic_tag_valid_out_0_59; // @[ifu_mem_ctl.scala 689:10] - wire _T_9304 = _T_9303 | _T_9109; // @[ifu_mem_ctl.scala 689:91] + wire _T_9109 = _T_4730 & ic_tag_valid_out_0_59; // @[ifu_mem_ctl.scala 697:10] + wire _T_9304 = _T_9303 | _T_9109; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_60; // @[Reg.scala 27:20] - wire _T_9111 = _T_4731 & ic_tag_valid_out_0_60; // @[ifu_mem_ctl.scala 689:10] - wire _T_9305 = _T_9304 | _T_9111; // @[ifu_mem_ctl.scala 689:91] + wire _T_9111 = _T_4731 & ic_tag_valid_out_0_60; // @[ifu_mem_ctl.scala 697:10] + wire _T_9305 = _T_9304 | _T_9111; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_61; // @[Reg.scala 27:20] - wire _T_9113 = _T_4732 & ic_tag_valid_out_0_61; // @[ifu_mem_ctl.scala 689:10] - wire _T_9306 = _T_9305 | _T_9113; // @[ifu_mem_ctl.scala 689:91] + wire _T_9113 = _T_4732 & ic_tag_valid_out_0_61; // @[ifu_mem_ctl.scala 697:10] + wire _T_9306 = _T_9305 | _T_9113; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_62; // @[Reg.scala 27:20] - wire _T_9115 = _T_4733 & ic_tag_valid_out_0_62; // @[ifu_mem_ctl.scala 689:10] - wire _T_9307 = _T_9306 | _T_9115; // @[ifu_mem_ctl.scala 689:91] + wire _T_9115 = _T_4733 & ic_tag_valid_out_0_62; // @[ifu_mem_ctl.scala 697:10] + wire _T_9307 = _T_9306 | _T_9115; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_63; // @[Reg.scala 27:20] - wire _T_9117 = _T_4734 & ic_tag_valid_out_0_63; // @[ifu_mem_ctl.scala 689:10] - wire _T_9308 = _T_9307 | _T_9117; // @[ifu_mem_ctl.scala 689:91] + wire _T_9117 = _T_4734 & ic_tag_valid_out_0_63; // @[ifu_mem_ctl.scala 697:10] + wire _T_9308 = _T_9307 | _T_9117; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_64; // @[Reg.scala 27:20] - wire _T_9119 = _T_4735 & ic_tag_valid_out_0_64; // @[ifu_mem_ctl.scala 689:10] - wire _T_9309 = _T_9308 | _T_9119; // @[ifu_mem_ctl.scala 689:91] + wire _T_9119 = _T_4735 & ic_tag_valid_out_0_64; // @[ifu_mem_ctl.scala 697:10] + wire _T_9309 = _T_9308 | _T_9119; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_65; // @[Reg.scala 27:20] - wire _T_9121 = _T_4736 & ic_tag_valid_out_0_65; // @[ifu_mem_ctl.scala 689:10] - wire _T_9310 = _T_9309 | _T_9121; // @[ifu_mem_ctl.scala 689:91] + wire _T_9121 = _T_4736 & ic_tag_valid_out_0_65; // @[ifu_mem_ctl.scala 697:10] + wire _T_9310 = _T_9309 | _T_9121; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_66; // @[Reg.scala 27:20] - wire _T_9123 = _T_4737 & ic_tag_valid_out_0_66; // @[ifu_mem_ctl.scala 689:10] - wire _T_9311 = _T_9310 | _T_9123; // @[ifu_mem_ctl.scala 689:91] + wire _T_9123 = _T_4737 & ic_tag_valid_out_0_66; // @[ifu_mem_ctl.scala 697:10] + wire _T_9311 = _T_9310 | _T_9123; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_67; // @[Reg.scala 27:20] - wire _T_9125 = _T_4738 & ic_tag_valid_out_0_67; // @[ifu_mem_ctl.scala 689:10] - wire _T_9312 = _T_9311 | _T_9125; // @[ifu_mem_ctl.scala 689:91] + wire _T_9125 = _T_4738 & ic_tag_valid_out_0_67; // @[ifu_mem_ctl.scala 697:10] + wire _T_9312 = _T_9311 | _T_9125; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_68; // @[Reg.scala 27:20] - wire _T_9127 = _T_4739 & ic_tag_valid_out_0_68; // @[ifu_mem_ctl.scala 689:10] - wire _T_9313 = _T_9312 | _T_9127; // @[ifu_mem_ctl.scala 689:91] + wire _T_9127 = _T_4739 & ic_tag_valid_out_0_68; // @[ifu_mem_ctl.scala 697:10] + wire _T_9313 = _T_9312 | _T_9127; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_69; // @[Reg.scala 27:20] - wire _T_9129 = _T_4740 & ic_tag_valid_out_0_69; // @[ifu_mem_ctl.scala 689:10] - wire _T_9314 = _T_9313 | _T_9129; // @[ifu_mem_ctl.scala 689:91] + wire _T_9129 = _T_4740 & ic_tag_valid_out_0_69; // @[ifu_mem_ctl.scala 697:10] + wire _T_9314 = _T_9313 | _T_9129; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_70; // @[Reg.scala 27:20] - wire _T_9131 = _T_4741 & ic_tag_valid_out_0_70; // @[ifu_mem_ctl.scala 689:10] - wire _T_9315 = _T_9314 | _T_9131; // @[ifu_mem_ctl.scala 689:91] + wire _T_9131 = _T_4741 & ic_tag_valid_out_0_70; // @[ifu_mem_ctl.scala 697:10] + wire _T_9315 = _T_9314 | _T_9131; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_71; // @[Reg.scala 27:20] - wire _T_9133 = _T_4742 & ic_tag_valid_out_0_71; // @[ifu_mem_ctl.scala 689:10] - wire _T_9316 = _T_9315 | _T_9133; // @[ifu_mem_ctl.scala 689:91] + wire _T_9133 = _T_4742 & ic_tag_valid_out_0_71; // @[ifu_mem_ctl.scala 697:10] + wire _T_9316 = _T_9315 | _T_9133; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_72; // @[Reg.scala 27:20] - wire _T_9135 = _T_4743 & ic_tag_valid_out_0_72; // @[ifu_mem_ctl.scala 689:10] - wire _T_9317 = _T_9316 | _T_9135; // @[ifu_mem_ctl.scala 689:91] + wire _T_9135 = _T_4743 & ic_tag_valid_out_0_72; // @[ifu_mem_ctl.scala 697:10] + wire _T_9317 = _T_9316 | _T_9135; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_73; // @[Reg.scala 27:20] - wire _T_9137 = _T_4744 & ic_tag_valid_out_0_73; // @[ifu_mem_ctl.scala 689:10] - wire _T_9318 = _T_9317 | _T_9137; // @[ifu_mem_ctl.scala 689:91] + wire _T_9137 = _T_4744 & ic_tag_valid_out_0_73; // @[ifu_mem_ctl.scala 697:10] + wire _T_9318 = _T_9317 | _T_9137; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_74; // @[Reg.scala 27:20] - wire _T_9139 = _T_4745 & ic_tag_valid_out_0_74; // @[ifu_mem_ctl.scala 689:10] - wire _T_9319 = _T_9318 | _T_9139; // @[ifu_mem_ctl.scala 689:91] + wire _T_9139 = _T_4745 & ic_tag_valid_out_0_74; // @[ifu_mem_ctl.scala 697:10] + wire _T_9319 = _T_9318 | _T_9139; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_75; // @[Reg.scala 27:20] - wire _T_9141 = _T_4746 & ic_tag_valid_out_0_75; // @[ifu_mem_ctl.scala 689:10] - wire _T_9320 = _T_9319 | _T_9141; // @[ifu_mem_ctl.scala 689:91] + wire _T_9141 = _T_4746 & ic_tag_valid_out_0_75; // @[ifu_mem_ctl.scala 697:10] + wire _T_9320 = _T_9319 | _T_9141; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_76; // @[Reg.scala 27:20] - wire _T_9143 = _T_4747 & ic_tag_valid_out_0_76; // @[ifu_mem_ctl.scala 689:10] - wire _T_9321 = _T_9320 | _T_9143; // @[ifu_mem_ctl.scala 689:91] + wire _T_9143 = _T_4747 & ic_tag_valid_out_0_76; // @[ifu_mem_ctl.scala 697:10] + wire _T_9321 = _T_9320 | _T_9143; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_77; // @[Reg.scala 27:20] - wire _T_9145 = _T_4748 & ic_tag_valid_out_0_77; // @[ifu_mem_ctl.scala 689:10] - wire _T_9322 = _T_9321 | _T_9145; // @[ifu_mem_ctl.scala 689:91] + wire _T_9145 = _T_4748 & ic_tag_valid_out_0_77; // @[ifu_mem_ctl.scala 697:10] + wire _T_9322 = _T_9321 | _T_9145; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_78; // @[Reg.scala 27:20] - wire _T_9147 = _T_4749 & ic_tag_valid_out_0_78; // @[ifu_mem_ctl.scala 689:10] - wire _T_9323 = _T_9322 | _T_9147; // @[ifu_mem_ctl.scala 689:91] + wire _T_9147 = _T_4749 & ic_tag_valid_out_0_78; // @[ifu_mem_ctl.scala 697:10] + wire _T_9323 = _T_9322 | _T_9147; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_79; // @[Reg.scala 27:20] - wire _T_9149 = _T_4750 & ic_tag_valid_out_0_79; // @[ifu_mem_ctl.scala 689:10] - wire _T_9324 = _T_9323 | _T_9149; // @[ifu_mem_ctl.scala 689:91] + wire _T_9149 = _T_4750 & ic_tag_valid_out_0_79; // @[ifu_mem_ctl.scala 697:10] + wire _T_9324 = _T_9323 | _T_9149; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_80; // @[Reg.scala 27:20] - wire _T_9151 = _T_4751 & ic_tag_valid_out_0_80; // @[ifu_mem_ctl.scala 689:10] - wire _T_9325 = _T_9324 | _T_9151; // @[ifu_mem_ctl.scala 689:91] + wire _T_9151 = _T_4751 & ic_tag_valid_out_0_80; // @[ifu_mem_ctl.scala 697:10] + wire _T_9325 = _T_9324 | _T_9151; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_81; // @[Reg.scala 27:20] - wire _T_9153 = _T_4752 & ic_tag_valid_out_0_81; // @[ifu_mem_ctl.scala 689:10] - wire _T_9326 = _T_9325 | _T_9153; // @[ifu_mem_ctl.scala 689:91] + wire _T_9153 = _T_4752 & ic_tag_valid_out_0_81; // @[ifu_mem_ctl.scala 697:10] + wire _T_9326 = _T_9325 | _T_9153; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_82; // @[Reg.scala 27:20] - wire _T_9155 = _T_4753 & ic_tag_valid_out_0_82; // @[ifu_mem_ctl.scala 689:10] - wire _T_9327 = _T_9326 | _T_9155; // @[ifu_mem_ctl.scala 689:91] + wire _T_9155 = _T_4753 & ic_tag_valid_out_0_82; // @[ifu_mem_ctl.scala 697:10] + wire _T_9327 = _T_9326 | _T_9155; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_83; // @[Reg.scala 27:20] - wire _T_9157 = _T_4754 & ic_tag_valid_out_0_83; // @[ifu_mem_ctl.scala 689:10] - wire _T_9328 = _T_9327 | _T_9157; // @[ifu_mem_ctl.scala 689:91] + wire _T_9157 = _T_4754 & ic_tag_valid_out_0_83; // @[ifu_mem_ctl.scala 697:10] + wire _T_9328 = _T_9327 | _T_9157; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_84; // @[Reg.scala 27:20] - wire _T_9159 = _T_4755 & ic_tag_valid_out_0_84; // @[ifu_mem_ctl.scala 689:10] - wire _T_9329 = _T_9328 | _T_9159; // @[ifu_mem_ctl.scala 689:91] + wire _T_9159 = _T_4755 & ic_tag_valid_out_0_84; // @[ifu_mem_ctl.scala 697:10] + wire _T_9329 = _T_9328 | _T_9159; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_85; // @[Reg.scala 27:20] - wire _T_9161 = _T_4756 & ic_tag_valid_out_0_85; // @[ifu_mem_ctl.scala 689:10] - wire _T_9330 = _T_9329 | _T_9161; // @[ifu_mem_ctl.scala 689:91] + wire _T_9161 = _T_4756 & ic_tag_valid_out_0_85; // @[ifu_mem_ctl.scala 697:10] + wire _T_9330 = _T_9329 | _T_9161; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_86; // @[Reg.scala 27:20] - wire _T_9163 = _T_4757 & ic_tag_valid_out_0_86; // @[ifu_mem_ctl.scala 689:10] - wire _T_9331 = _T_9330 | _T_9163; // @[ifu_mem_ctl.scala 689:91] + wire _T_9163 = _T_4757 & ic_tag_valid_out_0_86; // @[ifu_mem_ctl.scala 697:10] + wire _T_9331 = _T_9330 | _T_9163; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_87; // @[Reg.scala 27:20] - wire _T_9165 = _T_4758 & ic_tag_valid_out_0_87; // @[ifu_mem_ctl.scala 689:10] - wire _T_9332 = _T_9331 | _T_9165; // @[ifu_mem_ctl.scala 689:91] + wire _T_9165 = _T_4758 & ic_tag_valid_out_0_87; // @[ifu_mem_ctl.scala 697:10] + wire _T_9332 = _T_9331 | _T_9165; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_88; // @[Reg.scala 27:20] - wire _T_9167 = _T_4759 & ic_tag_valid_out_0_88; // @[ifu_mem_ctl.scala 689:10] - wire _T_9333 = _T_9332 | _T_9167; // @[ifu_mem_ctl.scala 689:91] + wire _T_9167 = _T_4759 & ic_tag_valid_out_0_88; // @[ifu_mem_ctl.scala 697:10] + wire _T_9333 = _T_9332 | _T_9167; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_89; // @[Reg.scala 27:20] - wire _T_9169 = _T_4760 & ic_tag_valid_out_0_89; // @[ifu_mem_ctl.scala 689:10] - wire _T_9334 = _T_9333 | _T_9169; // @[ifu_mem_ctl.scala 689:91] + wire _T_9169 = _T_4760 & ic_tag_valid_out_0_89; // @[ifu_mem_ctl.scala 697:10] + wire _T_9334 = _T_9333 | _T_9169; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_90; // @[Reg.scala 27:20] - wire _T_9171 = _T_4761 & ic_tag_valid_out_0_90; // @[ifu_mem_ctl.scala 689:10] - wire _T_9335 = _T_9334 | _T_9171; // @[ifu_mem_ctl.scala 689:91] + wire _T_9171 = _T_4761 & ic_tag_valid_out_0_90; // @[ifu_mem_ctl.scala 697:10] + wire _T_9335 = _T_9334 | _T_9171; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_91; // @[Reg.scala 27:20] - wire _T_9173 = _T_4762 & ic_tag_valid_out_0_91; // @[ifu_mem_ctl.scala 689:10] - wire _T_9336 = _T_9335 | _T_9173; // @[ifu_mem_ctl.scala 689:91] + wire _T_9173 = _T_4762 & ic_tag_valid_out_0_91; // @[ifu_mem_ctl.scala 697:10] + wire _T_9336 = _T_9335 | _T_9173; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_92; // @[Reg.scala 27:20] - wire _T_9175 = _T_4763 & ic_tag_valid_out_0_92; // @[ifu_mem_ctl.scala 689:10] - wire _T_9337 = _T_9336 | _T_9175; // @[ifu_mem_ctl.scala 689:91] + wire _T_9175 = _T_4763 & ic_tag_valid_out_0_92; // @[ifu_mem_ctl.scala 697:10] + wire _T_9337 = _T_9336 | _T_9175; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_93; // @[Reg.scala 27:20] - wire _T_9177 = _T_4764 & ic_tag_valid_out_0_93; // @[ifu_mem_ctl.scala 689:10] - wire _T_9338 = _T_9337 | _T_9177; // @[ifu_mem_ctl.scala 689:91] + wire _T_9177 = _T_4764 & ic_tag_valid_out_0_93; // @[ifu_mem_ctl.scala 697:10] + wire _T_9338 = _T_9337 | _T_9177; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_94; // @[Reg.scala 27:20] - wire _T_9179 = _T_4765 & ic_tag_valid_out_0_94; // @[ifu_mem_ctl.scala 689:10] - wire _T_9339 = _T_9338 | _T_9179; // @[ifu_mem_ctl.scala 689:91] + wire _T_9179 = _T_4765 & ic_tag_valid_out_0_94; // @[ifu_mem_ctl.scala 697:10] + wire _T_9339 = _T_9338 | _T_9179; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_95; // @[Reg.scala 27:20] - wire _T_9181 = _T_4766 & ic_tag_valid_out_0_95; // @[ifu_mem_ctl.scala 689:10] - wire _T_9340 = _T_9339 | _T_9181; // @[ifu_mem_ctl.scala 689:91] + wire _T_9181 = _T_4766 & ic_tag_valid_out_0_95; // @[ifu_mem_ctl.scala 697:10] + wire _T_9340 = _T_9339 | _T_9181; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_96; // @[Reg.scala 27:20] - wire _T_9183 = _T_4767 & ic_tag_valid_out_0_96; // @[ifu_mem_ctl.scala 689:10] - wire _T_9341 = _T_9340 | _T_9183; // @[ifu_mem_ctl.scala 689:91] + wire _T_9183 = _T_4767 & ic_tag_valid_out_0_96; // @[ifu_mem_ctl.scala 697:10] + wire _T_9341 = _T_9340 | _T_9183; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_97; // @[Reg.scala 27:20] - wire _T_9185 = _T_4768 & ic_tag_valid_out_0_97; // @[ifu_mem_ctl.scala 689:10] - wire _T_9342 = _T_9341 | _T_9185; // @[ifu_mem_ctl.scala 689:91] + wire _T_9185 = _T_4768 & ic_tag_valid_out_0_97; // @[ifu_mem_ctl.scala 697:10] + wire _T_9342 = _T_9341 | _T_9185; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_98; // @[Reg.scala 27:20] - wire _T_9187 = _T_4769 & ic_tag_valid_out_0_98; // @[ifu_mem_ctl.scala 689:10] - wire _T_9343 = _T_9342 | _T_9187; // @[ifu_mem_ctl.scala 689:91] + wire _T_9187 = _T_4769 & ic_tag_valid_out_0_98; // @[ifu_mem_ctl.scala 697:10] + wire _T_9343 = _T_9342 | _T_9187; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_99; // @[Reg.scala 27:20] - wire _T_9189 = _T_4770 & ic_tag_valid_out_0_99; // @[ifu_mem_ctl.scala 689:10] - wire _T_9344 = _T_9343 | _T_9189; // @[ifu_mem_ctl.scala 689:91] + wire _T_9189 = _T_4770 & ic_tag_valid_out_0_99; // @[ifu_mem_ctl.scala 697:10] + wire _T_9344 = _T_9343 | _T_9189; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_100; // @[Reg.scala 27:20] - wire _T_9191 = _T_4771 & ic_tag_valid_out_0_100; // @[ifu_mem_ctl.scala 689:10] - wire _T_9345 = _T_9344 | _T_9191; // @[ifu_mem_ctl.scala 689:91] + wire _T_9191 = _T_4771 & ic_tag_valid_out_0_100; // @[ifu_mem_ctl.scala 697:10] + wire _T_9345 = _T_9344 | _T_9191; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_101; // @[Reg.scala 27:20] - wire _T_9193 = _T_4772 & ic_tag_valid_out_0_101; // @[ifu_mem_ctl.scala 689:10] - wire _T_9346 = _T_9345 | _T_9193; // @[ifu_mem_ctl.scala 689:91] + wire _T_9193 = _T_4772 & ic_tag_valid_out_0_101; // @[ifu_mem_ctl.scala 697:10] + wire _T_9346 = _T_9345 | _T_9193; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_102; // @[Reg.scala 27:20] - wire _T_9195 = _T_4773 & ic_tag_valid_out_0_102; // @[ifu_mem_ctl.scala 689:10] - wire _T_9347 = _T_9346 | _T_9195; // @[ifu_mem_ctl.scala 689:91] + wire _T_9195 = _T_4773 & ic_tag_valid_out_0_102; // @[ifu_mem_ctl.scala 697:10] + wire _T_9347 = _T_9346 | _T_9195; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_103; // @[Reg.scala 27:20] - wire _T_9197 = _T_4774 & ic_tag_valid_out_0_103; // @[ifu_mem_ctl.scala 689:10] - wire _T_9348 = _T_9347 | _T_9197; // @[ifu_mem_ctl.scala 689:91] + wire _T_9197 = _T_4774 & ic_tag_valid_out_0_103; // @[ifu_mem_ctl.scala 697:10] + wire _T_9348 = _T_9347 | _T_9197; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_104; // @[Reg.scala 27:20] - wire _T_9199 = _T_4775 & ic_tag_valid_out_0_104; // @[ifu_mem_ctl.scala 689:10] - wire _T_9349 = _T_9348 | _T_9199; // @[ifu_mem_ctl.scala 689:91] + wire _T_9199 = _T_4775 & ic_tag_valid_out_0_104; // @[ifu_mem_ctl.scala 697:10] + wire _T_9349 = _T_9348 | _T_9199; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_105; // @[Reg.scala 27:20] - wire _T_9201 = _T_4776 & ic_tag_valid_out_0_105; // @[ifu_mem_ctl.scala 689:10] - wire _T_9350 = _T_9349 | _T_9201; // @[ifu_mem_ctl.scala 689:91] + wire _T_9201 = _T_4776 & ic_tag_valid_out_0_105; // @[ifu_mem_ctl.scala 697:10] + wire _T_9350 = _T_9349 | _T_9201; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_106; // @[Reg.scala 27:20] - wire _T_9203 = _T_4777 & ic_tag_valid_out_0_106; // @[ifu_mem_ctl.scala 689:10] - wire _T_9351 = _T_9350 | _T_9203; // @[ifu_mem_ctl.scala 689:91] + wire _T_9203 = _T_4777 & ic_tag_valid_out_0_106; // @[ifu_mem_ctl.scala 697:10] + wire _T_9351 = _T_9350 | _T_9203; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_107; // @[Reg.scala 27:20] - wire _T_9205 = _T_4778 & ic_tag_valid_out_0_107; // @[ifu_mem_ctl.scala 689:10] - wire _T_9352 = _T_9351 | _T_9205; // @[ifu_mem_ctl.scala 689:91] + wire _T_9205 = _T_4778 & ic_tag_valid_out_0_107; // @[ifu_mem_ctl.scala 697:10] + wire _T_9352 = _T_9351 | _T_9205; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_108; // @[Reg.scala 27:20] - wire _T_9207 = _T_4779 & ic_tag_valid_out_0_108; // @[ifu_mem_ctl.scala 689:10] - wire _T_9353 = _T_9352 | _T_9207; // @[ifu_mem_ctl.scala 689:91] + wire _T_9207 = _T_4779 & ic_tag_valid_out_0_108; // @[ifu_mem_ctl.scala 697:10] + wire _T_9353 = _T_9352 | _T_9207; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_109; // @[Reg.scala 27:20] - wire _T_9209 = _T_4780 & ic_tag_valid_out_0_109; // @[ifu_mem_ctl.scala 689:10] - wire _T_9354 = _T_9353 | _T_9209; // @[ifu_mem_ctl.scala 689:91] + wire _T_9209 = _T_4780 & ic_tag_valid_out_0_109; // @[ifu_mem_ctl.scala 697:10] + wire _T_9354 = _T_9353 | _T_9209; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_110; // @[Reg.scala 27:20] - wire _T_9211 = _T_4781 & ic_tag_valid_out_0_110; // @[ifu_mem_ctl.scala 689:10] - wire _T_9355 = _T_9354 | _T_9211; // @[ifu_mem_ctl.scala 689:91] + wire _T_9211 = _T_4781 & ic_tag_valid_out_0_110; // @[ifu_mem_ctl.scala 697:10] + wire _T_9355 = _T_9354 | _T_9211; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_111; // @[Reg.scala 27:20] - wire _T_9213 = _T_4782 & ic_tag_valid_out_0_111; // @[ifu_mem_ctl.scala 689:10] - wire _T_9356 = _T_9355 | _T_9213; // @[ifu_mem_ctl.scala 689:91] + wire _T_9213 = _T_4782 & ic_tag_valid_out_0_111; // @[ifu_mem_ctl.scala 697:10] + wire _T_9356 = _T_9355 | _T_9213; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_112; // @[Reg.scala 27:20] - wire _T_9215 = _T_4783 & ic_tag_valid_out_0_112; // @[ifu_mem_ctl.scala 689:10] - wire _T_9357 = _T_9356 | _T_9215; // @[ifu_mem_ctl.scala 689:91] + wire _T_9215 = _T_4783 & ic_tag_valid_out_0_112; // @[ifu_mem_ctl.scala 697:10] + wire _T_9357 = _T_9356 | _T_9215; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_113; // @[Reg.scala 27:20] - wire _T_9217 = _T_4784 & ic_tag_valid_out_0_113; // @[ifu_mem_ctl.scala 689:10] - wire _T_9358 = _T_9357 | _T_9217; // @[ifu_mem_ctl.scala 689:91] + wire _T_9217 = _T_4784 & ic_tag_valid_out_0_113; // @[ifu_mem_ctl.scala 697:10] + wire _T_9358 = _T_9357 | _T_9217; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_114; // @[Reg.scala 27:20] - wire _T_9219 = _T_4785 & ic_tag_valid_out_0_114; // @[ifu_mem_ctl.scala 689:10] - wire _T_9359 = _T_9358 | _T_9219; // @[ifu_mem_ctl.scala 689:91] + wire _T_9219 = _T_4785 & ic_tag_valid_out_0_114; // @[ifu_mem_ctl.scala 697:10] + wire _T_9359 = _T_9358 | _T_9219; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_115; // @[Reg.scala 27:20] - wire _T_9221 = _T_4786 & ic_tag_valid_out_0_115; // @[ifu_mem_ctl.scala 689:10] - wire _T_9360 = _T_9359 | _T_9221; // @[ifu_mem_ctl.scala 689:91] + wire _T_9221 = _T_4786 & ic_tag_valid_out_0_115; // @[ifu_mem_ctl.scala 697:10] + wire _T_9360 = _T_9359 | _T_9221; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_116; // @[Reg.scala 27:20] - wire _T_9223 = _T_4787 & ic_tag_valid_out_0_116; // @[ifu_mem_ctl.scala 689:10] - wire _T_9361 = _T_9360 | _T_9223; // @[ifu_mem_ctl.scala 689:91] + wire _T_9223 = _T_4787 & ic_tag_valid_out_0_116; // @[ifu_mem_ctl.scala 697:10] + wire _T_9361 = _T_9360 | _T_9223; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_117; // @[Reg.scala 27:20] - wire _T_9225 = _T_4788 & ic_tag_valid_out_0_117; // @[ifu_mem_ctl.scala 689:10] - wire _T_9362 = _T_9361 | _T_9225; // @[ifu_mem_ctl.scala 689:91] + wire _T_9225 = _T_4788 & ic_tag_valid_out_0_117; // @[ifu_mem_ctl.scala 697:10] + wire _T_9362 = _T_9361 | _T_9225; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_118; // @[Reg.scala 27:20] - wire _T_9227 = _T_4789 & ic_tag_valid_out_0_118; // @[ifu_mem_ctl.scala 689:10] - wire _T_9363 = _T_9362 | _T_9227; // @[ifu_mem_ctl.scala 689:91] + wire _T_9227 = _T_4789 & ic_tag_valid_out_0_118; // @[ifu_mem_ctl.scala 697:10] + wire _T_9363 = _T_9362 | _T_9227; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_119; // @[Reg.scala 27:20] - wire _T_9229 = _T_4790 & ic_tag_valid_out_0_119; // @[ifu_mem_ctl.scala 689:10] - wire _T_9364 = _T_9363 | _T_9229; // @[ifu_mem_ctl.scala 689:91] + wire _T_9229 = _T_4790 & ic_tag_valid_out_0_119; // @[ifu_mem_ctl.scala 697:10] + wire _T_9364 = _T_9363 | _T_9229; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_120; // @[Reg.scala 27:20] - wire _T_9231 = _T_4791 & ic_tag_valid_out_0_120; // @[ifu_mem_ctl.scala 689:10] - wire _T_9365 = _T_9364 | _T_9231; // @[ifu_mem_ctl.scala 689:91] + wire _T_9231 = _T_4791 & ic_tag_valid_out_0_120; // @[ifu_mem_ctl.scala 697:10] + wire _T_9365 = _T_9364 | _T_9231; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_121; // @[Reg.scala 27:20] - wire _T_9233 = _T_4792 & ic_tag_valid_out_0_121; // @[ifu_mem_ctl.scala 689:10] - wire _T_9366 = _T_9365 | _T_9233; // @[ifu_mem_ctl.scala 689:91] + wire _T_9233 = _T_4792 & ic_tag_valid_out_0_121; // @[ifu_mem_ctl.scala 697:10] + wire _T_9366 = _T_9365 | _T_9233; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_122; // @[Reg.scala 27:20] - wire _T_9235 = _T_4793 & ic_tag_valid_out_0_122; // @[ifu_mem_ctl.scala 689:10] - wire _T_9367 = _T_9366 | _T_9235; // @[ifu_mem_ctl.scala 689:91] + wire _T_9235 = _T_4793 & ic_tag_valid_out_0_122; // @[ifu_mem_ctl.scala 697:10] + wire _T_9367 = _T_9366 | _T_9235; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_123; // @[Reg.scala 27:20] - wire _T_9237 = _T_4794 & ic_tag_valid_out_0_123; // @[ifu_mem_ctl.scala 689:10] - wire _T_9368 = _T_9367 | _T_9237; // @[ifu_mem_ctl.scala 689:91] + wire _T_9237 = _T_4794 & ic_tag_valid_out_0_123; // @[ifu_mem_ctl.scala 697:10] + wire _T_9368 = _T_9367 | _T_9237; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_124; // @[Reg.scala 27:20] - wire _T_9239 = _T_4795 & ic_tag_valid_out_0_124; // @[ifu_mem_ctl.scala 689:10] - wire _T_9369 = _T_9368 | _T_9239; // @[ifu_mem_ctl.scala 689:91] + wire _T_9239 = _T_4795 & ic_tag_valid_out_0_124; // @[ifu_mem_ctl.scala 697:10] + wire _T_9369 = _T_9368 | _T_9239; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_125; // @[Reg.scala 27:20] - wire _T_9241 = _T_4796 & ic_tag_valid_out_0_125; // @[ifu_mem_ctl.scala 689:10] - wire _T_9370 = _T_9369 | _T_9241; // @[ifu_mem_ctl.scala 689:91] + wire _T_9241 = _T_4796 & ic_tag_valid_out_0_125; // @[ifu_mem_ctl.scala 697:10] + wire _T_9370 = _T_9369 | _T_9241; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_126; // @[Reg.scala 27:20] - wire _T_9243 = _T_4797 & ic_tag_valid_out_0_126; // @[ifu_mem_ctl.scala 689:10] - wire _T_9371 = _T_9370 | _T_9243; // @[ifu_mem_ctl.scala 689:91] + wire _T_9243 = _T_4797 & ic_tag_valid_out_0_126; // @[ifu_mem_ctl.scala 697:10] + wire _T_9371 = _T_9370 | _T_9243; // @[ifu_mem_ctl.scala 697:91] reg ic_tag_valid_out_0_127; // @[Reg.scala 27:20] - wire _T_9245 = _T_4798 & ic_tag_valid_out_0_127; // @[ifu_mem_ctl.scala 689:10] - wire _T_9372 = _T_9371 | _T_9245; // @[ifu_mem_ctl.scala 689:91] + wire _T_9245 = _T_4798 & ic_tag_valid_out_0_127; // @[ifu_mem_ctl.scala 697:10] + wire _T_9372 = _T_9371 | _T_9245; // @[ifu_mem_ctl.scala 697:91] wire [1:0] ic_tag_valid_unq = {_T_9755,_T_9372}; // @[Cat.scala 29:58] - reg [1:0] ic_debug_way_ff; // @[ifu_mem_ctl.scala 761:53] - reg ic_debug_rd_en_ff; // @[ifu_mem_ctl.scala 763:54] + reg [1:0] ic_debug_way_ff; // @[ifu_mem_ctl.scala 768:53] + reg ic_debug_rd_en_ff; // @[ifu_mem_ctl.scala 770:54] wire [1:0] _T_9795 = ic_debug_rd_en_ff ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire [1:0] _T_9796 = ic_debug_way_ff & _T_9795; // @[ifu_mem_ctl.scala 744:67] - wire [1:0] _T_9797 = ic_tag_valid_unq & _T_9796; // @[ifu_mem_ctl.scala 744:48] - wire ic_debug_tag_val_rd_out = |_T_9797; // @[ifu_mem_ctl.scala 744:115] + wire [1:0] _T_9796 = ic_debug_way_ff & _T_9795; // @[ifu_mem_ctl.scala 751:67] + wire [1:0] _T_9797 = ic_tag_valid_unq & _T_9796; // @[ifu_mem_ctl.scala 751:48] + wire ic_debug_tag_val_rd_out = |_T_9797; // @[ifu_mem_ctl.scala 751:115] wire [70:0] _T_1211 = {2'h0,io_ic_tag_debug_rd_data[25:21],32'h0,io_ic_tag_debug_rd_data[20:0],6'h0,way_status,3'h0,ic_debug_tag_val_rd_out}; // @[Cat.scala 29:58] - reg [70:0] _T_1212; // @[ifu_mem_ctl.scala 277:76] - wire _T_1250 = ~ifu_byp_data_err_new; // @[ifu_mem_ctl.scala 293:98] - wire sel_byp_data = _T_1254 & _T_1250; // @[ifu_mem_ctl.scala 293:96] - wire _T_1257 = sel_byp_data | fetch_req_iccm_f; // @[ifu_mem_ctl.scala 298:46] - wire final_data_sel1_0 = _T_1257 | sel_ic_data; // @[ifu_mem_ctl.scala 298:62] + reg [70:0] _T_1212; // @[ifu_mem_ctl.scala 263:76] + wire _T_1250 = ~ifu_byp_data_err_new; // @[ifu_mem_ctl.scala 279:98] + wire sel_byp_data = _T_1254 & _T_1250; // @[ifu_mem_ctl.scala 279:96] + wire _T_1257 = sel_byp_data | fetch_req_iccm_f; // @[ifu_mem_ctl.scala 284:46] + wire final_data_sel1_0 = _T_1257 | sel_ic_data; // @[ifu_mem_ctl.scala 284:62] wire [63:0] _T_1263 = final_data_sel1_0 ? 64'hffffffffffffffff : 64'h0; // @[Bitwise.scala 72:12] - wire [63:0] ic_final_data = _T_1263 & io_ic_rd_data; // @[ifu_mem_ctl.scala 302:92] + wire [63:0] ic_final_data = _T_1263 & io_ic_rd_data; // @[ifu_mem_ctl.scala 288:92] wire [63:0] _T_1265 = fetch_req_iccm_f ? 64'hffffffffffffffff : 64'h0; // @[Bitwise.scala 72:12] - wire [63:0] _T_1266 = _T_1265 & io_iccm_rd_data; // @[ifu_mem_ctl.scala 306:69] + wire [63:0] _T_1266 = _T_1265 & io_iccm_rd_data; // @[ifu_mem_ctl.scala 292:69] wire [63:0] _T_1268 = sel_byp_data ? 64'hffffffffffffffff : 64'h0; // @[Bitwise.scala 72:12] wire [3:0] byp_fetch_index_inc_0 = {byp_fetch_index_inc,1'h0}; // @[Cat.scala 29:58] - wire _T_1662 = byp_fetch_index_inc_0 == 4'h0; // @[ifu_mem_ctl.scala 372:73] + wire _T_1662 = byp_fetch_index_inc_0 == 4'h0; // @[ifu_mem_ctl.scala 358:73] wire [15:0] _T_1710 = _T_1662 ? ic_miss_buff_data_0[15:0] : 16'h0; // @[Mux.scala 27:72] - wire _T_1665 = byp_fetch_index_inc_0 == 4'h1; // @[ifu_mem_ctl.scala 372:73] + wire _T_1665 = byp_fetch_index_inc_0 == 4'h1; // @[ifu_mem_ctl.scala 358:73] wire [15:0] _T_1711 = _T_1665 ? ic_miss_buff_data_1[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1726 = _T_1710 | _T_1711; // @[Mux.scala 27:72] - wire _T_1668 = byp_fetch_index_inc_0 == 4'h2; // @[ifu_mem_ctl.scala 372:73] + wire _T_1668 = byp_fetch_index_inc_0 == 4'h2; // @[ifu_mem_ctl.scala 358:73] wire [15:0] _T_1712 = _T_1668 ? ic_miss_buff_data_2[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1727 = _T_1726 | _T_1712; // @[Mux.scala 27:72] - wire _T_1671 = byp_fetch_index_inc_0 == 4'h3; // @[ifu_mem_ctl.scala 372:73] + wire _T_1671 = byp_fetch_index_inc_0 == 4'h3; // @[ifu_mem_ctl.scala 358:73] wire [15:0] _T_1713 = _T_1671 ? ic_miss_buff_data_3[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1728 = _T_1727 | _T_1713; // @[Mux.scala 27:72] - wire _T_1674 = byp_fetch_index_inc_0 == 4'h4; // @[ifu_mem_ctl.scala 372:73] + wire _T_1674 = byp_fetch_index_inc_0 == 4'h4; // @[ifu_mem_ctl.scala 358:73] wire [15:0] _T_1714 = _T_1674 ? ic_miss_buff_data_4[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1729 = _T_1728 | _T_1714; // @[Mux.scala 27:72] - wire _T_1677 = byp_fetch_index_inc_0 == 4'h5; // @[ifu_mem_ctl.scala 372:73] + wire _T_1677 = byp_fetch_index_inc_0 == 4'h5; // @[ifu_mem_ctl.scala 358:73] wire [15:0] _T_1715 = _T_1677 ? ic_miss_buff_data_5[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1730 = _T_1729 | _T_1715; // @[Mux.scala 27:72] - wire _T_1680 = byp_fetch_index_inc_0 == 4'h6; // @[ifu_mem_ctl.scala 372:73] + wire _T_1680 = byp_fetch_index_inc_0 == 4'h6; // @[ifu_mem_ctl.scala 358:73] wire [15:0] _T_1716 = _T_1680 ? ic_miss_buff_data_6[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1731 = _T_1730 | _T_1716; // @[Mux.scala 27:72] - wire _T_1683 = byp_fetch_index_inc_0 == 4'h7; // @[ifu_mem_ctl.scala 372:73] + wire _T_1683 = byp_fetch_index_inc_0 == 4'h7; // @[ifu_mem_ctl.scala 358:73] wire [15:0] _T_1717 = _T_1683 ? ic_miss_buff_data_7[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1732 = _T_1731 | _T_1717; // @[Mux.scala 27:72] - wire _T_1686 = byp_fetch_index_inc_0 == 4'h8; // @[ifu_mem_ctl.scala 372:73] + wire _T_1686 = byp_fetch_index_inc_0 == 4'h8; // @[ifu_mem_ctl.scala 358:73] wire [15:0] _T_1718 = _T_1686 ? ic_miss_buff_data_8[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1733 = _T_1732 | _T_1718; // @[Mux.scala 27:72] - wire _T_1689 = byp_fetch_index_inc_0 == 4'h9; // @[ifu_mem_ctl.scala 372:73] + wire _T_1689 = byp_fetch_index_inc_0 == 4'h9; // @[ifu_mem_ctl.scala 358:73] wire [15:0] _T_1719 = _T_1689 ? ic_miss_buff_data_9[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1734 = _T_1733 | _T_1719; // @[Mux.scala 27:72] - wire _T_1692 = byp_fetch_index_inc_0 == 4'ha; // @[ifu_mem_ctl.scala 372:73] + wire _T_1692 = byp_fetch_index_inc_0 == 4'ha; // @[ifu_mem_ctl.scala 358:73] wire [15:0] _T_1720 = _T_1692 ? ic_miss_buff_data_10[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1735 = _T_1734 | _T_1720; // @[Mux.scala 27:72] - wire _T_1695 = byp_fetch_index_inc_0 == 4'hb; // @[ifu_mem_ctl.scala 372:73] + wire _T_1695 = byp_fetch_index_inc_0 == 4'hb; // @[ifu_mem_ctl.scala 358:73] wire [15:0] _T_1721 = _T_1695 ? ic_miss_buff_data_11[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1736 = _T_1735 | _T_1721; // @[Mux.scala 27:72] - wire _T_1698 = byp_fetch_index_inc_0 == 4'hc; // @[ifu_mem_ctl.scala 372:73] + wire _T_1698 = byp_fetch_index_inc_0 == 4'hc; // @[ifu_mem_ctl.scala 358:73] wire [15:0] _T_1722 = _T_1698 ? ic_miss_buff_data_12[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1737 = _T_1736 | _T_1722; // @[Mux.scala 27:72] - wire _T_1701 = byp_fetch_index_inc_0 == 4'hd; // @[ifu_mem_ctl.scala 372:73] + wire _T_1701 = byp_fetch_index_inc_0 == 4'hd; // @[ifu_mem_ctl.scala 358:73] wire [15:0] _T_1723 = _T_1701 ? ic_miss_buff_data_13[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1738 = _T_1737 | _T_1723; // @[Mux.scala 27:72] - wire _T_1704 = byp_fetch_index_inc_0 == 4'he; // @[ifu_mem_ctl.scala 372:73] + wire _T_1704 = byp_fetch_index_inc_0 == 4'he; // @[ifu_mem_ctl.scala 358:73] wire [15:0] _T_1724 = _T_1704 ? ic_miss_buff_data_14[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1739 = _T_1738 | _T_1724; // @[Mux.scala 27:72] - wire _T_1707 = byp_fetch_index_inc_0 == 4'hf; // @[ifu_mem_ctl.scala 372:73] + wire _T_1707 = byp_fetch_index_inc_0 == 4'hf; // @[ifu_mem_ctl.scala 358:73] wire [15:0] _T_1725 = _T_1707 ? ic_miss_buff_data_15[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1740 = _T_1739 | _T_1725; // @[Mux.scala 27:72] wire [3:0] byp_fetch_index_1 = {ifu_fetch_addr_int_f[4:2],1'h1}; // @[Cat.scala 29:58] - wire _T_1742 = byp_fetch_index_1 == 4'h0; // @[ifu_mem_ctl.scala 372:179] + wire _T_1742 = byp_fetch_index_1 == 4'h0; // @[ifu_mem_ctl.scala 358:179] wire [31:0] _T_1790 = _T_1742 ? ic_miss_buff_data_0 : 32'h0; // @[Mux.scala 27:72] - wire _T_1745 = byp_fetch_index_1 == 4'h1; // @[ifu_mem_ctl.scala 372:179] + wire _T_1745 = byp_fetch_index_1 == 4'h1; // @[ifu_mem_ctl.scala 358:179] wire [31:0] _T_1791 = _T_1745 ? ic_miss_buff_data_1 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1806 = _T_1790 | _T_1791; // @[Mux.scala 27:72] - wire _T_1748 = byp_fetch_index_1 == 4'h2; // @[ifu_mem_ctl.scala 372:179] + wire _T_1748 = byp_fetch_index_1 == 4'h2; // @[ifu_mem_ctl.scala 358:179] wire [31:0] _T_1792 = _T_1748 ? ic_miss_buff_data_2 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1807 = _T_1806 | _T_1792; // @[Mux.scala 27:72] - wire _T_1751 = byp_fetch_index_1 == 4'h3; // @[ifu_mem_ctl.scala 372:179] + wire _T_1751 = byp_fetch_index_1 == 4'h3; // @[ifu_mem_ctl.scala 358:179] wire [31:0] _T_1793 = _T_1751 ? ic_miss_buff_data_3 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1808 = _T_1807 | _T_1793; // @[Mux.scala 27:72] - wire _T_1754 = byp_fetch_index_1 == 4'h4; // @[ifu_mem_ctl.scala 372:179] + wire _T_1754 = byp_fetch_index_1 == 4'h4; // @[ifu_mem_ctl.scala 358:179] wire [31:0] _T_1794 = _T_1754 ? ic_miss_buff_data_4 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1809 = _T_1808 | _T_1794; // @[Mux.scala 27:72] - wire _T_1757 = byp_fetch_index_1 == 4'h5; // @[ifu_mem_ctl.scala 372:179] + wire _T_1757 = byp_fetch_index_1 == 4'h5; // @[ifu_mem_ctl.scala 358:179] wire [31:0] _T_1795 = _T_1757 ? ic_miss_buff_data_5 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1810 = _T_1809 | _T_1795; // @[Mux.scala 27:72] - wire _T_1760 = byp_fetch_index_1 == 4'h6; // @[ifu_mem_ctl.scala 372:179] + wire _T_1760 = byp_fetch_index_1 == 4'h6; // @[ifu_mem_ctl.scala 358:179] wire [31:0] _T_1796 = _T_1760 ? ic_miss_buff_data_6 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1811 = _T_1810 | _T_1796; // @[Mux.scala 27:72] - wire _T_1763 = byp_fetch_index_1 == 4'h7; // @[ifu_mem_ctl.scala 372:179] + wire _T_1763 = byp_fetch_index_1 == 4'h7; // @[ifu_mem_ctl.scala 358:179] wire [31:0] _T_1797 = _T_1763 ? ic_miss_buff_data_7 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1812 = _T_1811 | _T_1797; // @[Mux.scala 27:72] - wire _T_1766 = byp_fetch_index_1 == 4'h8; // @[ifu_mem_ctl.scala 372:179] + wire _T_1766 = byp_fetch_index_1 == 4'h8; // @[ifu_mem_ctl.scala 358:179] wire [31:0] _T_1798 = _T_1766 ? ic_miss_buff_data_8 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1813 = _T_1812 | _T_1798; // @[Mux.scala 27:72] - wire _T_1769 = byp_fetch_index_1 == 4'h9; // @[ifu_mem_ctl.scala 372:179] + wire _T_1769 = byp_fetch_index_1 == 4'h9; // @[ifu_mem_ctl.scala 358:179] wire [31:0] _T_1799 = _T_1769 ? ic_miss_buff_data_9 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1814 = _T_1813 | _T_1799; // @[Mux.scala 27:72] - wire _T_1772 = byp_fetch_index_1 == 4'ha; // @[ifu_mem_ctl.scala 372:179] + wire _T_1772 = byp_fetch_index_1 == 4'ha; // @[ifu_mem_ctl.scala 358:179] wire [31:0] _T_1800 = _T_1772 ? ic_miss_buff_data_10 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1815 = _T_1814 | _T_1800; // @[Mux.scala 27:72] - wire _T_1775 = byp_fetch_index_1 == 4'hb; // @[ifu_mem_ctl.scala 372:179] + wire _T_1775 = byp_fetch_index_1 == 4'hb; // @[ifu_mem_ctl.scala 358:179] wire [31:0] _T_1801 = _T_1775 ? ic_miss_buff_data_11 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1816 = _T_1815 | _T_1801; // @[Mux.scala 27:72] - wire _T_1778 = byp_fetch_index_1 == 4'hc; // @[ifu_mem_ctl.scala 372:179] + wire _T_1778 = byp_fetch_index_1 == 4'hc; // @[ifu_mem_ctl.scala 358:179] wire [31:0] _T_1802 = _T_1778 ? ic_miss_buff_data_12 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1817 = _T_1816 | _T_1802; // @[Mux.scala 27:72] - wire _T_1781 = byp_fetch_index_1 == 4'hd; // @[ifu_mem_ctl.scala 372:179] + wire _T_1781 = byp_fetch_index_1 == 4'hd; // @[ifu_mem_ctl.scala 358:179] wire [31:0] _T_1803 = _T_1781 ? ic_miss_buff_data_13 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1818 = _T_1817 | _T_1803; // @[Mux.scala 27:72] - wire _T_1784 = byp_fetch_index_1 == 4'he; // @[ifu_mem_ctl.scala 372:179] + wire _T_1784 = byp_fetch_index_1 == 4'he; // @[ifu_mem_ctl.scala 358:179] wire [31:0] _T_1804 = _T_1784 ? ic_miss_buff_data_14 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1819 = _T_1818 | _T_1804; // @[Mux.scala 27:72] - wire _T_1787 = byp_fetch_index_1 == 4'hf; // @[ifu_mem_ctl.scala 372:179] + wire _T_1787 = byp_fetch_index_1 == 4'hf; // @[ifu_mem_ctl.scala 358:179] wire [31:0] _T_1805 = _T_1787 ? ic_miss_buff_data_15 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1820 = _T_1819 | _T_1805; // @[Mux.scala 27:72] wire [3:0] byp_fetch_index_0 = {ifu_fetch_addr_int_f[4:2],1'h0}; // @[Cat.scala 29:58] - wire _T_1822 = byp_fetch_index_0 == 4'h0; // @[ifu_mem_ctl.scala 372:285] + wire _T_1822 = byp_fetch_index_0 == 4'h0; // @[ifu_mem_ctl.scala 358:285] wire [31:0] _T_1870 = _T_1822 ? ic_miss_buff_data_0 : 32'h0; // @[Mux.scala 27:72] - wire _T_1825 = byp_fetch_index_0 == 4'h1; // @[ifu_mem_ctl.scala 372:285] + wire _T_1825 = byp_fetch_index_0 == 4'h1; // @[ifu_mem_ctl.scala 358:285] wire [31:0] _T_1871 = _T_1825 ? ic_miss_buff_data_1 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1886 = _T_1870 | _T_1871; // @[Mux.scala 27:72] - wire _T_1828 = byp_fetch_index_0 == 4'h2; // @[ifu_mem_ctl.scala 372:285] + wire _T_1828 = byp_fetch_index_0 == 4'h2; // @[ifu_mem_ctl.scala 358:285] wire [31:0] _T_1872 = _T_1828 ? ic_miss_buff_data_2 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1887 = _T_1886 | _T_1872; // @[Mux.scala 27:72] - wire _T_1831 = byp_fetch_index_0 == 4'h3; // @[ifu_mem_ctl.scala 372:285] + wire _T_1831 = byp_fetch_index_0 == 4'h3; // @[ifu_mem_ctl.scala 358:285] wire [31:0] _T_1873 = _T_1831 ? ic_miss_buff_data_3 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1888 = _T_1887 | _T_1873; // @[Mux.scala 27:72] - wire _T_1834 = byp_fetch_index_0 == 4'h4; // @[ifu_mem_ctl.scala 372:285] + wire _T_1834 = byp_fetch_index_0 == 4'h4; // @[ifu_mem_ctl.scala 358:285] wire [31:0] _T_1874 = _T_1834 ? ic_miss_buff_data_4 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1889 = _T_1888 | _T_1874; // @[Mux.scala 27:72] - wire _T_1837 = byp_fetch_index_0 == 4'h5; // @[ifu_mem_ctl.scala 372:285] + wire _T_1837 = byp_fetch_index_0 == 4'h5; // @[ifu_mem_ctl.scala 358:285] wire [31:0] _T_1875 = _T_1837 ? ic_miss_buff_data_5 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1890 = _T_1889 | _T_1875; // @[Mux.scala 27:72] - wire _T_1840 = byp_fetch_index_0 == 4'h6; // @[ifu_mem_ctl.scala 372:285] + wire _T_1840 = byp_fetch_index_0 == 4'h6; // @[ifu_mem_ctl.scala 358:285] wire [31:0] _T_1876 = _T_1840 ? ic_miss_buff_data_6 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1891 = _T_1890 | _T_1876; // @[Mux.scala 27:72] - wire _T_1843 = byp_fetch_index_0 == 4'h7; // @[ifu_mem_ctl.scala 372:285] + wire _T_1843 = byp_fetch_index_0 == 4'h7; // @[ifu_mem_ctl.scala 358:285] wire [31:0] _T_1877 = _T_1843 ? ic_miss_buff_data_7 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1892 = _T_1891 | _T_1877; // @[Mux.scala 27:72] - wire _T_1846 = byp_fetch_index_0 == 4'h8; // @[ifu_mem_ctl.scala 372:285] + wire _T_1846 = byp_fetch_index_0 == 4'h8; // @[ifu_mem_ctl.scala 358:285] wire [31:0] _T_1878 = _T_1846 ? ic_miss_buff_data_8 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1893 = _T_1892 | _T_1878; // @[Mux.scala 27:72] - wire _T_1849 = byp_fetch_index_0 == 4'h9; // @[ifu_mem_ctl.scala 372:285] + wire _T_1849 = byp_fetch_index_0 == 4'h9; // @[ifu_mem_ctl.scala 358:285] wire [31:0] _T_1879 = _T_1849 ? ic_miss_buff_data_9 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1894 = _T_1893 | _T_1879; // @[Mux.scala 27:72] - wire _T_1852 = byp_fetch_index_0 == 4'ha; // @[ifu_mem_ctl.scala 372:285] + wire _T_1852 = byp_fetch_index_0 == 4'ha; // @[ifu_mem_ctl.scala 358:285] wire [31:0] _T_1880 = _T_1852 ? ic_miss_buff_data_10 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1895 = _T_1894 | _T_1880; // @[Mux.scala 27:72] - wire _T_1855 = byp_fetch_index_0 == 4'hb; // @[ifu_mem_ctl.scala 372:285] + wire _T_1855 = byp_fetch_index_0 == 4'hb; // @[ifu_mem_ctl.scala 358:285] wire [31:0] _T_1881 = _T_1855 ? ic_miss_buff_data_11 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1896 = _T_1895 | _T_1881; // @[Mux.scala 27:72] - wire _T_1858 = byp_fetch_index_0 == 4'hc; // @[ifu_mem_ctl.scala 372:285] + wire _T_1858 = byp_fetch_index_0 == 4'hc; // @[ifu_mem_ctl.scala 358:285] wire [31:0] _T_1882 = _T_1858 ? ic_miss_buff_data_12 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1897 = _T_1896 | _T_1882; // @[Mux.scala 27:72] - wire _T_1861 = byp_fetch_index_0 == 4'hd; // @[ifu_mem_ctl.scala 372:285] + wire _T_1861 = byp_fetch_index_0 == 4'hd; // @[ifu_mem_ctl.scala 358:285] wire [31:0] _T_1883 = _T_1861 ? ic_miss_buff_data_13 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1898 = _T_1897 | _T_1883; // @[Mux.scala 27:72] - wire _T_1864 = byp_fetch_index_0 == 4'he; // @[ifu_mem_ctl.scala 372:285] + wire _T_1864 = byp_fetch_index_0 == 4'he; // @[ifu_mem_ctl.scala 358:285] wire [31:0] _T_1884 = _T_1864 ? ic_miss_buff_data_14 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1899 = _T_1898 | _T_1884; // @[Mux.scala 27:72] - wire _T_1867 = byp_fetch_index_0 == 4'hf; // @[ifu_mem_ctl.scala 372:285] + wire _T_1867 = byp_fetch_index_0 == 4'hf; // @[ifu_mem_ctl.scala 358:285] wire [31:0] _T_1885 = _T_1867 ? ic_miss_buff_data_15 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_1900 = _T_1899 | _T_1885; // @[Mux.scala 27:72] wire [79:0] _T_1903 = {_T_1740,_T_1820,_T_1900}; // @[Cat.scala 29:58] wire [3:0] byp_fetch_index_inc_1 = {byp_fetch_index_inc,1'h1}; // @[Cat.scala 29:58] - wire _T_1904 = byp_fetch_index_inc_1 == 4'h0; // @[ifu_mem_ctl.scala 373:73] + wire _T_1904 = byp_fetch_index_inc_1 == 4'h0; // @[ifu_mem_ctl.scala 359:73] wire [15:0] _T_1952 = _T_1904 ? ic_miss_buff_data_0[15:0] : 16'h0; // @[Mux.scala 27:72] - wire _T_1907 = byp_fetch_index_inc_1 == 4'h1; // @[ifu_mem_ctl.scala 373:73] + wire _T_1907 = byp_fetch_index_inc_1 == 4'h1; // @[ifu_mem_ctl.scala 359:73] wire [15:0] _T_1953 = _T_1907 ? ic_miss_buff_data_1[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1968 = _T_1952 | _T_1953; // @[Mux.scala 27:72] - wire _T_1910 = byp_fetch_index_inc_1 == 4'h2; // @[ifu_mem_ctl.scala 373:73] + wire _T_1910 = byp_fetch_index_inc_1 == 4'h2; // @[ifu_mem_ctl.scala 359:73] wire [15:0] _T_1954 = _T_1910 ? ic_miss_buff_data_2[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1969 = _T_1968 | _T_1954; // @[Mux.scala 27:72] - wire _T_1913 = byp_fetch_index_inc_1 == 4'h3; // @[ifu_mem_ctl.scala 373:73] + wire _T_1913 = byp_fetch_index_inc_1 == 4'h3; // @[ifu_mem_ctl.scala 359:73] wire [15:0] _T_1955 = _T_1913 ? ic_miss_buff_data_3[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1970 = _T_1969 | _T_1955; // @[Mux.scala 27:72] - wire _T_1916 = byp_fetch_index_inc_1 == 4'h4; // @[ifu_mem_ctl.scala 373:73] + wire _T_1916 = byp_fetch_index_inc_1 == 4'h4; // @[ifu_mem_ctl.scala 359:73] wire [15:0] _T_1956 = _T_1916 ? ic_miss_buff_data_4[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1971 = _T_1970 | _T_1956; // @[Mux.scala 27:72] - wire _T_1919 = byp_fetch_index_inc_1 == 4'h5; // @[ifu_mem_ctl.scala 373:73] + wire _T_1919 = byp_fetch_index_inc_1 == 4'h5; // @[ifu_mem_ctl.scala 359:73] wire [15:0] _T_1957 = _T_1919 ? ic_miss_buff_data_5[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1972 = _T_1971 | _T_1957; // @[Mux.scala 27:72] - wire _T_1922 = byp_fetch_index_inc_1 == 4'h6; // @[ifu_mem_ctl.scala 373:73] + wire _T_1922 = byp_fetch_index_inc_1 == 4'h6; // @[ifu_mem_ctl.scala 359:73] wire [15:0] _T_1958 = _T_1922 ? ic_miss_buff_data_6[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1973 = _T_1972 | _T_1958; // @[Mux.scala 27:72] - wire _T_1925 = byp_fetch_index_inc_1 == 4'h7; // @[ifu_mem_ctl.scala 373:73] + wire _T_1925 = byp_fetch_index_inc_1 == 4'h7; // @[ifu_mem_ctl.scala 359:73] wire [15:0] _T_1959 = _T_1925 ? ic_miss_buff_data_7[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1974 = _T_1973 | _T_1959; // @[Mux.scala 27:72] - wire _T_1928 = byp_fetch_index_inc_1 == 4'h8; // @[ifu_mem_ctl.scala 373:73] + wire _T_1928 = byp_fetch_index_inc_1 == 4'h8; // @[ifu_mem_ctl.scala 359:73] wire [15:0] _T_1960 = _T_1928 ? ic_miss_buff_data_8[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1975 = _T_1974 | _T_1960; // @[Mux.scala 27:72] - wire _T_1931 = byp_fetch_index_inc_1 == 4'h9; // @[ifu_mem_ctl.scala 373:73] + wire _T_1931 = byp_fetch_index_inc_1 == 4'h9; // @[ifu_mem_ctl.scala 359:73] wire [15:0] _T_1961 = _T_1931 ? ic_miss_buff_data_9[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1976 = _T_1975 | _T_1961; // @[Mux.scala 27:72] - wire _T_1934 = byp_fetch_index_inc_1 == 4'ha; // @[ifu_mem_ctl.scala 373:73] + wire _T_1934 = byp_fetch_index_inc_1 == 4'ha; // @[ifu_mem_ctl.scala 359:73] wire [15:0] _T_1962 = _T_1934 ? ic_miss_buff_data_10[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1977 = _T_1976 | _T_1962; // @[Mux.scala 27:72] - wire _T_1937 = byp_fetch_index_inc_1 == 4'hb; // @[ifu_mem_ctl.scala 373:73] + wire _T_1937 = byp_fetch_index_inc_1 == 4'hb; // @[ifu_mem_ctl.scala 359:73] wire [15:0] _T_1963 = _T_1937 ? ic_miss_buff_data_11[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1978 = _T_1977 | _T_1963; // @[Mux.scala 27:72] - wire _T_1940 = byp_fetch_index_inc_1 == 4'hc; // @[ifu_mem_ctl.scala 373:73] + wire _T_1940 = byp_fetch_index_inc_1 == 4'hc; // @[ifu_mem_ctl.scala 359:73] wire [15:0] _T_1964 = _T_1940 ? ic_miss_buff_data_12[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1979 = _T_1978 | _T_1964; // @[Mux.scala 27:72] - wire _T_1943 = byp_fetch_index_inc_1 == 4'hd; // @[ifu_mem_ctl.scala 373:73] + wire _T_1943 = byp_fetch_index_inc_1 == 4'hd; // @[ifu_mem_ctl.scala 359:73] wire [15:0] _T_1965 = _T_1943 ? ic_miss_buff_data_13[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1980 = _T_1979 | _T_1965; // @[Mux.scala 27:72] - wire _T_1946 = byp_fetch_index_inc_1 == 4'he; // @[ifu_mem_ctl.scala 373:73] + wire _T_1946 = byp_fetch_index_inc_1 == 4'he; // @[ifu_mem_ctl.scala 359:73] wire [15:0] _T_1966 = _T_1946 ? ic_miss_buff_data_14[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1981 = _T_1980 | _T_1966; // @[Mux.scala 27:72] - wire _T_1949 = byp_fetch_index_inc_1 == 4'hf; // @[ifu_mem_ctl.scala 373:73] + wire _T_1949 = byp_fetch_index_inc_1 == 4'hf; // @[ifu_mem_ctl.scala 359:73] wire [15:0] _T_1967 = _T_1949 ? ic_miss_buff_data_15[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_1982 = _T_1981 | _T_1967; // @[Mux.scala 27:72] wire [31:0] _T_2032 = _T_1662 ? ic_miss_buff_data_0 : 32'h0; // @[Mux.scala 27:72] @@ -3316,51 +3316,51 @@ module ifu_mem_ctl( wire [31:0] _T_2047 = _T_1707 ? ic_miss_buff_data_15 : 32'h0; // @[Mux.scala 27:72] wire [31:0] _T_2062 = _T_2061 | _T_2047; // @[Mux.scala 27:72] wire [79:0] _T_2145 = {_T_1982,_T_2062,_T_1820}; // @[Cat.scala 29:58] - wire [79:0] ic_byp_data_only_pre_new = _T_1612 ? _T_1903 : _T_2145; // @[ifu_mem_ctl.scala 371:37] + wire [79:0] ic_byp_data_only_pre_new = _T_1612 ? _T_1903 : _T_2145; // @[ifu_mem_ctl.scala 357:37] wire [79:0] _T_2150 = {16'h0,ic_byp_data_only_pre_new[79:16]}; // @[Cat.scala 29:58] - wire [79:0] ic_byp_data_only_new = _T_1614 ? ic_byp_data_only_pre_new : _T_2150; // @[ifu_mem_ctl.scala 375:30] - wire [79:0] _GEN_437 = {{16'd0}, _T_1268}; // @[ifu_mem_ctl.scala 306:114] - wire [79:0] _T_1269 = _GEN_437 & ic_byp_data_only_new; // @[ifu_mem_ctl.scala 306:114] - wire [79:0] _GEN_438 = {{16'd0}, _T_1266}; // @[ifu_mem_ctl.scala 306:88] - wire [79:0] ic_premux_data_temp = _GEN_438 | _T_1269; // @[ifu_mem_ctl.scala 306:88] - wire fetch_req_f_qual = io_ic_hit_f & _T_319; // @[ifu_mem_ctl.scala 313:38] - reg ifc_region_acc_fault_memory_f; // @[ifu_mem_ctl.scala 776:66] - wire [1:0] _T_1277 = ifc_region_acc_fault_memory_f ? 2'h3 : 2'h0; // @[ifu_mem_ctl.scala 318:10] - wire [1:0] _T_1278 = ifc_region_acc_fault_f ? 2'h2 : _T_1277; // @[ifu_mem_ctl.scala 317:8] - wire _T_1280 = fetch_req_f_qual & io_ifu_bp_inst_mask_f; // @[ifu_mem_ctl.scala 319:45] - wire _T_1282 = byp_fetch_index == 5'h1f; // @[ifu_mem_ctl.scala 319:80] - wire _T_1283 = ~_T_1282; // @[ifu_mem_ctl.scala 319:71] - wire _T_1284 = _T_1280 & _T_1283; // @[ifu_mem_ctl.scala 319:69] - wire _T_1285 = err_stop_state != 2'h2; // @[ifu_mem_ctl.scala 319:131] - wire _T_1286 = _T_1284 & _T_1285; // @[ifu_mem_ctl.scala 319:114] + wire [79:0] ic_byp_data_only_new = _T_1614 ? ic_byp_data_only_pre_new : _T_2150; // @[ifu_mem_ctl.scala 361:30] + wire [79:0] _GEN_437 = {{16'd0}, _T_1268}; // @[ifu_mem_ctl.scala 292:114] + wire [79:0] _T_1269 = _GEN_437 & ic_byp_data_only_new; // @[ifu_mem_ctl.scala 292:114] + wire [79:0] _GEN_438 = {{16'd0}, _T_1266}; // @[ifu_mem_ctl.scala 292:88] + wire [79:0] ic_premux_data_temp = _GEN_438 | _T_1269; // @[ifu_mem_ctl.scala 292:88] + wire fetch_req_f_qual = io_ic_hit_f & _T_319; // @[ifu_mem_ctl.scala 299:38] + reg ifc_region_acc_fault_memory_f; // @[ifu_mem_ctl.scala 784:66] + wire [1:0] _T_1277 = ifc_region_acc_fault_memory_f ? 2'h3 : 2'h0; // @[ifu_mem_ctl.scala 304:10] + wire [1:0] _T_1278 = ifc_region_acc_fault_f ? 2'h2 : _T_1277; // @[ifu_mem_ctl.scala 303:8] + wire _T_1280 = fetch_req_f_qual & io_ifu_bp_inst_mask_f; // @[ifu_mem_ctl.scala 305:45] + wire _T_1282 = byp_fetch_index == 5'h1f; // @[ifu_mem_ctl.scala 305:80] + wire _T_1283 = ~_T_1282; // @[ifu_mem_ctl.scala 305:71] + wire _T_1284 = _T_1280 & _T_1283; // @[ifu_mem_ctl.scala 305:69] + wire _T_1285 = err_stop_state != 2'h2; // @[ifu_mem_ctl.scala 305:131] + wire _T_1286 = _T_1284 & _T_1285; // @[ifu_mem_ctl.scala 305:114] wire [6:0] _T_1358 = {ic_miss_buff_data_valid_in_7,ic_miss_buff_data_valid_in_6,ic_miss_buff_data_valid_in_5,ic_miss_buff_data_valid_in_4,ic_miss_buff_data_valid_in_3,ic_miss_buff_data_valid_in_2,ic_miss_buff_data_valid_in_1}; // @[Cat.scala 29:58] - wire _T_1364 = ic_miss_buff_data_error[0] & _T_1330; // @[ifu_mem_ctl.scala 338:32] - wire _T_2690 = |io_ifu_axi_r_bits_resp; // @[ifu_mem_ctl.scala 550:47] - wire _T_2691 = _T_2690 & _T_13; // @[ifu_mem_ctl.scala 550:50] - wire bus_ifu_wr_data_error = _T_2691 & miss_pending; // @[ifu_mem_ctl.scala 550:68] - wire ic_miss_buff_data_error_in_0 = write_fill_data_0 ? bus_ifu_wr_data_error : _T_1364; // @[ifu_mem_ctl.scala 337:72] - wire _T_1368 = ic_miss_buff_data_error[1] & _T_1330; // @[ifu_mem_ctl.scala 338:32] - wire ic_miss_buff_data_error_in_1 = write_fill_data_1 ? bus_ifu_wr_data_error : _T_1368; // @[ifu_mem_ctl.scala 337:72] - wire _T_1372 = ic_miss_buff_data_error[2] & _T_1330; // @[ifu_mem_ctl.scala 338:32] - wire ic_miss_buff_data_error_in_2 = write_fill_data_2 ? bus_ifu_wr_data_error : _T_1372; // @[ifu_mem_ctl.scala 337:72] - wire _T_1376 = ic_miss_buff_data_error[3] & _T_1330; // @[ifu_mem_ctl.scala 338:32] - wire ic_miss_buff_data_error_in_3 = write_fill_data_3 ? bus_ifu_wr_data_error : _T_1376; // @[ifu_mem_ctl.scala 337:72] - wire _T_1380 = ic_miss_buff_data_error[4] & _T_1330; // @[ifu_mem_ctl.scala 338:32] - wire ic_miss_buff_data_error_in_4 = write_fill_data_4 ? bus_ifu_wr_data_error : _T_1380; // @[ifu_mem_ctl.scala 337:72] - wire _T_1384 = ic_miss_buff_data_error[5] & _T_1330; // @[ifu_mem_ctl.scala 338:32] - wire ic_miss_buff_data_error_in_5 = write_fill_data_5 ? bus_ifu_wr_data_error : _T_1384; // @[ifu_mem_ctl.scala 337:72] - wire _T_1388 = ic_miss_buff_data_error[6] & _T_1330; // @[ifu_mem_ctl.scala 338:32] - wire ic_miss_buff_data_error_in_6 = write_fill_data_6 ? bus_ifu_wr_data_error : _T_1388; // @[ifu_mem_ctl.scala 337:72] - wire _T_1392 = ic_miss_buff_data_error[7] & _T_1330; // @[ifu_mem_ctl.scala 338:32] - wire ic_miss_buff_data_error_in_7 = write_fill_data_7 ? bus_ifu_wr_data_error : _T_1392; // @[ifu_mem_ctl.scala 337:72] + wire _T_1364 = ic_miss_buff_data_error[0] & _T_1330; // @[ifu_mem_ctl.scala 324:32] + wire _T_2690 = |io_ifu_axi_r_bits_resp; // @[ifu_mem_ctl.scala 558:47] + wire _T_2691 = _T_2690 & _T_13; // @[ifu_mem_ctl.scala 558:50] + wire bus_ifu_wr_data_error = _T_2691 & miss_pending; // @[ifu_mem_ctl.scala 558:68] + wire ic_miss_buff_data_error_in_0 = write_fill_data_0 ? bus_ifu_wr_data_error : _T_1364; // @[ifu_mem_ctl.scala 323:72] + wire _T_1368 = ic_miss_buff_data_error[1] & _T_1330; // @[ifu_mem_ctl.scala 324:32] + wire ic_miss_buff_data_error_in_1 = write_fill_data_1 ? bus_ifu_wr_data_error : _T_1368; // @[ifu_mem_ctl.scala 323:72] + wire _T_1372 = ic_miss_buff_data_error[2] & _T_1330; // @[ifu_mem_ctl.scala 324:32] + wire ic_miss_buff_data_error_in_2 = write_fill_data_2 ? bus_ifu_wr_data_error : _T_1372; // @[ifu_mem_ctl.scala 323:72] + wire _T_1376 = ic_miss_buff_data_error[3] & _T_1330; // @[ifu_mem_ctl.scala 324:32] + wire ic_miss_buff_data_error_in_3 = write_fill_data_3 ? bus_ifu_wr_data_error : _T_1376; // @[ifu_mem_ctl.scala 323:72] + wire _T_1380 = ic_miss_buff_data_error[4] & _T_1330; // @[ifu_mem_ctl.scala 324:32] + wire ic_miss_buff_data_error_in_4 = write_fill_data_4 ? bus_ifu_wr_data_error : _T_1380; // @[ifu_mem_ctl.scala 323:72] + wire _T_1384 = ic_miss_buff_data_error[5] & _T_1330; // @[ifu_mem_ctl.scala 324:32] + wire ic_miss_buff_data_error_in_5 = write_fill_data_5 ? bus_ifu_wr_data_error : _T_1384; // @[ifu_mem_ctl.scala 323:72] + wire _T_1388 = ic_miss_buff_data_error[6] & _T_1330; // @[ifu_mem_ctl.scala 324:32] + wire ic_miss_buff_data_error_in_6 = write_fill_data_6 ? bus_ifu_wr_data_error : _T_1388; // @[ifu_mem_ctl.scala 323:72] + wire _T_1392 = ic_miss_buff_data_error[7] & _T_1330; // @[ifu_mem_ctl.scala 324:32] + wire ic_miss_buff_data_error_in_7 = write_fill_data_7 ? bus_ifu_wr_data_error : _T_1392; // @[ifu_mem_ctl.scala 323:72] wire [6:0] _T_1398 = {ic_miss_buff_data_error_in_7,ic_miss_buff_data_error_in_6,ic_miss_buff_data_error_in_5,ic_miss_buff_data_error_in_4,ic_miss_buff_data_error_in_3,ic_miss_buff_data_error_in_2,ic_miss_buff_data_error_in_1}; // @[Cat.scala 29:58] reg [6:0] perr_ic_index_ff; // @[Reg.scala 27:20] wire _T_2500 = 3'h0 == perr_state; // @[Conditional.scala 37:30] - wire _T_2508 = _T_6 & _T_319; // @[ifu_mem_ctl.scala 418:82] - wire _T_2509 = _T_2508 | io_iccm_dma_sb_error; // @[ifu_mem_ctl.scala 418:105] - wire _T_2511 = _T_2509 & _T_2623; // @[ifu_mem_ctl.scala 418:129] + wire _T_2508 = _T_6 & _T_319; // @[ifu_mem_ctl.scala 405:82] + wire _T_2509 = _T_2508 | io_iccm_dma_sb_error; // @[ifu_mem_ctl.scala 405:105] + wire _T_2511 = _T_2509 & _T_2623; // @[ifu_mem_ctl.scala 405:129] wire _T_2512 = 3'h1 == perr_state; // @[Conditional.scala 37:30] - wire _T_2513 = io_dec_tlu_flush_lower_wb | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 423:50] + wire _T_2513 = io_dec_tlu_flush_lower_wb | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 410:50] wire _T_2515 = 3'h2 == perr_state; // @[Conditional.scala 37:30] wire _T_2522 = 3'h4 == perr_state; // @[Conditional.scala 37:30] wire _T_2524 = 3'h3 == perr_state; // @[Conditional.scala 37:30] @@ -3369,91 +3369,91 @@ module ifu_mem_ctl( wire _GEN_25 = _T_2512 ? _T_2513 : _GEN_23; // @[Conditional.scala 39:67] wire perr_state_en = _T_2500 ? _T_2511 : _GEN_25; // @[Conditional.scala 40:58] wire perr_sb_write_status = _T_2500 & perr_state_en; // @[Conditional.scala 40:58] - wire _T_2514 = io_dec_tlu_flush_lower_wb & io_dec_mem_ctrl_dec_tlu_flush_err_wb; // @[ifu_mem_ctl.scala 424:56] + wire _T_2514 = io_dec_tlu_flush_lower_wb & io_dec_mem_ctrl_dec_tlu_flush_err_wb; // @[ifu_mem_ctl.scala 411:56] wire _GEN_26 = _T_2512 & _T_2514; // @[Conditional.scala 39:67] wire perr_sel_invalidate = _T_2500 ? 1'h0 : _GEN_26; // @[Conditional.scala 40:58] wire [1:0] perr_err_inv_way = perr_sel_invalidate ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - reg dma_sb_err_state_ff; // @[ifu_mem_ctl.scala 409:58] - wire _T_2497 = ~dma_sb_err_state_ff; // @[ifu_mem_ctl.scala 408:49] - wire _T_2502 = io_dec_mem_ctrl_ifu_ic_error_start & _T_319; // @[ifu_mem_ctl.scala 417:104] - wire _T_2516 = ~io_dec_mem_ctrl_dec_tlu_flush_err_wb; // @[ifu_mem_ctl.scala 427:30] - wire _T_2517 = _T_2516 & io_dec_tlu_flush_lower_wb; // @[ifu_mem_ctl.scala 427:68] - wire _T_2518 = _T_2517 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 427:98] - wire _T_2527 = perr_state == 3'h2; // @[ifu_mem_ctl.scala 447:79] - wire _T_2528 = io_dec_mem_ctrl_dec_tlu_flush_err_wb & _T_2527; // @[ifu_mem_ctl.scala 447:65] - wire _T_2530 = _T_2528 & _T_2623; // @[ifu_mem_ctl.scala 447:94] - wire _T_2532 = io_dec_tlu_flush_lower_wb | io_dec_mem_ctrl_dec_tlu_i0_commit_cmt; // @[ifu_mem_ctl.scala 450:59] - wire _T_2533 = _T_2532 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 450:99] - wire _T_2547 = _T_2532 | io_ifu_fetch_val[0]; // @[ifu_mem_ctl.scala 453:94] - wire _T_2548 = _T_2547 | ifu_bp_hit_taken_q_f; // @[ifu_mem_ctl.scala 453:116] - wire _T_2549 = _T_2548 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 453:139] - wire _T_2569 = _T_2547 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 460:116] - wire _T_2577 = io_dec_tlu_flush_lower_wb & _T_2516; // @[ifu_mem_ctl.scala 465:60] - wire _T_2578 = _T_2577 | io_dec_mem_ctrl_dec_tlu_i0_commit_cmt; // @[ifu_mem_ctl.scala 465:101] - wire _T_2579 = _T_2578 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 465:141] + reg dma_sb_err_state_ff; // @[ifu_mem_ctl.scala 396:58] + wire _T_2497 = ~dma_sb_err_state_ff; // @[ifu_mem_ctl.scala 395:49] + wire _T_2502 = io_dec_mem_ctrl_ifu_ic_error_start & _T_319; // @[ifu_mem_ctl.scala 404:104] + wire _T_2516 = ~io_dec_mem_ctrl_dec_tlu_flush_err_wb; // @[ifu_mem_ctl.scala 414:30] + wire _T_2517 = _T_2516 & io_dec_tlu_flush_lower_wb; // @[ifu_mem_ctl.scala 414:68] + wire _T_2518 = _T_2517 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 414:98] + wire _T_2527 = perr_state == 3'h2; // @[ifu_mem_ctl.scala 434:79] + wire _T_2528 = io_dec_mem_ctrl_dec_tlu_flush_err_wb & _T_2527; // @[ifu_mem_ctl.scala 434:65] + wire _T_2530 = _T_2528 & _T_2623; // @[ifu_mem_ctl.scala 434:94] + wire _T_2532 = io_dec_tlu_flush_lower_wb | io_dec_mem_ctrl_dec_tlu_i0_commit_cmt; // @[ifu_mem_ctl.scala 437:59] + wire _T_2533 = _T_2532 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 437:99] + wire _T_2547 = _T_2532 | io_ifu_fetch_val[0]; // @[ifu_mem_ctl.scala 440:94] + wire _T_2548 = _T_2547 | ifu_bp_hit_taken_q_f; // @[ifu_mem_ctl.scala 440:116] + wire _T_2549 = _T_2548 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 440:139] + wire _T_2569 = _T_2547 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 447:116] + wire _T_2577 = io_dec_tlu_flush_lower_wb & _T_2516; // @[ifu_mem_ctl.scala 452:60] + wire _T_2578 = _T_2577 | io_dec_mem_ctrl_dec_tlu_i0_commit_cmt; // @[ifu_mem_ctl.scala 452:101] + wire _T_2579 = _T_2578 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 452:141] wire _GEN_33 = _T_2575 & _T_2533; // @[Conditional.scala 39:67] wire _GEN_36 = _T_2558 ? _T_2569 : _GEN_33; // @[Conditional.scala 39:67] wire _GEN_38 = _T_2558 | _T_2575; // @[Conditional.scala 39:67] wire _GEN_40 = _T_2531 ? _T_2549 : _GEN_36; // @[Conditional.scala 39:67] wire _GEN_42 = _T_2531 | _GEN_38; // @[Conditional.scala 39:67] wire err_stop_state_en = _T_2526 ? _T_2530 : _GEN_40; // @[Conditional.scala 40:58] - reg bus_cmd_req_hold; // @[ifu_mem_ctl.scala 488:53] - wire _T_2591 = ic_act_miss_f | bus_cmd_req_hold; // @[ifu_mem_ctl.scala 484:45] - reg ifu_bus_cmd_valid; // @[ifu_mem_ctl.scala 485:55] - wire _T_2592 = _T_2591 | ifu_bus_cmd_valid; // @[ifu_mem_ctl.scala 484:64] - wire _T_2594 = _T_2592 & _T_2623; // @[ifu_mem_ctl.scala 484:85] + reg bus_cmd_req_hold; // @[ifu_mem_ctl.scala 475:53] + wire _T_2591 = ic_act_miss_f | bus_cmd_req_hold; // @[ifu_mem_ctl.scala 471:45] + reg ifu_bus_cmd_valid; // @[ifu_mem_ctl.scala 472:55] + wire _T_2592 = _T_2591 | ifu_bus_cmd_valid; // @[ifu_mem_ctl.scala 471:64] + wire _T_2594 = _T_2592 & _T_2623; // @[ifu_mem_ctl.scala 471:85] reg [2:0] bus_cmd_beat_count; // @[Reg.scala 27:20] - wire _T_2596 = bus_cmd_beat_count == 3'h7; // @[ifu_mem_ctl.scala 484:146] - wire _T_2597 = _T_2596 & ifu_bus_cmd_valid; // @[ifu_mem_ctl.scala 484:177] - wire _T_2598 = _T_2597 & io_ifu_axi_ar_ready; // @[ifu_mem_ctl.scala 484:197] - wire _T_2599 = _T_2598 & miss_pending; // @[ifu_mem_ctl.scala 484:217] - wire _T_2600 = ~_T_2599; // @[ifu_mem_ctl.scala 484:125] - wire ifu_bus_arready = io_ifu_axi_ar_ready & io_ifu_bus_clk_en; // @[ifu_mem_ctl.scala 516:45] - wire _T_2617 = io_ifu_axi_ar_valid & ifu_bus_arready; // @[ifu_mem_ctl.scala 519:35] - wire _T_2618 = _T_2617 & miss_pending; // @[ifu_mem_ctl.scala 519:53] - wire bus_cmd_sent = _T_2618 & _T_2623; // @[ifu_mem_ctl.scala 519:68] - wire _T_2603 = ~bus_cmd_sent; // @[ifu_mem_ctl.scala 487:61] - wire _T_2604 = _T_2591 & _T_2603; // @[ifu_mem_ctl.scala 487:59] + wire _T_2596 = bus_cmd_beat_count == 3'h7; // @[ifu_mem_ctl.scala 471:146] + wire _T_2597 = _T_2596 & ifu_bus_cmd_valid; // @[ifu_mem_ctl.scala 471:177] + wire _T_2598 = _T_2597 & io_ifu_axi_ar_ready; // @[ifu_mem_ctl.scala 471:197] + wire _T_2599 = _T_2598 & miss_pending; // @[ifu_mem_ctl.scala 471:217] + wire _T_2600 = ~_T_2599; // @[ifu_mem_ctl.scala 471:125] + wire ifu_bus_arready = io_ifu_axi_ar_ready & io_ifu_bus_clk_en; // @[ifu_mem_ctl.scala 523:45] + wire _T_2617 = io_ifu_axi_ar_valid & ifu_bus_arready; // @[ifu_mem_ctl.scala 527:35] + wire _T_2618 = _T_2617 & miss_pending; // @[ifu_mem_ctl.scala 527:53] + wire bus_cmd_sent = _T_2618 & _T_2623; // @[ifu_mem_ctl.scala 527:68] + wire _T_2603 = ~bus_cmd_sent; // @[ifu_mem_ctl.scala 474:61] + wire _T_2604 = _T_2591 & _T_2603; // @[ifu_mem_ctl.scala 474:59] wire [2:0] _T_2608 = ifu_bus_cmd_valid ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_2610 = {miss_addr,bus_rd_addr_count,3'h0}; // @[Cat.scala 29:58] wire [31:0] _T_2612 = ifu_bus_cmd_valid ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - reg ifu_bus_arready_unq_ff; // @[ifu_mem_ctl.scala 503:57] - reg ifu_bus_arvalid_ff; // @[ifu_mem_ctl.scala 505:53] - wire ifu_bus_arready_ff = ifu_bus_arready_unq_ff & bus_ifu_bus_clk_en_ff; // @[ifu_mem_ctl.scala 517:51] - wire _T_2638 = ~scnd_miss_req; // @[ifu_mem_ctl.scala 527:73] - wire _T_2639 = _T_2624 & _T_2638; // @[ifu_mem_ctl.scala 527:71] - wire _T_2641 = last_data_recieved_ff & _T_1330; // @[ifu_mem_ctl.scala 527:114] - wire [2:0] _T_2647 = bus_rd_addr_count + 3'h1; // @[ifu_mem_ctl.scala 532:45] - wire _T_2651 = ifu_bus_cmd_valid & io_ifu_axi_ar_ready; // @[ifu_mem_ctl.scala 535:48] - wire _T_2652 = _T_2651 & miss_pending; // @[ifu_mem_ctl.scala 535:68] - wire bus_inc_cmd_beat_cnt = _T_2652 & _T_2623; // @[ifu_mem_ctl.scala 535:83] - wire bus_reset_cmd_beat_cnt_secondlast = ic_act_miss_f & uncacheable_miss_in; // @[ifu_mem_ctl.scala 537:57] - wire _T_2656 = ~bus_inc_cmd_beat_cnt; // @[ifu_mem_ctl.scala 538:31] - wire _T_2657 = ic_act_miss_f | scnd_miss_req; // @[ifu_mem_ctl.scala 538:71] - wire _T_2658 = _T_2657 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 538:87] - wire _T_2659 = ~_T_2658; // @[ifu_mem_ctl.scala 538:55] - wire bus_hold_cmd_beat_cnt = _T_2656 & _T_2659; // @[ifu_mem_ctl.scala 538:53] - wire _T_2660 = bus_inc_cmd_beat_cnt | ic_act_miss_f; // @[ifu_mem_ctl.scala 539:46] - wire bus_cmd_beat_en = _T_2660 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 539:62] - wire [2:0] _T_2663 = bus_cmd_beat_count + 3'h1; // @[ifu_mem_ctl.scala 541:46] + reg ifu_bus_arready_unq_ff; // @[ifu_mem_ctl.scala 510:57] + reg ifu_bus_arvalid_ff; // @[ifu_mem_ctl.scala 512:53] + wire ifu_bus_arready_ff = ifu_bus_arready_unq_ff & bus_ifu_bus_clk_en_ff; // @[ifu_mem_ctl.scala 524:51] + wire _T_2638 = ~scnd_miss_req; // @[ifu_mem_ctl.scala 535:73] + wire _T_2639 = _T_2624 & _T_2638; // @[ifu_mem_ctl.scala 535:71] + wire _T_2641 = last_data_recieved_ff & _T_1330; // @[ifu_mem_ctl.scala 535:114] + wire [2:0] _T_2647 = bus_rd_addr_count + 3'h1; // @[ifu_mem_ctl.scala 540:45] + wire _T_2651 = ifu_bus_cmd_valid & io_ifu_axi_ar_ready; // @[ifu_mem_ctl.scala 543:48] + wire _T_2652 = _T_2651 & miss_pending; // @[ifu_mem_ctl.scala 543:68] + wire bus_inc_cmd_beat_cnt = _T_2652 & _T_2623; // @[ifu_mem_ctl.scala 543:83] + wire bus_reset_cmd_beat_cnt_secondlast = ic_act_miss_f & uncacheable_miss_in; // @[ifu_mem_ctl.scala 545:57] + wire _T_2656 = ~bus_inc_cmd_beat_cnt; // @[ifu_mem_ctl.scala 546:31] + wire _T_2657 = ic_act_miss_f | scnd_miss_req; // @[ifu_mem_ctl.scala 546:71] + wire _T_2658 = _T_2657 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 546:87] + wire _T_2659 = ~_T_2658; // @[ifu_mem_ctl.scala 546:55] + wire bus_hold_cmd_beat_cnt = _T_2656 & _T_2659; // @[ifu_mem_ctl.scala 546:53] + wire _T_2660 = bus_inc_cmd_beat_cnt | ic_act_miss_f; // @[ifu_mem_ctl.scala 547:46] + wire bus_cmd_beat_en = _T_2660 | io_dec_mem_ctrl_dec_tlu_force_halt; // @[ifu_mem_ctl.scala 547:62] + wire [2:0] _T_2663 = bus_cmd_beat_count + 3'h1; // @[ifu_mem_ctl.scala 549:46] wire [2:0] _T_2665 = bus_reset_cmd_beat_cnt_secondlast ? 3'h6 : 3'h0; // @[Mux.scala 27:72] wire [2:0] _T_2666 = bus_inc_cmd_beat_cnt ? _T_2663 : 3'h0; // @[Mux.scala 27:72] wire [2:0] _T_2667 = bus_hold_cmd_beat_cnt ? bus_cmd_beat_count : 3'h0; // @[Mux.scala 27:72] wire [2:0] _T_2669 = _T_2665 | _T_2666; // @[Mux.scala 27:72] wire [2:0] bus_new_cmd_beat_count = _T_2669 | _T_2667; // @[Mux.scala 27:72] - reg ifc_dma_access_ok_prev; // @[ifu_mem_ctl.scala 553:62] - wire _T_2698 = ~iccm_correct_ecc; // @[ifu_mem_ctl.scala 558:50] - wire _T_2699 = io_ifc_dma_access_ok & _T_2698; // @[ifu_mem_ctl.scala 558:47] - wire _T_2700 = ~io_iccm_dma_sb_error; // @[ifu_mem_ctl.scala 558:70] - wire _T_2704 = _T_2699 & ifc_dma_access_ok_prev; // @[ifu_mem_ctl.scala 559:72] - wire _T_2705 = perr_state == 3'h0; // @[ifu_mem_ctl.scala 559:111] - wire _T_2706 = _T_2704 & _T_2705; // @[ifu_mem_ctl.scala 559:97] - wire ifc_dma_access_q_ok = _T_2706 & _T_2700; // @[ifu_mem_ctl.scala 559:127] - wire _T_2709 = ifc_dma_access_q_ok & io_dma_mem_ctl_dma_iccm_req; // @[ifu_mem_ctl.scala 562:40] - wire _T_2710 = _T_2709 & io_dma_mem_ctl_dma_mem_write; // @[ifu_mem_ctl.scala 562:70] - wire _T_2713 = ~io_dma_mem_ctl_dma_mem_write; // @[ifu_mem_ctl.scala 563:72] - wire _T_2714 = _T_2709 & _T_2713; // @[ifu_mem_ctl.scala 563:70] - wire _T_2715 = io_ifc_iccm_access_bf & io_ifc_fetch_req_bf; // @[ifu_mem_ctl.scala 563:128] + reg ifc_dma_access_ok_prev; // @[ifu_mem_ctl.scala 561:62] + wire _T_2698 = ~iccm_correct_ecc; // @[ifu_mem_ctl.scala 566:50] + wire _T_2699 = io_ifc_dma_access_ok & _T_2698; // @[ifu_mem_ctl.scala 566:47] + wire _T_2700 = ~io_iccm_dma_sb_error; // @[ifu_mem_ctl.scala 566:70] + wire _T_2704 = _T_2699 & ifc_dma_access_ok_prev; // @[ifu_mem_ctl.scala 567:72] + wire _T_2705 = perr_state == 3'h0; // @[ifu_mem_ctl.scala 567:111] + wire _T_2706 = _T_2704 & _T_2705; // @[ifu_mem_ctl.scala 567:97] + wire ifc_dma_access_q_ok = _T_2706 & _T_2700; // @[ifu_mem_ctl.scala 567:127] + wire _T_2709 = ifc_dma_access_q_ok & io_dma_mem_ctl_dma_iccm_req; // @[ifu_mem_ctl.scala 570:40] + wire _T_2710 = _T_2709 & io_dma_mem_ctl_dma_mem_write; // @[ifu_mem_ctl.scala 570:70] + wire _T_2713 = ~io_dma_mem_ctl_dma_mem_write; // @[ifu_mem_ctl.scala 571:72] + wire _T_2714 = _T_2709 & _T_2713; // @[ifu_mem_ctl.scala 571:70] + wire _T_2715 = io_ifc_iccm_access_bf & io_ifc_fetch_req_bf; // @[ifu_mem_ctl.scala 571:128] wire [2:0] _T_2720 = io_dma_mem_ctl_dma_iccm_req ? 3'h7 : 3'h0; // @[Bitwise.scala 72:12] wire _T_2741 = io_dma_mem_ctl_dma_mem_wdata[32] ^ io_dma_mem_ctl_dma_mem_wdata[33]; // @[lib.scala 103:74] wire _T_2742 = _T_2741 ^ io_dma_mem_ctl_dma_mem_wdata[35]; // @[lib.scala 103:74] @@ -3633,12 +3633,12 @@ module ifu_mem_ctl( wire _T_3088 = _T_3086 ^ _T_3087; // @[lib.scala 111:18] wire [6:0] _T_3089 = {_T_3088,_T_3080,_T_3069,_T_3040,_T_3011,_T_2976,_T_2941}; // @[Cat.scala 29:58] wire [13:0] dma_mem_ecc = {_T_2904,_T_2896,_T_2885,_T_2856,_T_2827,_T_2792,_T_2757,_T_3089}; // @[Cat.scala 29:58] - wire _T_3091 = ~_T_2709; // @[ifu_mem_ctl.scala 569:45] - wire _T_3092 = iccm_correct_ecc & _T_3091; // @[ifu_mem_ctl.scala 569:43] + wire _T_3091 = ~_T_2709; // @[ifu_mem_ctl.scala 577:45] + wire _T_3092 = iccm_correct_ecc & _T_3091; // @[ifu_mem_ctl.scala 577:43] reg [38:0] iccm_ecc_corr_data_ff; // @[Reg.scala 27:20] wire [77:0] _T_3093 = {iccm_ecc_corr_data_ff,iccm_ecc_corr_data_ff}; // @[Cat.scala 29:58] wire [77:0] _T_3100 = {dma_mem_ecc[13:7],io_dma_mem_ctl_dma_mem_wdata[63:32],dma_mem_ecc[6:0],io_dma_mem_ctl_dma_mem_wdata[31:0]}; // @[Cat.scala 29:58] - reg [1:0] dma_mem_addr_ff; // @[ifu_mem_ctl.scala 583:53] + reg [1:0] dma_mem_addr_ff; // @[ifu_mem_ctl.scala 591:53] wire _T_3435 = _T_3347[5:0] == 6'h27; // @[lib.scala 183:41] wire _T_3433 = _T_3347[5:0] == 6'h26; // @[lib.scala 183:41] wire _T_3431 = _T_3347[5:0] == 6'h25; // @[lib.scala 183:41] @@ -3737,1354 +3737,1354 @@ module ifu_mem_ctl( wire [38:0] _T_3881 = _T_3880 ^ _T_3841; // @[lib.scala 186:76] wire [38:0] _T_3882 = _T_3736 ? _T_3881 : _T_3841; // @[lib.scala 186:31] wire [31:0] iccm_corrected_data_1 = {_T_3882[37:32],_T_3882[30:16],_T_3882[14:8],_T_3882[6:4],_T_3882[2]}; // @[Cat.scala 29:58] - wire [31:0] iccm_dma_rdata_1_muxed = dma_mem_addr_ff[0] ? iccm_corrected_data_0 : iccm_corrected_data_1; // @[ifu_mem_ctl.scala 575:35] + wire [31:0] iccm_dma_rdata_1_muxed = dma_mem_addr_ff[0] ? iccm_corrected_data_0 : iccm_corrected_data_1; // @[ifu_mem_ctl.scala 583:35] wire _T_3740 = ~_T_3732[6]; // @[lib.scala 179:55] wire _T_3741 = _T_3734 & _T_3740; // @[lib.scala 179:53] wire _T_3355 = ~_T_3347[6]; // @[lib.scala 179:55] wire _T_3356 = _T_3349 & _T_3355; // @[lib.scala 179:53] wire [1:0] iccm_double_ecc_error = {_T_3741,_T_3356}; // @[Cat.scala 29:58] - wire iccm_dma_ecc_error_in = |iccm_double_ecc_error; // @[ifu_mem_ctl.scala 577:53] + wire iccm_dma_ecc_error_in = |iccm_double_ecc_error; // @[ifu_mem_ctl.scala 585:53] wire [63:0] _T_3104 = {io_dma_mem_ctl_dma_mem_addr,io_dma_mem_ctl_dma_mem_addr}; // @[Cat.scala 29:58] wire [63:0] _T_3105 = {iccm_dma_rdata_1_muxed,_T_3497[37:32],_T_3497[30:16],_T_3497[14:8],_T_3497[6:4],_T_3497[2]}; // @[Cat.scala 29:58] - reg [2:0] dma_mem_tag_ff; // @[ifu_mem_ctl.scala 579:54] - reg [2:0] iccm_dma_rtag_temp; // @[ifu_mem_ctl.scala 580:74] - reg iccm_dma_rvalid_temp; // @[ifu_mem_ctl.scala 585:76] - reg iccm_dma_ecc_error; // @[ifu_mem_ctl.scala 587:74] - reg [63:0] iccm_dma_rdata_temp; // @[ifu_mem_ctl.scala 589:75] - wire _T_3110 = _T_2709 & _T_2698; // @[ifu_mem_ctl.scala 592:77] - wire _T_3114 = _T_3091 & iccm_correct_ecc; // @[ifu_mem_ctl.scala 593:62] + reg [2:0] dma_mem_tag_ff; // @[ifu_mem_ctl.scala 587:54] + reg [2:0] iccm_dma_rtag_temp; // @[ifu_mem_ctl.scala 588:74] + reg iccm_dma_rvalid_temp; // @[ifu_mem_ctl.scala 593:76] + reg iccm_dma_ecc_error; // @[ifu_mem_ctl.scala 595:74] + reg [63:0] iccm_dma_rdata_temp; // @[ifu_mem_ctl.scala 597:75] + wire _T_3110 = _T_2709 & _T_2698; // @[ifu_mem_ctl.scala 600:77] + wire _T_3114 = _T_3091 & iccm_correct_ecc; // @[ifu_mem_ctl.scala 601:62] reg [13:0] iccm_ecc_corr_index_ff; // @[Reg.scala 27:20] wire [14:0] _T_3115 = {iccm_ecc_corr_index_ff,1'h0}; // @[Cat.scala 29:58] - wire [14:0] _T_3117 = _T_3114 ? _T_3115 : io_ifc_fetch_addr_bf[14:0]; // @[ifu_mem_ctl.scala 593:8] + wire [14:0] _T_3117 = _T_3114 ? _T_3115 : io_ifc_fetch_addr_bf[14:0]; // @[ifu_mem_ctl.scala 601:8] wire _T_3509 = _T_3347 == 7'h40; // @[lib.scala 189:62] wire _T_3510 = _T_3497[38] ^ _T_3509; // @[lib.scala 189:44] wire [6:0] iccm_corrected_ecc_0 = {_T_3510,_T_3497[31],_T_3497[15],_T_3497[7],_T_3497[3],_T_3497[1:0]}; // @[Cat.scala 29:58] wire _T_3894 = _T_3732 == 7'h40; // @[lib.scala 189:62] wire _T_3895 = _T_3882[38] ^ _T_3894; // @[lib.scala 189:44] wire [6:0] iccm_corrected_ecc_1 = {_T_3895,_T_3882[31],_T_3882[15],_T_3882[7],_T_3882[3],_T_3882[1:0]}; // @[Cat.scala 29:58] - wire _T_3911 = _T_3 & ifc_iccm_access_f; // @[ifu_mem_ctl.scala 605:75] - wire [31:0] iccm_corrected_data_f_mux = iccm_single_ecc_error[0] ? iccm_corrected_data_0 : iccm_corrected_data_1; // @[ifu_mem_ctl.scala 607:38] - wire [6:0] iccm_corrected_ecc_f_mux = iccm_single_ecc_error[0] ? iccm_corrected_ecc_0 : iccm_corrected_ecc_1; // @[ifu_mem_ctl.scala 608:37] - reg iccm_rd_ecc_single_err_ff; // @[ifu_mem_ctl.scala 616:62] - wire _T_3919 = ~iccm_rd_ecc_single_err_ff; // @[ifu_mem_ctl.scala 610:93] - wire _T_3920 = io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err & _T_3919; // @[ifu_mem_ctl.scala 610:91] - wire _T_3922 = _T_3920 & _T_319; // @[ifu_mem_ctl.scala 610:121] - wire iccm_ecc_write_status = _T_3922 | io_iccm_dma_sb_error; // @[ifu_mem_ctl.scala 610:144] - wire _T_3923 = io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err | iccm_rd_ecc_single_err_ff; // @[ifu_mem_ctl.scala 611:84] - reg [13:0] iccm_rw_addr_f; // @[ifu_mem_ctl.scala 615:51] - wire [13:0] _T_3928 = iccm_rw_addr_f + 14'h1; // @[ifu_mem_ctl.scala 614:102] + wire _T_3911 = _T_3 & ifc_iccm_access_f; // @[ifu_mem_ctl.scala 613:75] + wire [31:0] iccm_corrected_data_f_mux = iccm_single_ecc_error[0] ? iccm_corrected_data_0 : iccm_corrected_data_1; // @[ifu_mem_ctl.scala 615:38] + wire [6:0] iccm_corrected_ecc_f_mux = iccm_single_ecc_error[0] ? iccm_corrected_ecc_0 : iccm_corrected_ecc_1; // @[ifu_mem_ctl.scala 616:37] + reg iccm_rd_ecc_single_err_ff; // @[ifu_mem_ctl.scala 624:62] + wire _T_3919 = ~iccm_rd_ecc_single_err_ff; // @[ifu_mem_ctl.scala 618:93] + wire _T_3920 = io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err & _T_3919; // @[ifu_mem_ctl.scala 618:91] + wire _T_3922 = _T_3920 & _T_319; // @[ifu_mem_ctl.scala 618:121] + wire iccm_ecc_write_status = _T_3922 | io_iccm_dma_sb_error; // @[ifu_mem_ctl.scala 618:144] + wire _T_3923 = io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err | iccm_rd_ecc_single_err_ff; // @[ifu_mem_ctl.scala 619:84] + reg [13:0] iccm_rw_addr_f; // @[ifu_mem_ctl.scala 623:51] + wire [13:0] _T_3928 = iccm_rw_addr_f + 14'h1; // @[ifu_mem_ctl.scala 622:102] wire [38:0] _T_3932 = {iccm_corrected_ecc_f_mux,iccm_corrected_data_f_mux}; // @[Cat.scala 29:58] - wire _T_3937 = ~io_ifc_fetch_uncacheable_bf; // @[ifu_mem_ctl.scala 619:41] - wire _T_3938 = io_ifc_fetch_req_bf & _T_3937; // @[ifu_mem_ctl.scala 619:39] - wire _T_3939 = ~io_ifc_iccm_access_bf; // @[ifu_mem_ctl.scala 619:72] - wire _T_3940 = _T_3938 & _T_3939; // @[ifu_mem_ctl.scala 619:70] - wire _T_3942 = ~miss_state_en; // @[ifu_mem_ctl.scala 620:34] - wire _T_3943 = _T_2268 & _T_3942; // @[ifu_mem_ctl.scala 620:32] - wire _T_3946 = _T_2284 & _T_3942; // @[ifu_mem_ctl.scala 621:37] - wire _T_3947 = _T_3943 | _T_3946; // @[ifu_mem_ctl.scala 620:88] - wire _T_3948 = miss_state == 3'h7; // @[ifu_mem_ctl.scala 622:19] - wire _T_3950 = _T_3948 & _T_3942; // @[ifu_mem_ctl.scala 622:41] - wire _T_3951 = _T_3947 | _T_3950; // @[ifu_mem_ctl.scala 621:88] - wire _T_3952 = miss_state == 3'h3; // @[ifu_mem_ctl.scala 623:19] - wire _T_3954 = _T_3952 & _T_3942; // @[ifu_mem_ctl.scala 623:35] - wire _T_3955 = _T_3951 | _T_3954; // @[ifu_mem_ctl.scala 622:88] - wire _T_3958 = _T_2283 & _T_3942; // @[ifu_mem_ctl.scala 624:38] - wire _T_3959 = _T_3955 | _T_3958; // @[ifu_mem_ctl.scala 623:88] - wire _T_3961 = _T_2284 & miss_state_en; // @[ifu_mem_ctl.scala 625:37] - wire _T_3962 = miss_nxtstate == 3'h3; // @[ifu_mem_ctl.scala 625:71] - wire _T_3963 = _T_3961 & _T_3962; // @[ifu_mem_ctl.scala 625:54] - wire _T_3964 = _T_3959 | _T_3963; // @[ifu_mem_ctl.scala 624:57] - wire _T_3965 = ~_T_3964; // @[ifu_mem_ctl.scala 620:5] - wire _T_3966 = _T_3940 & _T_3965; // @[ifu_mem_ctl.scala 619:96] - wire _T_3967 = io_ifc_fetch_req_bf & io_exu_flush_final; // @[ifu_mem_ctl.scala 626:28] - wire _T_3969 = _T_3967 & _T_3937; // @[ifu_mem_ctl.scala 626:50] - wire _T_3971 = _T_3969 & _T_3939; // @[ifu_mem_ctl.scala 626:81] + wire _T_3937 = ~io_ifc_fetch_uncacheable_bf; // @[ifu_mem_ctl.scala 627:41] + wire _T_3938 = io_ifc_fetch_req_bf & _T_3937; // @[ifu_mem_ctl.scala 627:39] + wire _T_3939 = ~io_ifc_iccm_access_bf; // @[ifu_mem_ctl.scala 627:72] + wire _T_3940 = _T_3938 & _T_3939; // @[ifu_mem_ctl.scala 627:70] + wire _T_3942 = ~miss_state_en; // @[ifu_mem_ctl.scala 628:34] + wire _T_3943 = _T_2268 & _T_3942; // @[ifu_mem_ctl.scala 628:32] + wire _T_3946 = _T_2284 & _T_3942; // @[ifu_mem_ctl.scala 629:37] + wire _T_3947 = _T_3943 | _T_3946; // @[ifu_mem_ctl.scala 628:88] + wire _T_3948 = miss_state == 3'h7; // @[ifu_mem_ctl.scala 630:19] + wire _T_3950 = _T_3948 & _T_3942; // @[ifu_mem_ctl.scala 630:41] + wire _T_3951 = _T_3947 | _T_3950; // @[ifu_mem_ctl.scala 629:88] + wire _T_3952 = miss_state == 3'h3; // @[ifu_mem_ctl.scala 631:19] + wire _T_3954 = _T_3952 & _T_3942; // @[ifu_mem_ctl.scala 631:35] + wire _T_3955 = _T_3951 | _T_3954; // @[ifu_mem_ctl.scala 630:88] + wire _T_3958 = _T_2283 & _T_3942; // @[ifu_mem_ctl.scala 632:38] + wire _T_3959 = _T_3955 | _T_3958; // @[ifu_mem_ctl.scala 631:88] + wire _T_3961 = _T_2284 & miss_state_en; // @[ifu_mem_ctl.scala 633:37] + wire _T_3962 = miss_nxtstate == 3'h3; // @[ifu_mem_ctl.scala 633:71] + wire _T_3963 = _T_3961 & _T_3962; // @[ifu_mem_ctl.scala 633:54] + wire _T_3964 = _T_3959 | _T_3963; // @[ifu_mem_ctl.scala 632:57] + wire _T_3965 = ~_T_3964; // @[ifu_mem_ctl.scala 628:5] + wire _T_3966 = _T_3940 & _T_3965; // @[ifu_mem_ctl.scala 627:96] + wire _T_3967 = io_ifc_fetch_req_bf & io_exu_flush_final; // @[ifu_mem_ctl.scala 634:28] + wire _T_3969 = _T_3967 & _T_3937; // @[ifu_mem_ctl.scala 634:50] + wire _T_3971 = _T_3969 & _T_3939; // @[ifu_mem_ctl.scala 634:81] wire [1:0] _T_3974 = write_ic_16_bytes ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire _T_9780 = bus_ifu_wr_en_ff_q & replace_way_mb_any_1; // @[ifu_mem_ctl.scala 721:74] - wire bus_wren_1 = _T_9780 & miss_pending; // @[ifu_mem_ctl.scala 721:98] - wire _T_9779 = bus_ifu_wr_en_ff_q & replace_way_mb_any_0; // @[ifu_mem_ctl.scala 721:74] - wire bus_wren_0 = _T_9779 & miss_pending; // @[ifu_mem_ctl.scala 721:98] + wire _T_9780 = bus_ifu_wr_en_ff_q & replace_way_mb_any_1; // @[ifu_mem_ctl.scala 728:74] + wire bus_wren_1 = _T_9780 & miss_pending; // @[ifu_mem_ctl.scala 728:98] + wire _T_9779 = bus_ifu_wr_en_ff_q & replace_way_mb_any_0; // @[ifu_mem_ctl.scala 728:74] + wire bus_wren_0 = _T_9779 & miss_pending; // @[ifu_mem_ctl.scala 728:98] wire [1:0] bus_ic_wr_en = {bus_wren_1,bus_wren_0}; // @[Cat.scala 29:58] - wire _T_3980 = ~_T_108; // @[ifu_mem_ctl.scala 629:106] - wire _T_3981 = _T_2268 & _T_3980; // @[ifu_mem_ctl.scala 629:104] - wire _T_3982 = _T_2284 | _T_3981; // @[ifu_mem_ctl.scala 629:77] - wire _T_3986 = ~_T_51; // @[ifu_mem_ctl.scala 629:172] - wire _T_3987 = _T_3982 & _T_3986; // @[ifu_mem_ctl.scala 629:170] - wire _T_3988 = ~_T_3987; // @[ifu_mem_ctl.scala 629:44] - wire _T_3992 = reset_ic_in | reset_ic_ff; // @[ifu_mem_ctl.scala 632:64] - wire _T_3993 = ~_T_3992; // @[ifu_mem_ctl.scala 632:50] - wire _T_3994 = _T_276 & _T_3993; // @[ifu_mem_ctl.scala 632:48] - wire _T_3995 = ~reset_tag_valid_for_miss; // @[ifu_mem_ctl.scala 632:81] - wire ic_valid = _T_3994 & _T_3995; // @[ifu_mem_ctl.scala 632:79] - wire _T_3997 = debug_c1_clken & io_ic_debug_tag_array; // @[ifu_mem_ctl.scala 633:82] - reg [6:0] ifu_status_wr_addr_ff; // @[ifu_mem_ctl.scala 636:14] - wire _T_4000 = io_ic_debug_wr_en & io_ic_debug_tag_array; // @[ifu_mem_ctl.scala 639:74] - wire _T_9777 = bus_ifu_wr_en_ff_q & last_beat; // @[ifu_mem_ctl.scala 720:45] - wire way_status_wr_en = _T_9777 | ic_act_hit_f; // @[ifu_mem_ctl.scala 720:58] - reg way_status_wr_en_ff; // @[ifu_mem_ctl.scala 641:14] - wire way_status_hit_new = io_ic_rd_hit[0]; // @[ifu_mem_ctl.scala 716:41] - reg way_status_new_ff; // @[ifu_mem_ctl.scala 647:14] - wire _T_4020 = ifu_status_wr_addr_ff[2:0] == 3'h0; // @[ifu_mem_ctl.scala 653:128] - wire _T_4021 = _T_4020 & way_status_wr_en_ff; // @[ifu_mem_ctl.scala 653:136] - wire _T_4024 = ifu_status_wr_addr_ff[2:0] == 3'h1; // @[ifu_mem_ctl.scala 653:128] - wire _T_4025 = _T_4024 & way_status_wr_en_ff; // @[ifu_mem_ctl.scala 653:136] - wire _T_4028 = ifu_status_wr_addr_ff[2:0] == 3'h2; // @[ifu_mem_ctl.scala 653:128] - wire _T_4029 = _T_4028 & way_status_wr_en_ff; // @[ifu_mem_ctl.scala 653:136] - wire _T_4032 = ifu_status_wr_addr_ff[2:0] == 3'h3; // @[ifu_mem_ctl.scala 653:128] - wire _T_4033 = _T_4032 & way_status_wr_en_ff; // @[ifu_mem_ctl.scala 653:136] - wire _T_4036 = ifu_status_wr_addr_ff[2:0] == 3'h4; // @[ifu_mem_ctl.scala 653:128] - wire _T_4037 = _T_4036 & way_status_wr_en_ff; // @[ifu_mem_ctl.scala 653:136] - wire _T_4040 = ifu_status_wr_addr_ff[2:0] == 3'h5; // @[ifu_mem_ctl.scala 653:128] - wire _T_4041 = _T_4040 & way_status_wr_en_ff; // @[ifu_mem_ctl.scala 653:136] - wire _T_4044 = ifu_status_wr_addr_ff[2:0] == 3'h6; // @[ifu_mem_ctl.scala 653:128] - wire _T_4045 = _T_4044 & way_status_wr_en_ff; // @[ifu_mem_ctl.scala 653:136] - wire _T_4048 = ifu_status_wr_addr_ff[2:0] == 3'h7; // @[ifu_mem_ctl.scala 653:128] - wire _T_4049 = _T_4048 & way_status_wr_en_ff; // @[ifu_mem_ctl.scala 653:136] - wire _T_9783 = _T_100 & replace_way_mb_any_1; // @[ifu_mem_ctl.scala 723:84] - wire _T_9784 = _T_9783 & miss_pending; // @[ifu_mem_ctl.scala 723:108] - wire bus_wren_last_1 = _T_9784 & bus_last_data_beat; // @[ifu_mem_ctl.scala 723:123] - wire wren_reset_miss_1 = replace_way_mb_any_1 & reset_tag_valid_for_miss; // @[ifu_mem_ctl.scala 724:84] - wire _T_9786 = bus_wren_last_1 | wren_reset_miss_1; // @[ifu_mem_ctl.scala 725:73] - wire _T_9781 = _T_100 & replace_way_mb_any_0; // @[ifu_mem_ctl.scala 723:84] - wire _T_9782 = _T_9781 & miss_pending; // @[ifu_mem_ctl.scala 723:108] - wire bus_wren_last_0 = _T_9782 & bus_last_data_beat; // @[ifu_mem_ctl.scala 723:123] - wire wren_reset_miss_0 = replace_way_mb_any_0 & reset_tag_valid_for_miss; // @[ifu_mem_ctl.scala 724:84] - wire _T_9785 = bus_wren_last_0 | wren_reset_miss_0; // @[ifu_mem_ctl.scala 725:73] + wire _T_3980 = ~_T_108; // @[ifu_mem_ctl.scala 637:106] + wire _T_3981 = _T_2268 & _T_3980; // @[ifu_mem_ctl.scala 637:104] + wire _T_3982 = _T_2284 | _T_3981; // @[ifu_mem_ctl.scala 637:77] + wire _T_3986 = ~_T_51; // @[ifu_mem_ctl.scala 637:172] + wire _T_3987 = _T_3982 & _T_3986; // @[ifu_mem_ctl.scala 637:170] + wire _T_3988 = ~_T_3987; // @[ifu_mem_ctl.scala 637:44] + wire _T_3992 = reset_ic_in | reset_ic_ff; // @[ifu_mem_ctl.scala 640:64] + wire _T_3993 = ~_T_3992; // @[ifu_mem_ctl.scala 640:50] + wire _T_3994 = _T_276 & _T_3993; // @[ifu_mem_ctl.scala 640:48] + wire _T_3995 = ~reset_tag_valid_for_miss; // @[ifu_mem_ctl.scala 640:81] + wire ic_valid = _T_3994 & _T_3995; // @[ifu_mem_ctl.scala 640:79] + wire _T_3997 = debug_c1_clken & io_ic_debug_tag_array; // @[ifu_mem_ctl.scala 641:82] + reg [6:0] ifu_status_wr_addr_ff; // @[ifu_mem_ctl.scala 644:14] + wire _T_4000 = io_ic_debug_wr_en & io_ic_debug_tag_array; // @[ifu_mem_ctl.scala 647:74] + wire _T_9777 = bus_ifu_wr_en_ff_q & last_beat; // @[ifu_mem_ctl.scala 727:45] + wire way_status_wr_en = _T_9777 | ic_act_hit_f; // @[ifu_mem_ctl.scala 727:58] + reg way_status_wr_en_ff; // @[ifu_mem_ctl.scala 649:14] + wire way_status_hit_new = io_ic_rd_hit[0]; // @[ifu_mem_ctl.scala 723:41] + reg way_status_new_ff; // @[ifu_mem_ctl.scala 655:14] + wire _T_4020 = ifu_status_wr_addr_ff[2:0] == 3'h0; // @[ifu_mem_ctl.scala 661:128] + wire _T_4021 = _T_4020 & way_status_wr_en_ff; // @[ifu_mem_ctl.scala 661:136] + wire _T_4024 = ifu_status_wr_addr_ff[2:0] == 3'h1; // @[ifu_mem_ctl.scala 661:128] + wire _T_4025 = _T_4024 & way_status_wr_en_ff; // @[ifu_mem_ctl.scala 661:136] + wire _T_4028 = ifu_status_wr_addr_ff[2:0] == 3'h2; // @[ifu_mem_ctl.scala 661:128] + wire _T_4029 = _T_4028 & way_status_wr_en_ff; // @[ifu_mem_ctl.scala 661:136] + wire _T_4032 = ifu_status_wr_addr_ff[2:0] == 3'h3; // @[ifu_mem_ctl.scala 661:128] + wire _T_4033 = _T_4032 & way_status_wr_en_ff; // @[ifu_mem_ctl.scala 661:136] + wire _T_4036 = ifu_status_wr_addr_ff[2:0] == 3'h4; // @[ifu_mem_ctl.scala 661:128] + wire _T_4037 = _T_4036 & way_status_wr_en_ff; // @[ifu_mem_ctl.scala 661:136] + wire _T_4040 = ifu_status_wr_addr_ff[2:0] == 3'h5; // @[ifu_mem_ctl.scala 661:128] + wire _T_4041 = _T_4040 & way_status_wr_en_ff; // @[ifu_mem_ctl.scala 661:136] + wire _T_4044 = ifu_status_wr_addr_ff[2:0] == 3'h6; // @[ifu_mem_ctl.scala 661:128] + wire _T_4045 = _T_4044 & way_status_wr_en_ff; // @[ifu_mem_ctl.scala 661:136] + wire _T_4048 = ifu_status_wr_addr_ff[2:0] == 3'h7; // @[ifu_mem_ctl.scala 661:128] + wire _T_4049 = _T_4048 & way_status_wr_en_ff; // @[ifu_mem_ctl.scala 661:136] + wire _T_9783 = _T_100 & replace_way_mb_any_1; // @[ifu_mem_ctl.scala 730:84] + wire _T_9784 = _T_9783 & miss_pending; // @[ifu_mem_ctl.scala 730:108] + wire bus_wren_last_1 = _T_9784 & bus_last_data_beat; // @[ifu_mem_ctl.scala 730:123] + wire wren_reset_miss_1 = replace_way_mb_any_1 & reset_tag_valid_for_miss; // @[ifu_mem_ctl.scala 731:84] + wire _T_9786 = bus_wren_last_1 | wren_reset_miss_1; // @[ifu_mem_ctl.scala 732:73] + wire _T_9781 = _T_100 & replace_way_mb_any_0; // @[ifu_mem_ctl.scala 730:84] + wire _T_9782 = _T_9781 & miss_pending; // @[ifu_mem_ctl.scala 730:108] + wire bus_wren_last_0 = _T_9782 & bus_last_data_beat; // @[ifu_mem_ctl.scala 730:123] + wire wren_reset_miss_0 = replace_way_mb_any_0 & reset_tag_valid_for_miss; // @[ifu_mem_ctl.scala 731:84] + wire _T_9785 = bus_wren_last_0 | wren_reset_miss_0; // @[ifu_mem_ctl.scala 732:73] wire [1:0] ifu_tag_wren = {_T_9786,_T_9785}; // @[Cat.scala 29:58] wire [1:0] _T_9821 = _T_4000 ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - wire [1:0] ic_debug_tag_wr_en = _T_9821 & io_ic_debug_way; // @[ifu_mem_ctl.scala 759:90] - reg [1:0] ifu_tag_wren_ff; // @[ifu_mem_ctl.scala 668:14] - reg ic_valid_ff; // @[ifu_mem_ctl.scala 672:14] - wire _T_5063 = ifu_ic_rw_int_addr_ff[6:5] == 2'h0; // @[ifu_mem_ctl.scala 676:78] - wire _T_5065 = _T_5063 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 676:87] - wire _T_5067 = perr_ic_index_ff[6:5] == 2'h0; // @[ifu_mem_ctl.scala 677:70] - wire _T_5069 = _T_5067 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 677:79] - wire _T_5070 = _T_5065 | _T_5069; // @[ifu_mem_ctl.scala 676:109] - wire _T_5071 = _T_5070 | reset_all_tags; // @[ifu_mem_ctl.scala 677:102] - wire _T_5075 = _T_5063 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 676:87] - wire _T_5079 = _T_5067 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 677:79] - wire _T_5080 = _T_5075 | _T_5079; // @[ifu_mem_ctl.scala 676:109] - wire _T_5081 = _T_5080 | reset_all_tags; // @[ifu_mem_ctl.scala 677:102] + wire [1:0] ic_debug_tag_wr_en = _T_9821 & io_ic_debug_way; // @[ifu_mem_ctl.scala 766:90] + reg [1:0] ifu_tag_wren_ff; // @[ifu_mem_ctl.scala 676:14] + reg ic_valid_ff; // @[ifu_mem_ctl.scala 680:14] + wire _T_5063 = ifu_ic_rw_int_addr_ff[6:5] == 2'h0; // @[ifu_mem_ctl.scala 684:78] + wire _T_5065 = _T_5063 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 684:87] + wire _T_5067 = perr_ic_index_ff[6:5] == 2'h0; // @[ifu_mem_ctl.scala 685:70] + wire _T_5069 = _T_5067 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 685:79] + wire _T_5070 = _T_5065 | _T_5069; // @[ifu_mem_ctl.scala 684:109] + wire _T_5071 = _T_5070 | reset_all_tags; // @[ifu_mem_ctl.scala 685:102] + wire _T_5075 = _T_5063 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 684:87] + wire _T_5079 = _T_5067 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 685:79] + wire _T_5080 = _T_5075 | _T_5079; // @[ifu_mem_ctl.scala 684:109] + wire _T_5081 = _T_5080 | reset_all_tags; // @[ifu_mem_ctl.scala 685:102] wire [1:0] tag_valid_clken_0 = {_T_5081,_T_5071}; // @[Cat.scala 29:58] - wire _T_5083 = ifu_ic_rw_int_addr_ff[6:5] == 2'h1; // @[ifu_mem_ctl.scala 676:78] - wire _T_5085 = _T_5083 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 676:87] - wire _T_5087 = perr_ic_index_ff[6:5] == 2'h1; // @[ifu_mem_ctl.scala 677:70] - wire _T_5089 = _T_5087 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 677:79] - wire _T_5090 = _T_5085 | _T_5089; // @[ifu_mem_ctl.scala 676:109] - wire _T_5091 = _T_5090 | reset_all_tags; // @[ifu_mem_ctl.scala 677:102] - wire _T_5095 = _T_5083 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 676:87] - wire _T_5099 = _T_5087 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 677:79] - wire _T_5100 = _T_5095 | _T_5099; // @[ifu_mem_ctl.scala 676:109] - wire _T_5101 = _T_5100 | reset_all_tags; // @[ifu_mem_ctl.scala 677:102] + wire _T_5083 = ifu_ic_rw_int_addr_ff[6:5] == 2'h1; // @[ifu_mem_ctl.scala 684:78] + wire _T_5085 = _T_5083 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 684:87] + wire _T_5087 = perr_ic_index_ff[6:5] == 2'h1; // @[ifu_mem_ctl.scala 685:70] + wire _T_5089 = _T_5087 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 685:79] + wire _T_5090 = _T_5085 | _T_5089; // @[ifu_mem_ctl.scala 684:109] + wire _T_5091 = _T_5090 | reset_all_tags; // @[ifu_mem_ctl.scala 685:102] + wire _T_5095 = _T_5083 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 684:87] + wire _T_5099 = _T_5087 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 685:79] + wire _T_5100 = _T_5095 | _T_5099; // @[ifu_mem_ctl.scala 684:109] + wire _T_5101 = _T_5100 | reset_all_tags; // @[ifu_mem_ctl.scala 685:102] wire [1:0] tag_valid_clken_1 = {_T_5101,_T_5091}; // @[Cat.scala 29:58] - wire _T_5103 = ifu_ic_rw_int_addr_ff[6:5] == 2'h2; // @[ifu_mem_ctl.scala 676:78] - wire _T_5105 = _T_5103 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 676:87] - wire _T_5107 = perr_ic_index_ff[6:5] == 2'h2; // @[ifu_mem_ctl.scala 677:70] - wire _T_5109 = _T_5107 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 677:79] - wire _T_5110 = _T_5105 | _T_5109; // @[ifu_mem_ctl.scala 676:109] - wire _T_5111 = _T_5110 | reset_all_tags; // @[ifu_mem_ctl.scala 677:102] - wire _T_5115 = _T_5103 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 676:87] - wire _T_5119 = _T_5107 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 677:79] - wire _T_5120 = _T_5115 | _T_5119; // @[ifu_mem_ctl.scala 676:109] - wire _T_5121 = _T_5120 | reset_all_tags; // @[ifu_mem_ctl.scala 677:102] + wire _T_5103 = ifu_ic_rw_int_addr_ff[6:5] == 2'h2; // @[ifu_mem_ctl.scala 684:78] + wire _T_5105 = _T_5103 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 684:87] + wire _T_5107 = perr_ic_index_ff[6:5] == 2'h2; // @[ifu_mem_ctl.scala 685:70] + wire _T_5109 = _T_5107 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 685:79] + wire _T_5110 = _T_5105 | _T_5109; // @[ifu_mem_ctl.scala 684:109] + wire _T_5111 = _T_5110 | reset_all_tags; // @[ifu_mem_ctl.scala 685:102] + wire _T_5115 = _T_5103 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 684:87] + wire _T_5119 = _T_5107 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 685:79] + wire _T_5120 = _T_5115 | _T_5119; // @[ifu_mem_ctl.scala 684:109] + wire _T_5121 = _T_5120 | reset_all_tags; // @[ifu_mem_ctl.scala 685:102] wire [1:0] tag_valid_clken_2 = {_T_5121,_T_5111}; // @[Cat.scala 29:58] - wire _T_5123 = ifu_ic_rw_int_addr_ff[6:5] == 2'h3; // @[ifu_mem_ctl.scala 676:78] - wire _T_5125 = _T_5123 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 676:87] - wire _T_5127 = perr_ic_index_ff[6:5] == 2'h3; // @[ifu_mem_ctl.scala 677:70] - wire _T_5129 = _T_5127 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 677:79] - wire _T_5130 = _T_5125 | _T_5129; // @[ifu_mem_ctl.scala 676:109] - wire _T_5131 = _T_5130 | reset_all_tags; // @[ifu_mem_ctl.scala 677:102] - wire _T_5135 = _T_5123 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 676:87] - wire _T_5139 = _T_5127 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 677:79] - wire _T_5140 = _T_5135 | _T_5139; // @[ifu_mem_ctl.scala 676:109] - wire _T_5141 = _T_5140 | reset_all_tags; // @[ifu_mem_ctl.scala 677:102] + wire _T_5123 = ifu_ic_rw_int_addr_ff[6:5] == 2'h3; // @[ifu_mem_ctl.scala 684:78] + wire _T_5125 = _T_5123 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 684:87] + wire _T_5127 = perr_ic_index_ff[6:5] == 2'h3; // @[ifu_mem_ctl.scala 685:70] + wire _T_5129 = _T_5127 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 685:79] + wire _T_5130 = _T_5125 | _T_5129; // @[ifu_mem_ctl.scala 684:109] + wire _T_5131 = _T_5130 | reset_all_tags; // @[ifu_mem_ctl.scala 685:102] + wire _T_5135 = _T_5123 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 684:87] + wire _T_5139 = _T_5127 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 685:79] + wire _T_5140 = _T_5135 | _T_5139; // @[ifu_mem_ctl.scala 684:109] + wire _T_5141 = _T_5140 | reset_all_tags; // @[ifu_mem_ctl.scala 685:102] wire [1:0] tag_valid_clken_3 = {_T_5141,_T_5131}; // @[Cat.scala 29:58] - wire _T_5152 = ic_valid_ff & _T_195; // @[ifu_mem_ctl.scala 685:97] - wire _T_5153 = ~perr_sel_invalidate; // @[ifu_mem_ctl.scala 685:124] - wire _T_5154 = _T_5152 & _T_5153; // @[ifu_mem_ctl.scala 685:122] - wire _T_5157 = _T_4671 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5158 = perr_ic_index_ff == 7'h0; // @[ifu_mem_ctl.scala 686:102] - wire _T_5160 = _T_5158 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5161 = _T_5157 | _T_5160; // @[ifu_mem_ctl.scala 686:81] - wire _T_5162 = _T_5161 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5172 = _T_4672 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5173 = perr_ic_index_ff == 7'h1; // @[ifu_mem_ctl.scala 686:102] - wire _T_5175 = _T_5173 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5176 = _T_5172 | _T_5175; // @[ifu_mem_ctl.scala 686:81] - wire _T_5177 = _T_5176 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5187 = _T_4673 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5188 = perr_ic_index_ff == 7'h2; // @[ifu_mem_ctl.scala 686:102] - wire _T_5190 = _T_5188 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5191 = _T_5187 | _T_5190; // @[ifu_mem_ctl.scala 686:81] - wire _T_5192 = _T_5191 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5202 = _T_4674 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5203 = perr_ic_index_ff == 7'h3; // @[ifu_mem_ctl.scala 686:102] - wire _T_5205 = _T_5203 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5206 = _T_5202 | _T_5205; // @[ifu_mem_ctl.scala 686:81] - wire _T_5207 = _T_5206 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5217 = _T_4675 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5218 = perr_ic_index_ff == 7'h4; // @[ifu_mem_ctl.scala 686:102] - wire _T_5220 = _T_5218 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5221 = _T_5217 | _T_5220; // @[ifu_mem_ctl.scala 686:81] - wire _T_5222 = _T_5221 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5232 = _T_4676 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5233 = perr_ic_index_ff == 7'h5; // @[ifu_mem_ctl.scala 686:102] - wire _T_5235 = _T_5233 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5236 = _T_5232 | _T_5235; // @[ifu_mem_ctl.scala 686:81] - wire _T_5237 = _T_5236 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5247 = _T_4677 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5248 = perr_ic_index_ff == 7'h6; // @[ifu_mem_ctl.scala 686:102] - wire _T_5250 = _T_5248 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5251 = _T_5247 | _T_5250; // @[ifu_mem_ctl.scala 686:81] - wire _T_5252 = _T_5251 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5262 = _T_4678 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5263 = perr_ic_index_ff == 7'h7; // @[ifu_mem_ctl.scala 686:102] - wire _T_5265 = _T_5263 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5266 = _T_5262 | _T_5265; // @[ifu_mem_ctl.scala 686:81] - wire _T_5267 = _T_5266 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5277 = _T_4679 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5278 = perr_ic_index_ff == 7'h8; // @[ifu_mem_ctl.scala 686:102] - wire _T_5280 = _T_5278 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5281 = _T_5277 | _T_5280; // @[ifu_mem_ctl.scala 686:81] - wire _T_5282 = _T_5281 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5292 = _T_4680 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5293 = perr_ic_index_ff == 7'h9; // @[ifu_mem_ctl.scala 686:102] - wire _T_5295 = _T_5293 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5296 = _T_5292 | _T_5295; // @[ifu_mem_ctl.scala 686:81] - wire _T_5297 = _T_5296 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5307 = _T_4681 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5308 = perr_ic_index_ff == 7'ha; // @[ifu_mem_ctl.scala 686:102] - wire _T_5310 = _T_5308 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5311 = _T_5307 | _T_5310; // @[ifu_mem_ctl.scala 686:81] - wire _T_5312 = _T_5311 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5322 = _T_4682 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5323 = perr_ic_index_ff == 7'hb; // @[ifu_mem_ctl.scala 686:102] - wire _T_5325 = _T_5323 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5326 = _T_5322 | _T_5325; // @[ifu_mem_ctl.scala 686:81] - wire _T_5327 = _T_5326 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5337 = _T_4683 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5338 = perr_ic_index_ff == 7'hc; // @[ifu_mem_ctl.scala 686:102] - wire _T_5340 = _T_5338 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5341 = _T_5337 | _T_5340; // @[ifu_mem_ctl.scala 686:81] - wire _T_5342 = _T_5341 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5352 = _T_4684 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5353 = perr_ic_index_ff == 7'hd; // @[ifu_mem_ctl.scala 686:102] - wire _T_5355 = _T_5353 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5356 = _T_5352 | _T_5355; // @[ifu_mem_ctl.scala 686:81] - wire _T_5357 = _T_5356 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5367 = _T_4685 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5368 = perr_ic_index_ff == 7'he; // @[ifu_mem_ctl.scala 686:102] - wire _T_5370 = _T_5368 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5371 = _T_5367 | _T_5370; // @[ifu_mem_ctl.scala 686:81] - wire _T_5372 = _T_5371 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5382 = _T_4686 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5383 = perr_ic_index_ff == 7'hf; // @[ifu_mem_ctl.scala 686:102] - wire _T_5385 = _T_5383 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5386 = _T_5382 | _T_5385; // @[ifu_mem_ctl.scala 686:81] - wire _T_5387 = _T_5386 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5397 = _T_4687 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5398 = perr_ic_index_ff == 7'h10; // @[ifu_mem_ctl.scala 686:102] - wire _T_5400 = _T_5398 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5401 = _T_5397 | _T_5400; // @[ifu_mem_ctl.scala 686:81] - wire _T_5402 = _T_5401 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5412 = _T_4688 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5413 = perr_ic_index_ff == 7'h11; // @[ifu_mem_ctl.scala 686:102] - wire _T_5415 = _T_5413 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5416 = _T_5412 | _T_5415; // @[ifu_mem_ctl.scala 686:81] - wire _T_5417 = _T_5416 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5427 = _T_4689 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5428 = perr_ic_index_ff == 7'h12; // @[ifu_mem_ctl.scala 686:102] - wire _T_5430 = _T_5428 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5431 = _T_5427 | _T_5430; // @[ifu_mem_ctl.scala 686:81] - wire _T_5432 = _T_5431 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5442 = _T_4690 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5443 = perr_ic_index_ff == 7'h13; // @[ifu_mem_ctl.scala 686:102] - wire _T_5445 = _T_5443 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5446 = _T_5442 | _T_5445; // @[ifu_mem_ctl.scala 686:81] - wire _T_5447 = _T_5446 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5457 = _T_4691 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5458 = perr_ic_index_ff == 7'h14; // @[ifu_mem_ctl.scala 686:102] - wire _T_5460 = _T_5458 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5461 = _T_5457 | _T_5460; // @[ifu_mem_ctl.scala 686:81] - wire _T_5462 = _T_5461 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5472 = _T_4692 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5473 = perr_ic_index_ff == 7'h15; // @[ifu_mem_ctl.scala 686:102] - wire _T_5475 = _T_5473 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5476 = _T_5472 | _T_5475; // @[ifu_mem_ctl.scala 686:81] - wire _T_5477 = _T_5476 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5487 = _T_4693 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5488 = perr_ic_index_ff == 7'h16; // @[ifu_mem_ctl.scala 686:102] - wire _T_5490 = _T_5488 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5491 = _T_5487 | _T_5490; // @[ifu_mem_ctl.scala 686:81] - wire _T_5492 = _T_5491 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5502 = _T_4694 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5503 = perr_ic_index_ff == 7'h17; // @[ifu_mem_ctl.scala 686:102] - wire _T_5505 = _T_5503 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5506 = _T_5502 | _T_5505; // @[ifu_mem_ctl.scala 686:81] - wire _T_5507 = _T_5506 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5517 = _T_4695 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5518 = perr_ic_index_ff == 7'h18; // @[ifu_mem_ctl.scala 686:102] - wire _T_5520 = _T_5518 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5521 = _T_5517 | _T_5520; // @[ifu_mem_ctl.scala 686:81] - wire _T_5522 = _T_5521 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5532 = _T_4696 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5533 = perr_ic_index_ff == 7'h19; // @[ifu_mem_ctl.scala 686:102] - wire _T_5535 = _T_5533 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5536 = _T_5532 | _T_5535; // @[ifu_mem_ctl.scala 686:81] - wire _T_5537 = _T_5536 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5547 = _T_4697 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5548 = perr_ic_index_ff == 7'h1a; // @[ifu_mem_ctl.scala 686:102] - wire _T_5550 = _T_5548 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5551 = _T_5547 | _T_5550; // @[ifu_mem_ctl.scala 686:81] - wire _T_5552 = _T_5551 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5562 = _T_4698 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5563 = perr_ic_index_ff == 7'h1b; // @[ifu_mem_ctl.scala 686:102] - wire _T_5565 = _T_5563 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5566 = _T_5562 | _T_5565; // @[ifu_mem_ctl.scala 686:81] - wire _T_5567 = _T_5566 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5577 = _T_4699 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5578 = perr_ic_index_ff == 7'h1c; // @[ifu_mem_ctl.scala 686:102] - wire _T_5580 = _T_5578 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5581 = _T_5577 | _T_5580; // @[ifu_mem_ctl.scala 686:81] - wire _T_5582 = _T_5581 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5592 = _T_4700 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5593 = perr_ic_index_ff == 7'h1d; // @[ifu_mem_ctl.scala 686:102] - wire _T_5595 = _T_5593 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5596 = _T_5592 | _T_5595; // @[ifu_mem_ctl.scala 686:81] - wire _T_5597 = _T_5596 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5607 = _T_4701 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5608 = perr_ic_index_ff == 7'h1e; // @[ifu_mem_ctl.scala 686:102] - wire _T_5610 = _T_5608 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5611 = _T_5607 | _T_5610; // @[ifu_mem_ctl.scala 686:81] - wire _T_5612 = _T_5611 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5622 = _T_4702 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5623 = perr_ic_index_ff == 7'h1f; // @[ifu_mem_ctl.scala 686:102] - wire _T_5625 = _T_5623 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5626 = _T_5622 | _T_5625; // @[ifu_mem_ctl.scala 686:81] - wire _T_5627 = _T_5626 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5637 = _T_4671 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5640 = _T_5158 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5641 = _T_5637 | _T_5640; // @[ifu_mem_ctl.scala 686:81] - wire _T_5642 = _T_5641 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5652 = _T_4672 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5655 = _T_5173 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5656 = _T_5652 | _T_5655; // @[ifu_mem_ctl.scala 686:81] - wire _T_5657 = _T_5656 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5667 = _T_4673 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5670 = _T_5188 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5671 = _T_5667 | _T_5670; // @[ifu_mem_ctl.scala 686:81] - wire _T_5672 = _T_5671 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5682 = _T_4674 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5685 = _T_5203 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5686 = _T_5682 | _T_5685; // @[ifu_mem_ctl.scala 686:81] - wire _T_5687 = _T_5686 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5697 = _T_4675 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5700 = _T_5218 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5701 = _T_5697 | _T_5700; // @[ifu_mem_ctl.scala 686:81] - wire _T_5702 = _T_5701 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5712 = _T_4676 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5715 = _T_5233 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5716 = _T_5712 | _T_5715; // @[ifu_mem_ctl.scala 686:81] - wire _T_5717 = _T_5716 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5727 = _T_4677 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5730 = _T_5248 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5731 = _T_5727 | _T_5730; // @[ifu_mem_ctl.scala 686:81] - wire _T_5732 = _T_5731 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5742 = _T_4678 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5745 = _T_5263 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5746 = _T_5742 | _T_5745; // @[ifu_mem_ctl.scala 686:81] - wire _T_5747 = _T_5746 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5757 = _T_4679 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5760 = _T_5278 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5761 = _T_5757 | _T_5760; // @[ifu_mem_ctl.scala 686:81] - wire _T_5762 = _T_5761 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5772 = _T_4680 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5775 = _T_5293 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5776 = _T_5772 | _T_5775; // @[ifu_mem_ctl.scala 686:81] - wire _T_5777 = _T_5776 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5787 = _T_4681 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5790 = _T_5308 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5791 = _T_5787 | _T_5790; // @[ifu_mem_ctl.scala 686:81] - wire _T_5792 = _T_5791 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5802 = _T_4682 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5805 = _T_5323 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5806 = _T_5802 | _T_5805; // @[ifu_mem_ctl.scala 686:81] - wire _T_5807 = _T_5806 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5817 = _T_4683 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5820 = _T_5338 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5821 = _T_5817 | _T_5820; // @[ifu_mem_ctl.scala 686:81] - wire _T_5822 = _T_5821 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5832 = _T_4684 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5835 = _T_5353 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5836 = _T_5832 | _T_5835; // @[ifu_mem_ctl.scala 686:81] - wire _T_5837 = _T_5836 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5847 = _T_4685 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5850 = _T_5368 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5851 = _T_5847 | _T_5850; // @[ifu_mem_ctl.scala 686:81] - wire _T_5852 = _T_5851 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5862 = _T_4686 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5865 = _T_5383 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5866 = _T_5862 | _T_5865; // @[ifu_mem_ctl.scala 686:81] - wire _T_5867 = _T_5866 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5877 = _T_4687 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5880 = _T_5398 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5881 = _T_5877 | _T_5880; // @[ifu_mem_ctl.scala 686:81] - wire _T_5882 = _T_5881 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5892 = _T_4688 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5895 = _T_5413 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5896 = _T_5892 | _T_5895; // @[ifu_mem_ctl.scala 686:81] - wire _T_5897 = _T_5896 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5907 = _T_4689 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5910 = _T_5428 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5911 = _T_5907 | _T_5910; // @[ifu_mem_ctl.scala 686:81] - wire _T_5912 = _T_5911 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5922 = _T_4690 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5925 = _T_5443 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5926 = _T_5922 | _T_5925; // @[ifu_mem_ctl.scala 686:81] - wire _T_5927 = _T_5926 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5937 = _T_4691 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5940 = _T_5458 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5941 = _T_5937 | _T_5940; // @[ifu_mem_ctl.scala 686:81] - wire _T_5942 = _T_5941 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5952 = _T_4692 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5955 = _T_5473 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5956 = _T_5952 | _T_5955; // @[ifu_mem_ctl.scala 686:81] - wire _T_5957 = _T_5956 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5967 = _T_4693 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5970 = _T_5488 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5971 = _T_5967 | _T_5970; // @[ifu_mem_ctl.scala 686:81] - wire _T_5972 = _T_5971 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5982 = _T_4694 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_5985 = _T_5503 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_5986 = _T_5982 | _T_5985; // @[ifu_mem_ctl.scala 686:81] - wire _T_5987 = _T_5986 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_5997 = _T_4695 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6000 = _T_5518 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6001 = _T_5997 | _T_6000; // @[ifu_mem_ctl.scala 686:81] - wire _T_6002 = _T_6001 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6012 = _T_4696 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6015 = _T_5533 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6016 = _T_6012 | _T_6015; // @[ifu_mem_ctl.scala 686:81] - wire _T_6017 = _T_6016 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6027 = _T_4697 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6030 = _T_5548 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6031 = _T_6027 | _T_6030; // @[ifu_mem_ctl.scala 686:81] - wire _T_6032 = _T_6031 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6042 = _T_4698 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6045 = _T_5563 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6046 = _T_6042 | _T_6045; // @[ifu_mem_ctl.scala 686:81] - wire _T_6047 = _T_6046 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6057 = _T_4699 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6060 = _T_5578 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6061 = _T_6057 | _T_6060; // @[ifu_mem_ctl.scala 686:81] - wire _T_6062 = _T_6061 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6072 = _T_4700 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6075 = _T_5593 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6076 = _T_6072 | _T_6075; // @[ifu_mem_ctl.scala 686:81] - wire _T_6077 = _T_6076 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6087 = _T_4701 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6090 = _T_5608 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6091 = _T_6087 | _T_6090; // @[ifu_mem_ctl.scala 686:81] - wire _T_6092 = _T_6091 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6102 = _T_4702 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6105 = _T_5623 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6106 = _T_6102 | _T_6105; // @[ifu_mem_ctl.scala 686:81] - wire _T_6107 = _T_6106 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6117 = _T_4703 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6118 = perr_ic_index_ff == 7'h20; // @[ifu_mem_ctl.scala 686:102] - wire _T_6120 = _T_6118 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6121 = _T_6117 | _T_6120; // @[ifu_mem_ctl.scala 686:81] - wire _T_6122 = _T_6121 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6132 = _T_4704 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6133 = perr_ic_index_ff == 7'h21; // @[ifu_mem_ctl.scala 686:102] - wire _T_6135 = _T_6133 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6136 = _T_6132 | _T_6135; // @[ifu_mem_ctl.scala 686:81] - wire _T_6137 = _T_6136 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6147 = _T_4705 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6148 = perr_ic_index_ff == 7'h22; // @[ifu_mem_ctl.scala 686:102] - wire _T_6150 = _T_6148 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6151 = _T_6147 | _T_6150; // @[ifu_mem_ctl.scala 686:81] - wire _T_6152 = _T_6151 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6162 = _T_4706 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6163 = perr_ic_index_ff == 7'h23; // @[ifu_mem_ctl.scala 686:102] - wire _T_6165 = _T_6163 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6166 = _T_6162 | _T_6165; // @[ifu_mem_ctl.scala 686:81] - wire _T_6167 = _T_6166 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6177 = _T_4707 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6178 = perr_ic_index_ff == 7'h24; // @[ifu_mem_ctl.scala 686:102] - wire _T_6180 = _T_6178 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6181 = _T_6177 | _T_6180; // @[ifu_mem_ctl.scala 686:81] - wire _T_6182 = _T_6181 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6192 = _T_4708 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6193 = perr_ic_index_ff == 7'h25; // @[ifu_mem_ctl.scala 686:102] - wire _T_6195 = _T_6193 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6196 = _T_6192 | _T_6195; // @[ifu_mem_ctl.scala 686:81] - wire _T_6197 = _T_6196 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6207 = _T_4709 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6208 = perr_ic_index_ff == 7'h26; // @[ifu_mem_ctl.scala 686:102] - wire _T_6210 = _T_6208 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6211 = _T_6207 | _T_6210; // @[ifu_mem_ctl.scala 686:81] - wire _T_6212 = _T_6211 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6222 = _T_4710 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6223 = perr_ic_index_ff == 7'h27; // @[ifu_mem_ctl.scala 686:102] - wire _T_6225 = _T_6223 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6226 = _T_6222 | _T_6225; // @[ifu_mem_ctl.scala 686:81] - wire _T_6227 = _T_6226 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6237 = _T_4711 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6238 = perr_ic_index_ff == 7'h28; // @[ifu_mem_ctl.scala 686:102] - wire _T_6240 = _T_6238 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6241 = _T_6237 | _T_6240; // @[ifu_mem_ctl.scala 686:81] - wire _T_6242 = _T_6241 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6252 = _T_4712 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6253 = perr_ic_index_ff == 7'h29; // @[ifu_mem_ctl.scala 686:102] - wire _T_6255 = _T_6253 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6256 = _T_6252 | _T_6255; // @[ifu_mem_ctl.scala 686:81] - wire _T_6257 = _T_6256 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6267 = _T_4713 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6268 = perr_ic_index_ff == 7'h2a; // @[ifu_mem_ctl.scala 686:102] - wire _T_6270 = _T_6268 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6271 = _T_6267 | _T_6270; // @[ifu_mem_ctl.scala 686:81] - wire _T_6272 = _T_6271 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6282 = _T_4714 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6283 = perr_ic_index_ff == 7'h2b; // @[ifu_mem_ctl.scala 686:102] - wire _T_6285 = _T_6283 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6286 = _T_6282 | _T_6285; // @[ifu_mem_ctl.scala 686:81] - wire _T_6287 = _T_6286 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6297 = _T_4715 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6298 = perr_ic_index_ff == 7'h2c; // @[ifu_mem_ctl.scala 686:102] - wire _T_6300 = _T_6298 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6301 = _T_6297 | _T_6300; // @[ifu_mem_ctl.scala 686:81] - wire _T_6302 = _T_6301 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6312 = _T_4716 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6313 = perr_ic_index_ff == 7'h2d; // @[ifu_mem_ctl.scala 686:102] - wire _T_6315 = _T_6313 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6316 = _T_6312 | _T_6315; // @[ifu_mem_ctl.scala 686:81] - wire _T_6317 = _T_6316 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6327 = _T_4717 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6328 = perr_ic_index_ff == 7'h2e; // @[ifu_mem_ctl.scala 686:102] - wire _T_6330 = _T_6328 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6331 = _T_6327 | _T_6330; // @[ifu_mem_ctl.scala 686:81] - wire _T_6332 = _T_6331 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6342 = _T_4718 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6343 = perr_ic_index_ff == 7'h2f; // @[ifu_mem_ctl.scala 686:102] - wire _T_6345 = _T_6343 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6346 = _T_6342 | _T_6345; // @[ifu_mem_ctl.scala 686:81] - wire _T_6347 = _T_6346 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6357 = _T_4719 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6358 = perr_ic_index_ff == 7'h30; // @[ifu_mem_ctl.scala 686:102] - wire _T_6360 = _T_6358 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6361 = _T_6357 | _T_6360; // @[ifu_mem_ctl.scala 686:81] - wire _T_6362 = _T_6361 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6372 = _T_4720 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6373 = perr_ic_index_ff == 7'h31; // @[ifu_mem_ctl.scala 686:102] - wire _T_6375 = _T_6373 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6376 = _T_6372 | _T_6375; // @[ifu_mem_ctl.scala 686:81] - wire _T_6377 = _T_6376 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6387 = _T_4721 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6388 = perr_ic_index_ff == 7'h32; // @[ifu_mem_ctl.scala 686:102] - wire _T_6390 = _T_6388 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6391 = _T_6387 | _T_6390; // @[ifu_mem_ctl.scala 686:81] - wire _T_6392 = _T_6391 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6402 = _T_4722 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6403 = perr_ic_index_ff == 7'h33; // @[ifu_mem_ctl.scala 686:102] - wire _T_6405 = _T_6403 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6406 = _T_6402 | _T_6405; // @[ifu_mem_ctl.scala 686:81] - wire _T_6407 = _T_6406 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6417 = _T_4723 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6418 = perr_ic_index_ff == 7'h34; // @[ifu_mem_ctl.scala 686:102] - wire _T_6420 = _T_6418 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6421 = _T_6417 | _T_6420; // @[ifu_mem_ctl.scala 686:81] - wire _T_6422 = _T_6421 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6432 = _T_4724 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6433 = perr_ic_index_ff == 7'h35; // @[ifu_mem_ctl.scala 686:102] - wire _T_6435 = _T_6433 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6436 = _T_6432 | _T_6435; // @[ifu_mem_ctl.scala 686:81] - wire _T_6437 = _T_6436 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6447 = _T_4725 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6448 = perr_ic_index_ff == 7'h36; // @[ifu_mem_ctl.scala 686:102] - wire _T_6450 = _T_6448 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6451 = _T_6447 | _T_6450; // @[ifu_mem_ctl.scala 686:81] - wire _T_6452 = _T_6451 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6462 = _T_4726 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6463 = perr_ic_index_ff == 7'h37; // @[ifu_mem_ctl.scala 686:102] - wire _T_6465 = _T_6463 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6466 = _T_6462 | _T_6465; // @[ifu_mem_ctl.scala 686:81] - wire _T_6467 = _T_6466 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6477 = _T_4727 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6478 = perr_ic_index_ff == 7'h38; // @[ifu_mem_ctl.scala 686:102] - wire _T_6480 = _T_6478 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6481 = _T_6477 | _T_6480; // @[ifu_mem_ctl.scala 686:81] - wire _T_6482 = _T_6481 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6492 = _T_4728 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6493 = perr_ic_index_ff == 7'h39; // @[ifu_mem_ctl.scala 686:102] - wire _T_6495 = _T_6493 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6496 = _T_6492 | _T_6495; // @[ifu_mem_ctl.scala 686:81] - wire _T_6497 = _T_6496 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6507 = _T_4729 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6508 = perr_ic_index_ff == 7'h3a; // @[ifu_mem_ctl.scala 686:102] - wire _T_6510 = _T_6508 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6511 = _T_6507 | _T_6510; // @[ifu_mem_ctl.scala 686:81] - wire _T_6512 = _T_6511 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6522 = _T_4730 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6523 = perr_ic_index_ff == 7'h3b; // @[ifu_mem_ctl.scala 686:102] - wire _T_6525 = _T_6523 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6526 = _T_6522 | _T_6525; // @[ifu_mem_ctl.scala 686:81] - wire _T_6527 = _T_6526 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6537 = _T_4731 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6538 = perr_ic_index_ff == 7'h3c; // @[ifu_mem_ctl.scala 686:102] - wire _T_6540 = _T_6538 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6541 = _T_6537 | _T_6540; // @[ifu_mem_ctl.scala 686:81] - wire _T_6542 = _T_6541 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6552 = _T_4732 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6553 = perr_ic_index_ff == 7'h3d; // @[ifu_mem_ctl.scala 686:102] - wire _T_6555 = _T_6553 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6556 = _T_6552 | _T_6555; // @[ifu_mem_ctl.scala 686:81] - wire _T_6557 = _T_6556 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6567 = _T_4733 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6568 = perr_ic_index_ff == 7'h3e; // @[ifu_mem_ctl.scala 686:102] - wire _T_6570 = _T_6568 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6571 = _T_6567 | _T_6570; // @[ifu_mem_ctl.scala 686:81] - wire _T_6572 = _T_6571 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6582 = _T_4734 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6583 = perr_ic_index_ff == 7'h3f; // @[ifu_mem_ctl.scala 686:102] - wire _T_6585 = _T_6583 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6586 = _T_6582 | _T_6585; // @[ifu_mem_ctl.scala 686:81] - wire _T_6587 = _T_6586 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6597 = _T_4703 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6600 = _T_6118 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6601 = _T_6597 | _T_6600; // @[ifu_mem_ctl.scala 686:81] - wire _T_6602 = _T_6601 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6612 = _T_4704 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6615 = _T_6133 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6616 = _T_6612 | _T_6615; // @[ifu_mem_ctl.scala 686:81] - wire _T_6617 = _T_6616 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6627 = _T_4705 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6630 = _T_6148 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6631 = _T_6627 | _T_6630; // @[ifu_mem_ctl.scala 686:81] - wire _T_6632 = _T_6631 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6642 = _T_4706 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6645 = _T_6163 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6646 = _T_6642 | _T_6645; // @[ifu_mem_ctl.scala 686:81] - wire _T_6647 = _T_6646 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6657 = _T_4707 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6660 = _T_6178 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6661 = _T_6657 | _T_6660; // @[ifu_mem_ctl.scala 686:81] - wire _T_6662 = _T_6661 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6672 = _T_4708 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6675 = _T_6193 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6676 = _T_6672 | _T_6675; // @[ifu_mem_ctl.scala 686:81] - wire _T_6677 = _T_6676 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6687 = _T_4709 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6690 = _T_6208 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6691 = _T_6687 | _T_6690; // @[ifu_mem_ctl.scala 686:81] - wire _T_6692 = _T_6691 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6702 = _T_4710 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6705 = _T_6223 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6706 = _T_6702 | _T_6705; // @[ifu_mem_ctl.scala 686:81] - wire _T_6707 = _T_6706 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6717 = _T_4711 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6720 = _T_6238 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6721 = _T_6717 | _T_6720; // @[ifu_mem_ctl.scala 686:81] - wire _T_6722 = _T_6721 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6732 = _T_4712 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6735 = _T_6253 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6736 = _T_6732 | _T_6735; // @[ifu_mem_ctl.scala 686:81] - wire _T_6737 = _T_6736 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6747 = _T_4713 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6750 = _T_6268 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6751 = _T_6747 | _T_6750; // @[ifu_mem_ctl.scala 686:81] - wire _T_6752 = _T_6751 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6762 = _T_4714 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6765 = _T_6283 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6766 = _T_6762 | _T_6765; // @[ifu_mem_ctl.scala 686:81] - wire _T_6767 = _T_6766 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6777 = _T_4715 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6780 = _T_6298 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6781 = _T_6777 | _T_6780; // @[ifu_mem_ctl.scala 686:81] - wire _T_6782 = _T_6781 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6792 = _T_4716 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6795 = _T_6313 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6796 = _T_6792 | _T_6795; // @[ifu_mem_ctl.scala 686:81] - wire _T_6797 = _T_6796 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6807 = _T_4717 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6810 = _T_6328 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6811 = _T_6807 | _T_6810; // @[ifu_mem_ctl.scala 686:81] - wire _T_6812 = _T_6811 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6822 = _T_4718 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6825 = _T_6343 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6826 = _T_6822 | _T_6825; // @[ifu_mem_ctl.scala 686:81] - wire _T_6827 = _T_6826 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6837 = _T_4719 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6840 = _T_6358 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6841 = _T_6837 | _T_6840; // @[ifu_mem_ctl.scala 686:81] - wire _T_6842 = _T_6841 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6852 = _T_4720 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6855 = _T_6373 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6856 = _T_6852 | _T_6855; // @[ifu_mem_ctl.scala 686:81] - wire _T_6857 = _T_6856 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6867 = _T_4721 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6870 = _T_6388 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6871 = _T_6867 | _T_6870; // @[ifu_mem_ctl.scala 686:81] - wire _T_6872 = _T_6871 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6882 = _T_4722 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6885 = _T_6403 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6886 = _T_6882 | _T_6885; // @[ifu_mem_ctl.scala 686:81] - wire _T_6887 = _T_6886 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6897 = _T_4723 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6900 = _T_6418 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6901 = _T_6897 | _T_6900; // @[ifu_mem_ctl.scala 686:81] - wire _T_6902 = _T_6901 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6912 = _T_4724 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6915 = _T_6433 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6916 = _T_6912 | _T_6915; // @[ifu_mem_ctl.scala 686:81] - wire _T_6917 = _T_6916 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6927 = _T_4725 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6930 = _T_6448 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6931 = _T_6927 | _T_6930; // @[ifu_mem_ctl.scala 686:81] - wire _T_6932 = _T_6931 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6942 = _T_4726 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6945 = _T_6463 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6946 = _T_6942 | _T_6945; // @[ifu_mem_ctl.scala 686:81] - wire _T_6947 = _T_6946 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6957 = _T_4727 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6960 = _T_6478 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6961 = _T_6957 | _T_6960; // @[ifu_mem_ctl.scala 686:81] - wire _T_6962 = _T_6961 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6972 = _T_4728 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6975 = _T_6493 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6976 = _T_6972 | _T_6975; // @[ifu_mem_ctl.scala 686:81] - wire _T_6977 = _T_6976 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_6987 = _T_4729 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_6990 = _T_6508 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_6991 = _T_6987 | _T_6990; // @[ifu_mem_ctl.scala 686:81] - wire _T_6992 = _T_6991 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7002 = _T_4730 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7005 = _T_6523 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7006 = _T_7002 | _T_7005; // @[ifu_mem_ctl.scala 686:81] - wire _T_7007 = _T_7006 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7017 = _T_4731 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7020 = _T_6538 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7021 = _T_7017 | _T_7020; // @[ifu_mem_ctl.scala 686:81] - wire _T_7022 = _T_7021 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7032 = _T_4732 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7035 = _T_6553 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7036 = _T_7032 | _T_7035; // @[ifu_mem_ctl.scala 686:81] - wire _T_7037 = _T_7036 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7047 = _T_4733 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7050 = _T_6568 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7051 = _T_7047 | _T_7050; // @[ifu_mem_ctl.scala 686:81] - wire _T_7052 = _T_7051 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7062 = _T_4734 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7065 = _T_6583 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7066 = _T_7062 | _T_7065; // @[ifu_mem_ctl.scala 686:81] - wire _T_7067 = _T_7066 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7077 = _T_4735 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7078 = perr_ic_index_ff == 7'h40; // @[ifu_mem_ctl.scala 686:102] - wire _T_7080 = _T_7078 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7081 = _T_7077 | _T_7080; // @[ifu_mem_ctl.scala 686:81] - wire _T_7082 = _T_7081 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7092 = _T_4736 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7093 = perr_ic_index_ff == 7'h41; // @[ifu_mem_ctl.scala 686:102] - wire _T_7095 = _T_7093 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7096 = _T_7092 | _T_7095; // @[ifu_mem_ctl.scala 686:81] - wire _T_7097 = _T_7096 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7107 = _T_4737 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7108 = perr_ic_index_ff == 7'h42; // @[ifu_mem_ctl.scala 686:102] - wire _T_7110 = _T_7108 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7111 = _T_7107 | _T_7110; // @[ifu_mem_ctl.scala 686:81] - wire _T_7112 = _T_7111 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7122 = _T_4738 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7123 = perr_ic_index_ff == 7'h43; // @[ifu_mem_ctl.scala 686:102] - wire _T_7125 = _T_7123 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7126 = _T_7122 | _T_7125; // @[ifu_mem_ctl.scala 686:81] - wire _T_7127 = _T_7126 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7137 = _T_4739 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7138 = perr_ic_index_ff == 7'h44; // @[ifu_mem_ctl.scala 686:102] - wire _T_7140 = _T_7138 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7141 = _T_7137 | _T_7140; // @[ifu_mem_ctl.scala 686:81] - wire _T_7142 = _T_7141 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7152 = _T_4740 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7153 = perr_ic_index_ff == 7'h45; // @[ifu_mem_ctl.scala 686:102] - wire _T_7155 = _T_7153 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7156 = _T_7152 | _T_7155; // @[ifu_mem_ctl.scala 686:81] - wire _T_7157 = _T_7156 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7167 = _T_4741 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7168 = perr_ic_index_ff == 7'h46; // @[ifu_mem_ctl.scala 686:102] - wire _T_7170 = _T_7168 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7171 = _T_7167 | _T_7170; // @[ifu_mem_ctl.scala 686:81] - wire _T_7172 = _T_7171 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7182 = _T_4742 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7183 = perr_ic_index_ff == 7'h47; // @[ifu_mem_ctl.scala 686:102] - wire _T_7185 = _T_7183 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7186 = _T_7182 | _T_7185; // @[ifu_mem_ctl.scala 686:81] - wire _T_7187 = _T_7186 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7197 = _T_4743 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7198 = perr_ic_index_ff == 7'h48; // @[ifu_mem_ctl.scala 686:102] - wire _T_7200 = _T_7198 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7201 = _T_7197 | _T_7200; // @[ifu_mem_ctl.scala 686:81] - wire _T_7202 = _T_7201 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7212 = _T_4744 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7213 = perr_ic_index_ff == 7'h49; // @[ifu_mem_ctl.scala 686:102] - wire _T_7215 = _T_7213 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7216 = _T_7212 | _T_7215; // @[ifu_mem_ctl.scala 686:81] - wire _T_7217 = _T_7216 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7227 = _T_4745 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7228 = perr_ic_index_ff == 7'h4a; // @[ifu_mem_ctl.scala 686:102] - wire _T_7230 = _T_7228 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7231 = _T_7227 | _T_7230; // @[ifu_mem_ctl.scala 686:81] - wire _T_7232 = _T_7231 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7242 = _T_4746 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7243 = perr_ic_index_ff == 7'h4b; // @[ifu_mem_ctl.scala 686:102] - wire _T_7245 = _T_7243 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7246 = _T_7242 | _T_7245; // @[ifu_mem_ctl.scala 686:81] - wire _T_7247 = _T_7246 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7257 = _T_4747 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7258 = perr_ic_index_ff == 7'h4c; // @[ifu_mem_ctl.scala 686:102] - wire _T_7260 = _T_7258 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7261 = _T_7257 | _T_7260; // @[ifu_mem_ctl.scala 686:81] - wire _T_7262 = _T_7261 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7272 = _T_4748 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7273 = perr_ic_index_ff == 7'h4d; // @[ifu_mem_ctl.scala 686:102] - wire _T_7275 = _T_7273 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7276 = _T_7272 | _T_7275; // @[ifu_mem_ctl.scala 686:81] - wire _T_7277 = _T_7276 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7287 = _T_4749 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7288 = perr_ic_index_ff == 7'h4e; // @[ifu_mem_ctl.scala 686:102] - wire _T_7290 = _T_7288 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7291 = _T_7287 | _T_7290; // @[ifu_mem_ctl.scala 686:81] - wire _T_7292 = _T_7291 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7302 = _T_4750 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7303 = perr_ic_index_ff == 7'h4f; // @[ifu_mem_ctl.scala 686:102] - wire _T_7305 = _T_7303 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7306 = _T_7302 | _T_7305; // @[ifu_mem_ctl.scala 686:81] - wire _T_7307 = _T_7306 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7317 = _T_4751 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7318 = perr_ic_index_ff == 7'h50; // @[ifu_mem_ctl.scala 686:102] - wire _T_7320 = _T_7318 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7321 = _T_7317 | _T_7320; // @[ifu_mem_ctl.scala 686:81] - wire _T_7322 = _T_7321 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7332 = _T_4752 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7333 = perr_ic_index_ff == 7'h51; // @[ifu_mem_ctl.scala 686:102] - wire _T_7335 = _T_7333 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7336 = _T_7332 | _T_7335; // @[ifu_mem_ctl.scala 686:81] - wire _T_7337 = _T_7336 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7347 = _T_4753 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7348 = perr_ic_index_ff == 7'h52; // @[ifu_mem_ctl.scala 686:102] - wire _T_7350 = _T_7348 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7351 = _T_7347 | _T_7350; // @[ifu_mem_ctl.scala 686:81] - wire _T_7352 = _T_7351 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7362 = _T_4754 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7363 = perr_ic_index_ff == 7'h53; // @[ifu_mem_ctl.scala 686:102] - wire _T_7365 = _T_7363 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7366 = _T_7362 | _T_7365; // @[ifu_mem_ctl.scala 686:81] - wire _T_7367 = _T_7366 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7377 = _T_4755 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7378 = perr_ic_index_ff == 7'h54; // @[ifu_mem_ctl.scala 686:102] - wire _T_7380 = _T_7378 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7381 = _T_7377 | _T_7380; // @[ifu_mem_ctl.scala 686:81] - wire _T_7382 = _T_7381 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7392 = _T_4756 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7393 = perr_ic_index_ff == 7'h55; // @[ifu_mem_ctl.scala 686:102] - wire _T_7395 = _T_7393 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7396 = _T_7392 | _T_7395; // @[ifu_mem_ctl.scala 686:81] - wire _T_7397 = _T_7396 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7407 = _T_4757 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7408 = perr_ic_index_ff == 7'h56; // @[ifu_mem_ctl.scala 686:102] - wire _T_7410 = _T_7408 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7411 = _T_7407 | _T_7410; // @[ifu_mem_ctl.scala 686:81] - wire _T_7412 = _T_7411 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7422 = _T_4758 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7423 = perr_ic_index_ff == 7'h57; // @[ifu_mem_ctl.scala 686:102] - wire _T_7425 = _T_7423 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7426 = _T_7422 | _T_7425; // @[ifu_mem_ctl.scala 686:81] - wire _T_7427 = _T_7426 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7437 = _T_4759 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7438 = perr_ic_index_ff == 7'h58; // @[ifu_mem_ctl.scala 686:102] - wire _T_7440 = _T_7438 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7441 = _T_7437 | _T_7440; // @[ifu_mem_ctl.scala 686:81] - wire _T_7442 = _T_7441 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7452 = _T_4760 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7453 = perr_ic_index_ff == 7'h59; // @[ifu_mem_ctl.scala 686:102] - wire _T_7455 = _T_7453 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7456 = _T_7452 | _T_7455; // @[ifu_mem_ctl.scala 686:81] - wire _T_7457 = _T_7456 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7467 = _T_4761 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7468 = perr_ic_index_ff == 7'h5a; // @[ifu_mem_ctl.scala 686:102] - wire _T_7470 = _T_7468 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7471 = _T_7467 | _T_7470; // @[ifu_mem_ctl.scala 686:81] - wire _T_7472 = _T_7471 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7482 = _T_4762 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7483 = perr_ic_index_ff == 7'h5b; // @[ifu_mem_ctl.scala 686:102] - wire _T_7485 = _T_7483 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7486 = _T_7482 | _T_7485; // @[ifu_mem_ctl.scala 686:81] - wire _T_7487 = _T_7486 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7497 = _T_4763 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7498 = perr_ic_index_ff == 7'h5c; // @[ifu_mem_ctl.scala 686:102] - wire _T_7500 = _T_7498 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7501 = _T_7497 | _T_7500; // @[ifu_mem_ctl.scala 686:81] - wire _T_7502 = _T_7501 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7512 = _T_4764 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7513 = perr_ic_index_ff == 7'h5d; // @[ifu_mem_ctl.scala 686:102] - wire _T_7515 = _T_7513 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7516 = _T_7512 | _T_7515; // @[ifu_mem_ctl.scala 686:81] - wire _T_7517 = _T_7516 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7527 = _T_4765 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7528 = perr_ic_index_ff == 7'h5e; // @[ifu_mem_ctl.scala 686:102] - wire _T_7530 = _T_7528 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7531 = _T_7527 | _T_7530; // @[ifu_mem_ctl.scala 686:81] - wire _T_7532 = _T_7531 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7542 = _T_4766 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7543 = perr_ic_index_ff == 7'h5f; // @[ifu_mem_ctl.scala 686:102] - wire _T_7545 = _T_7543 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7546 = _T_7542 | _T_7545; // @[ifu_mem_ctl.scala 686:81] - wire _T_7547 = _T_7546 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7557 = _T_4735 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7560 = _T_7078 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7561 = _T_7557 | _T_7560; // @[ifu_mem_ctl.scala 686:81] - wire _T_7562 = _T_7561 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7572 = _T_4736 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7575 = _T_7093 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7576 = _T_7572 | _T_7575; // @[ifu_mem_ctl.scala 686:81] - wire _T_7577 = _T_7576 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7587 = _T_4737 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7590 = _T_7108 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7591 = _T_7587 | _T_7590; // @[ifu_mem_ctl.scala 686:81] - wire _T_7592 = _T_7591 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7602 = _T_4738 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7605 = _T_7123 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7606 = _T_7602 | _T_7605; // @[ifu_mem_ctl.scala 686:81] - wire _T_7607 = _T_7606 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7617 = _T_4739 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7620 = _T_7138 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7621 = _T_7617 | _T_7620; // @[ifu_mem_ctl.scala 686:81] - wire _T_7622 = _T_7621 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7632 = _T_4740 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7635 = _T_7153 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7636 = _T_7632 | _T_7635; // @[ifu_mem_ctl.scala 686:81] - wire _T_7637 = _T_7636 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7647 = _T_4741 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7650 = _T_7168 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7651 = _T_7647 | _T_7650; // @[ifu_mem_ctl.scala 686:81] - wire _T_7652 = _T_7651 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7662 = _T_4742 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7665 = _T_7183 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7666 = _T_7662 | _T_7665; // @[ifu_mem_ctl.scala 686:81] - wire _T_7667 = _T_7666 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7677 = _T_4743 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7680 = _T_7198 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7681 = _T_7677 | _T_7680; // @[ifu_mem_ctl.scala 686:81] - wire _T_7682 = _T_7681 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7692 = _T_4744 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7695 = _T_7213 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7696 = _T_7692 | _T_7695; // @[ifu_mem_ctl.scala 686:81] - wire _T_7697 = _T_7696 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7707 = _T_4745 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7710 = _T_7228 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7711 = _T_7707 | _T_7710; // @[ifu_mem_ctl.scala 686:81] - wire _T_7712 = _T_7711 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7722 = _T_4746 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7725 = _T_7243 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7726 = _T_7722 | _T_7725; // @[ifu_mem_ctl.scala 686:81] - wire _T_7727 = _T_7726 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7737 = _T_4747 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7740 = _T_7258 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7741 = _T_7737 | _T_7740; // @[ifu_mem_ctl.scala 686:81] - wire _T_7742 = _T_7741 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7752 = _T_4748 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7755 = _T_7273 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7756 = _T_7752 | _T_7755; // @[ifu_mem_ctl.scala 686:81] - wire _T_7757 = _T_7756 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7767 = _T_4749 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7770 = _T_7288 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7771 = _T_7767 | _T_7770; // @[ifu_mem_ctl.scala 686:81] - wire _T_7772 = _T_7771 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7782 = _T_4750 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7785 = _T_7303 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7786 = _T_7782 | _T_7785; // @[ifu_mem_ctl.scala 686:81] - wire _T_7787 = _T_7786 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7797 = _T_4751 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7800 = _T_7318 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7801 = _T_7797 | _T_7800; // @[ifu_mem_ctl.scala 686:81] - wire _T_7802 = _T_7801 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7812 = _T_4752 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7815 = _T_7333 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7816 = _T_7812 | _T_7815; // @[ifu_mem_ctl.scala 686:81] - wire _T_7817 = _T_7816 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7827 = _T_4753 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7830 = _T_7348 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7831 = _T_7827 | _T_7830; // @[ifu_mem_ctl.scala 686:81] - wire _T_7832 = _T_7831 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7842 = _T_4754 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7845 = _T_7363 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7846 = _T_7842 | _T_7845; // @[ifu_mem_ctl.scala 686:81] - wire _T_7847 = _T_7846 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7857 = _T_4755 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7860 = _T_7378 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7861 = _T_7857 | _T_7860; // @[ifu_mem_ctl.scala 686:81] - wire _T_7862 = _T_7861 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7872 = _T_4756 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7875 = _T_7393 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7876 = _T_7872 | _T_7875; // @[ifu_mem_ctl.scala 686:81] - wire _T_7877 = _T_7876 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7887 = _T_4757 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7890 = _T_7408 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7891 = _T_7887 | _T_7890; // @[ifu_mem_ctl.scala 686:81] - wire _T_7892 = _T_7891 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7902 = _T_4758 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7905 = _T_7423 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7906 = _T_7902 | _T_7905; // @[ifu_mem_ctl.scala 686:81] - wire _T_7907 = _T_7906 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7917 = _T_4759 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7920 = _T_7438 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7921 = _T_7917 | _T_7920; // @[ifu_mem_ctl.scala 686:81] - wire _T_7922 = _T_7921 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7932 = _T_4760 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7935 = _T_7453 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7936 = _T_7932 | _T_7935; // @[ifu_mem_ctl.scala 686:81] - wire _T_7937 = _T_7936 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7947 = _T_4761 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7950 = _T_7468 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7951 = _T_7947 | _T_7950; // @[ifu_mem_ctl.scala 686:81] - wire _T_7952 = _T_7951 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7962 = _T_4762 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7965 = _T_7483 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7966 = _T_7962 | _T_7965; // @[ifu_mem_ctl.scala 686:81] - wire _T_7967 = _T_7966 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7977 = _T_4763 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7980 = _T_7498 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7981 = _T_7977 | _T_7980; // @[ifu_mem_ctl.scala 686:81] - wire _T_7982 = _T_7981 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_7992 = _T_4764 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_7995 = _T_7513 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_7996 = _T_7992 | _T_7995; // @[ifu_mem_ctl.scala 686:81] - wire _T_7997 = _T_7996 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8007 = _T_4765 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8010 = _T_7528 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8011 = _T_8007 | _T_8010; // @[ifu_mem_ctl.scala 686:81] - wire _T_8012 = _T_8011 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8022 = _T_4766 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8025 = _T_7543 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8026 = _T_8022 | _T_8025; // @[ifu_mem_ctl.scala 686:81] - wire _T_8027 = _T_8026 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8037 = _T_4767 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8038 = perr_ic_index_ff == 7'h60; // @[ifu_mem_ctl.scala 686:102] - wire _T_8040 = _T_8038 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8041 = _T_8037 | _T_8040; // @[ifu_mem_ctl.scala 686:81] - wire _T_8042 = _T_8041 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8052 = _T_4768 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8053 = perr_ic_index_ff == 7'h61; // @[ifu_mem_ctl.scala 686:102] - wire _T_8055 = _T_8053 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8056 = _T_8052 | _T_8055; // @[ifu_mem_ctl.scala 686:81] - wire _T_8057 = _T_8056 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8067 = _T_4769 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8068 = perr_ic_index_ff == 7'h62; // @[ifu_mem_ctl.scala 686:102] - wire _T_8070 = _T_8068 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8071 = _T_8067 | _T_8070; // @[ifu_mem_ctl.scala 686:81] - wire _T_8072 = _T_8071 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8082 = _T_4770 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8083 = perr_ic_index_ff == 7'h63; // @[ifu_mem_ctl.scala 686:102] - wire _T_8085 = _T_8083 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8086 = _T_8082 | _T_8085; // @[ifu_mem_ctl.scala 686:81] - wire _T_8087 = _T_8086 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8097 = _T_4771 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8098 = perr_ic_index_ff == 7'h64; // @[ifu_mem_ctl.scala 686:102] - wire _T_8100 = _T_8098 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8101 = _T_8097 | _T_8100; // @[ifu_mem_ctl.scala 686:81] - wire _T_8102 = _T_8101 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8112 = _T_4772 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8113 = perr_ic_index_ff == 7'h65; // @[ifu_mem_ctl.scala 686:102] - wire _T_8115 = _T_8113 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8116 = _T_8112 | _T_8115; // @[ifu_mem_ctl.scala 686:81] - wire _T_8117 = _T_8116 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8127 = _T_4773 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8128 = perr_ic_index_ff == 7'h66; // @[ifu_mem_ctl.scala 686:102] - wire _T_8130 = _T_8128 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8131 = _T_8127 | _T_8130; // @[ifu_mem_ctl.scala 686:81] - wire _T_8132 = _T_8131 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8142 = _T_4774 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8143 = perr_ic_index_ff == 7'h67; // @[ifu_mem_ctl.scala 686:102] - wire _T_8145 = _T_8143 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8146 = _T_8142 | _T_8145; // @[ifu_mem_ctl.scala 686:81] - wire _T_8147 = _T_8146 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8157 = _T_4775 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8158 = perr_ic_index_ff == 7'h68; // @[ifu_mem_ctl.scala 686:102] - wire _T_8160 = _T_8158 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8161 = _T_8157 | _T_8160; // @[ifu_mem_ctl.scala 686:81] - wire _T_8162 = _T_8161 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8172 = _T_4776 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8173 = perr_ic_index_ff == 7'h69; // @[ifu_mem_ctl.scala 686:102] - wire _T_8175 = _T_8173 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8176 = _T_8172 | _T_8175; // @[ifu_mem_ctl.scala 686:81] - wire _T_8177 = _T_8176 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8187 = _T_4777 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8188 = perr_ic_index_ff == 7'h6a; // @[ifu_mem_ctl.scala 686:102] - wire _T_8190 = _T_8188 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8191 = _T_8187 | _T_8190; // @[ifu_mem_ctl.scala 686:81] - wire _T_8192 = _T_8191 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8202 = _T_4778 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8203 = perr_ic_index_ff == 7'h6b; // @[ifu_mem_ctl.scala 686:102] - wire _T_8205 = _T_8203 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8206 = _T_8202 | _T_8205; // @[ifu_mem_ctl.scala 686:81] - wire _T_8207 = _T_8206 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8217 = _T_4779 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8218 = perr_ic_index_ff == 7'h6c; // @[ifu_mem_ctl.scala 686:102] - wire _T_8220 = _T_8218 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8221 = _T_8217 | _T_8220; // @[ifu_mem_ctl.scala 686:81] - wire _T_8222 = _T_8221 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8232 = _T_4780 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8233 = perr_ic_index_ff == 7'h6d; // @[ifu_mem_ctl.scala 686:102] - wire _T_8235 = _T_8233 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8236 = _T_8232 | _T_8235; // @[ifu_mem_ctl.scala 686:81] - wire _T_8237 = _T_8236 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8247 = _T_4781 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8248 = perr_ic_index_ff == 7'h6e; // @[ifu_mem_ctl.scala 686:102] - wire _T_8250 = _T_8248 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8251 = _T_8247 | _T_8250; // @[ifu_mem_ctl.scala 686:81] - wire _T_8252 = _T_8251 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8262 = _T_4782 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8263 = perr_ic_index_ff == 7'h6f; // @[ifu_mem_ctl.scala 686:102] - wire _T_8265 = _T_8263 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8266 = _T_8262 | _T_8265; // @[ifu_mem_ctl.scala 686:81] - wire _T_8267 = _T_8266 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8277 = _T_4783 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8278 = perr_ic_index_ff == 7'h70; // @[ifu_mem_ctl.scala 686:102] - wire _T_8280 = _T_8278 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8281 = _T_8277 | _T_8280; // @[ifu_mem_ctl.scala 686:81] - wire _T_8282 = _T_8281 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8292 = _T_4784 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8293 = perr_ic_index_ff == 7'h71; // @[ifu_mem_ctl.scala 686:102] - wire _T_8295 = _T_8293 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8296 = _T_8292 | _T_8295; // @[ifu_mem_ctl.scala 686:81] - wire _T_8297 = _T_8296 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8307 = _T_4785 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8308 = perr_ic_index_ff == 7'h72; // @[ifu_mem_ctl.scala 686:102] - wire _T_8310 = _T_8308 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8311 = _T_8307 | _T_8310; // @[ifu_mem_ctl.scala 686:81] - wire _T_8312 = _T_8311 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8322 = _T_4786 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8323 = perr_ic_index_ff == 7'h73; // @[ifu_mem_ctl.scala 686:102] - wire _T_8325 = _T_8323 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8326 = _T_8322 | _T_8325; // @[ifu_mem_ctl.scala 686:81] - wire _T_8327 = _T_8326 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8337 = _T_4787 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8338 = perr_ic_index_ff == 7'h74; // @[ifu_mem_ctl.scala 686:102] - wire _T_8340 = _T_8338 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8341 = _T_8337 | _T_8340; // @[ifu_mem_ctl.scala 686:81] - wire _T_8342 = _T_8341 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8352 = _T_4788 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8353 = perr_ic_index_ff == 7'h75; // @[ifu_mem_ctl.scala 686:102] - wire _T_8355 = _T_8353 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8356 = _T_8352 | _T_8355; // @[ifu_mem_ctl.scala 686:81] - wire _T_8357 = _T_8356 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8367 = _T_4789 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8368 = perr_ic_index_ff == 7'h76; // @[ifu_mem_ctl.scala 686:102] - wire _T_8370 = _T_8368 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8371 = _T_8367 | _T_8370; // @[ifu_mem_ctl.scala 686:81] - wire _T_8372 = _T_8371 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8382 = _T_4790 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8383 = perr_ic_index_ff == 7'h77; // @[ifu_mem_ctl.scala 686:102] - wire _T_8385 = _T_8383 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8386 = _T_8382 | _T_8385; // @[ifu_mem_ctl.scala 686:81] - wire _T_8387 = _T_8386 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8397 = _T_4791 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8398 = perr_ic_index_ff == 7'h78; // @[ifu_mem_ctl.scala 686:102] - wire _T_8400 = _T_8398 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8401 = _T_8397 | _T_8400; // @[ifu_mem_ctl.scala 686:81] - wire _T_8402 = _T_8401 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8412 = _T_4792 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8413 = perr_ic_index_ff == 7'h79; // @[ifu_mem_ctl.scala 686:102] - wire _T_8415 = _T_8413 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8416 = _T_8412 | _T_8415; // @[ifu_mem_ctl.scala 686:81] - wire _T_8417 = _T_8416 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8427 = _T_4793 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8428 = perr_ic_index_ff == 7'h7a; // @[ifu_mem_ctl.scala 686:102] - wire _T_8430 = _T_8428 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8431 = _T_8427 | _T_8430; // @[ifu_mem_ctl.scala 686:81] - wire _T_8432 = _T_8431 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8442 = _T_4794 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8443 = perr_ic_index_ff == 7'h7b; // @[ifu_mem_ctl.scala 686:102] - wire _T_8445 = _T_8443 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8446 = _T_8442 | _T_8445; // @[ifu_mem_ctl.scala 686:81] - wire _T_8447 = _T_8446 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8457 = _T_4795 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8458 = perr_ic_index_ff == 7'h7c; // @[ifu_mem_ctl.scala 686:102] - wire _T_8460 = _T_8458 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8461 = _T_8457 | _T_8460; // @[ifu_mem_ctl.scala 686:81] - wire _T_8462 = _T_8461 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8472 = _T_4796 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8473 = perr_ic_index_ff == 7'h7d; // @[ifu_mem_ctl.scala 686:102] - wire _T_8475 = _T_8473 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8476 = _T_8472 | _T_8475; // @[ifu_mem_ctl.scala 686:81] - wire _T_8477 = _T_8476 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8487 = _T_4797 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8488 = perr_ic_index_ff == 7'h7e; // @[ifu_mem_ctl.scala 686:102] - wire _T_8490 = _T_8488 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8491 = _T_8487 | _T_8490; // @[ifu_mem_ctl.scala 686:81] - wire _T_8492 = _T_8491 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8502 = _T_4798 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8503 = perr_ic_index_ff == 7'h7f; // @[ifu_mem_ctl.scala 686:102] - wire _T_8505 = _T_8503 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8506 = _T_8502 | _T_8505; // @[ifu_mem_ctl.scala 686:81] - wire _T_8507 = _T_8506 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8517 = _T_4767 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8520 = _T_8038 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8521 = _T_8517 | _T_8520; // @[ifu_mem_ctl.scala 686:81] - wire _T_8522 = _T_8521 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8532 = _T_4768 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8535 = _T_8053 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8536 = _T_8532 | _T_8535; // @[ifu_mem_ctl.scala 686:81] - wire _T_8537 = _T_8536 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8547 = _T_4769 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8550 = _T_8068 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8551 = _T_8547 | _T_8550; // @[ifu_mem_ctl.scala 686:81] - wire _T_8552 = _T_8551 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8562 = _T_4770 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8565 = _T_8083 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8566 = _T_8562 | _T_8565; // @[ifu_mem_ctl.scala 686:81] - wire _T_8567 = _T_8566 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8577 = _T_4771 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8580 = _T_8098 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8581 = _T_8577 | _T_8580; // @[ifu_mem_ctl.scala 686:81] - wire _T_8582 = _T_8581 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8592 = _T_4772 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8595 = _T_8113 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8596 = _T_8592 | _T_8595; // @[ifu_mem_ctl.scala 686:81] - wire _T_8597 = _T_8596 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8607 = _T_4773 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8610 = _T_8128 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8611 = _T_8607 | _T_8610; // @[ifu_mem_ctl.scala 686:81] - wire _T_8612 = _T_8611 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8622 = _T_4774 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8625 = _T_8143 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8626 = _T_8622 | _T_8625; // @[ifu_mem_ctl.scala 686:81] - wire _T_8627 = _T_8626 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8637 = _T_4775 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8640 = _T_8158 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8641 = _T_8637 | _T_8640; // @[ifu_mem_ctl.scala 686:81] - wire _T_8642 = _T_8641 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8652 = _T_4776 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8655 = _T_8173 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8656 = _T_8652 | _T_8655; // @[ifu_mem_ctl.scala 686:81] - wire _T_8657 = _T_8656 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8667 = _T_4777 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8670 = _T_8188 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8671 = _T_8667 | _T_8670; // @[ifu_mem_ctl.scala 686:81] - wire _T_8672 = _T_8671 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8682 = _T_4778 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8685 = _T_8203 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8686 = _T_8682 | _T_8685; // @[ifu_mem_ctl.scala 686:81] - wire _T_8687 = _T_8686 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8697 = _T_4779 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8700 = _T_8218 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8701 = _T_8697 | _T_8700; // @[ifu_mem_ctl.scala 686:81] - wire _T_8702 = _T_8701 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8712 = _T_4780 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8715 = _T_8233 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8716 = _T_8712 | _T_8715; // @[ifu_mem_ctl.scala 686:81] - wire _T_8717 = _T_8716 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8727 = _T_4781 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8730 = _T_8248 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8731 = _T_8727 | _T_8730; // @[ifu_mem_ctl.scala 686:81] - wire _T_8732 = _T_8731 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8742 = _T_4782 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8745 = _T_8263 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8746 = _T_8742 | _T_8745; // @[ifu_mem_ctl.scala 686:81] - wire _T_8747 = _T_8746 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8757 = _T_4783 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8760 = _T_8278 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8761 = _T_8757 | _T_8760; // @[ifu_mem_ctl.scala 686:81] - wire _T_8762 = _T_8761 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8772 = _T_4784 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8775 = _T_8293 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8776 = _T_8772 | _T_8775; // @[ifu_mem_ctl.scala 686:81] - wire _T_8777 = _T_8776 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8787 = _T_4785 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8790 = _T_8308 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8791 = _T_8787 | _T_8790; // @[ifu_mem_ctl.scala 686:81] - wire _T_8792 = _T_8791 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8802 = _T_4786 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8805 = _T_8323 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8806 = _T_8802 | _T_8805; // @[ifu_mem_ctl.scala 686:81] - wire _T_8807 = _T_8806 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8817 = _T_4787 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8820 = _T_8338 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8821 = _T_8817 | _T_8820; // @[ifu_mem_ctl.scala 686:81] - wire _T_8822 = _T_8821 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8832 = _T_4788 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8835 = _T_8353 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8836 = _T_8832 | _T_8835; // @[ifu_mem_ctl.scala 686:81] - wire _T_8837 = _T_8836 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8847 = _T_4789 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8850 = _T_8368 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8851 = _T_8847 | _T_8850; // @[ifu_mem_ctl.scala 686:81] - wire _T_8852 = _T_8851 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8862 = _T_4790 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8865 = _T_8383 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8866 = _T_8862 | _T_8865; // @[ifu_mem_ctl.scala 686:81] - wire _T_8867 = _T_8866 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8877 = _T_4791 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8880 = _T_8398 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8881 = _T_8877 | _T_8880; // @[ifu_mem_ctl.scala 686:81] - wire _T_8882 = _T_8881 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8892 = _T_4792 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8895 = _T_8413 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8896 = _T_8892 | _T_8895; // @[ifu_mem_ctl.scala 686:81] - wire _T_8897 = _T_8896 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8907 = _T_4793 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8910 = _T_8428 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8911 = _T_8907 | _T_8910; // @[ifu_mem_ctl.scala 686:81] - wire _T_8912 = _T_8911 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8922 = _T_4794 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8925 = _T_8443 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8926 = _T_8922 | _T_8925; // @[ifu_mem_ctl.scala 686:81] - wire _T_8927 = _T_8926 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8937 = _T_4795 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8940 = _T_8458 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8941 = _T_8937 | _T_8940; // @[ifu_mem_ctl.scala 686:81] - wire _T_8942 = _T_8941 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8952 = _T_4796 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8955 = _T_8473 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8956 = _T_8952 | _T_8955; // @[ifu_mem_ctl.scala 686:81] - wire _T_8957 = _T_8956 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8967 = _T_4797 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8970 = _T_8488 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8971 = _T_8967 | _T_8970; // @[ifu_mem_ctl.scala 686:81] - wire _T_8972 = _T_8971 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_8982 = _T_4798 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 686:59] - wire _T_8985 = _T_8503 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 686:124] - wire _T_8986 = _T_8982 | _T_8985; // @[ifu_mem_ctl.scala 686:81] - wire _T_8987 = _T_8986 | reset_all_tags; // @[ifu_mem_ctl.scala 686:147] - wire _T_9789 = ~fetch_uncacheable_ff; // @[ifu_mem_ctl.scala 741:63] - wire _T_9790 = _T_9789 & ifc_fetch_req_f; // @[ifu_mem_ctl.scala 741:85] + wire _T_5152 = ic_valid_ff & _T_195; // @[ifu_mem_ctl.scala 693:97] + wire _T_5153 = ~perr_sel_invalidate; // @[ifu_mem_ctl.scala 693:124] + wire _T_5154 = _T_5152 & _T_5153; // @[ifu_mem_ctl.scala 693:122] + wire _T_5157 = _T_4671 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5158 = perr_ic_index_ff == 7'h0; // @[ifu_mem_ctl.scala 694:102] + wire _T_5160 = _T_5158 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5161 = _T_5157 | _T_5160; // @[ifu_mem_ctl.scala 694:81] + wire _T_5162 = _T_5161 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5172 = _T_4672 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5173 = perr_ic_index_ff == 7'h1; // @[ifu_mem_ctl.scala 694:102] + wire _T_5175 = _T_5173 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5176 = _T_5172 | _T_5175; // @[ifu_mem_ctl.scala 694:81] + wire _T_5177 = _T_5176 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5187 = _T_4673 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5188 = perr_ic_index_ff == 7'h2; // @[ifu_mem_ctl.scala 694:102] + wire _T_5190 = _T_5188 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5191 = _T_5187 | _T_5190; // @[ifu_mem_ctl.scala 694:81] + wire _T_5192 = _T_5191 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5202 = _T_4674 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5203 = perr_ic_index_ff == 7'h3; // @[ifu_mem_ctl.scala 694:102] + wire _T_5205 = _T_5203 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5206 = _T_5202 | _T_5205; // @[ifu_mem_ctl.scala 694:81] + wire _T_5207 = _T_5206 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5217 = _T_4675 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5218 = perr_ic_index_ff == 7'h4; // @[ifu_mem_ctl.scala 694:102] + wire _T_5220 = _T_5218 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5221 = _T_5217 | _T_5220; // @[ifu_mem_ctl.scala 694:81] + wire _T_5222 = _T_5221 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5232 = _T_4676 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5233 = perr_ic_index_ff == 7'h5; // @[ifu_mem_ctl.scala 694:102] + wire _T_5235 = _T_5233 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5236 = _T_5232 | _T_5235; // @[ifu_mem_ctl.scala 694:81] + wire _T_5237 = _T_5236 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5247 = _T_4677 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5248 = perr_ic_index_ff == 7'h6; // @[ifu_mem_ctl.scala 694:102] + wire _T_5250 = _T_5248 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5251 = _T_5247 | _T_5250; // @[ifu_mem_ctl.scala 694:81] + wire _T_5252 = _T_5251 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5262 = _T_4678 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5263 = perr_ic_index_ff == 7'h7; // @[ifu_mem_ctl.scala 694:102] + wire _T_5265 = _T_5263 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5266 = _T_5262 | _T_5265; // @[ifu_mem_ctl.scala 694:81] + wire _T_5267 = _T_5266 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5277 = _T_4679 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5278 = perr_ic_index_ff == 7'h8; // @[ifu_mem_ctl.scala 694:102] + wire _T_5280 = _T_5278 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5281 = _T_5277 | _T_5280; // @[ifu_mem_ctl.scala 694:81] + wire _T_5282 = _T_5281 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5292 = _T_4680 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5293 = perr_ic_index_ff == 7'h9; // @[ifu_mem_ctl.scala 694:102] + wire _T_5295 = _T_5293 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5296 = _T_5292 | _T_5295; // @[ifu_mem_ctl.scala 694:81] + wire _T_5297 = _T_5296 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5307 = _T_4681 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5308 = perr_ic_index_ff == 7'ha; // @[ifu_mem_ctl.scala 694:102] + wire _T_5310 = _T_5308 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5311 = _T_5307 | _T_5310; // @[ifu_mem_ctl.scala 694:81] + wire _T_5312 = _T_5311 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5322 = _T_4682 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5323 = perr_ic_index_ff == 7'hb; // @[ifu_mem_ctl.scala 694:102] + wire _T_5325 = _T_5323 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5326 = _T_5322 | _T_5325; // @[ifu_mem_ctl.scala 694:81] + wire _T_5327 = _T_5326 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5337 = _T_4683 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5338 = perr_ic_index_ff == 7'hc; // @[ifu_mem_ctl.scala 694:102] + wire _T_5340 = _T_5338 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5341 = _T_5337 | _T_5340; // @[ifu_mem_ctl.scala 694:81] + wire _T_5342 = _T_5341 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5352 = _T_4684 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5353 = perr_ic_index_ff == 7'hd; // @[ifu_mem_ctl.scala 694:102] + wire _T_5355 = _T_5353 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5356 = _T_5352 | _T_5355; // @[ifu_mem_ctl.scala 694:81] + wire _T_5357 = _T_5356 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5367 = _T_4685 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5368 = perr_ic_index_ff == 7'he; // @[ifu_mem_ctl.scala 694:102] + wire _T_5370 = _T_5368 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5371 = _T_5367 | _T_5370; // @[ifu_mem_ctl.scala 694:81] + wire _T_5372 = _T_5371 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5382 = _T_4686 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5383 = perr_ic_index_ff == 7'hf; // @[ifu_mem_ctl.scala 694:102] + wire _T_5385 = _T_5383 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5386 = _T_5382 | _T_5385; // @[ifu_mem_ctl.scala 694:81] + wire _T_5387 = _T_5386 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5397 = _T_4687 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5398 = perr_ic_index_ff == 7'h10; // @[ifu_mem_ctl.scala 694:102] + wire _T_5400 = _T_5398 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5401 = _T_5397 | _T_5400; // @[ifu_mem_ctl.scala 694:81] + wire _T_5402 = _T_5401 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5412 = _T_4688 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5413 = perr_ic_index_ff == 7'h11; // @[ifu_mem_ctl.scala 694:102] + wire _T_5415 = _T_5413 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5416 = _T_5412 | _T_5415; // @[ifu_mem_ctl.scala 694:81] + wire _T_5417 = _T_5416 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5427 = _T_4689 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5428 = perr_ic_index_ff == 7'h12; // @[ifu_mem_ctl.scala 694:102] + wire _T_5430 = _T_5428 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5431 = _T_5427 | _T_5430; // @[ifu_mem_ctl.scala 694:81] + wire _T_5432 = _T_5431 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5442 = _T_4690 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5443 = perr_ic_index_ff == 7'h13; // @[ifu_mem_ctl.scala 694:102] + wire _T_5445 = _T_5443 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5446 = _T_5442 | _T_5445; // @[ifu_mem_ctl.scala 694:81] + wire _T_5447 = _T_5446 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5457 = _T_4691 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5458 = perr_ic_index_ff == 7'h14; // @[ifu_mem_ctl.scala 694:102] + wire _T_5460 = _T_5458 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5461 = _T_5457 | _T_5460; // @[ifu_mem_ctl.scala 694:81] + wire _T_5462 = _T_5461 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5472 = _T_4692 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5473 = perr_ic_index_ff == 7'h15; // @[ifu_mem_ctl.scala 694:102] + wire _T_5475 = _T_5473 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5476 = _T_5472 | _T_5475; // @[ifu_mem_ctl.scala 694:81] + wire _T_5477 = _T_5476 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5487 = _T_4693 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5488 = perr_ic_index_ff == 7'h16; // @[ifu_mem_ctl.scala 694:102] + wire _T_5490 = _T_5488 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5491 = _T_5487 | _T_5490; // @[ifu_mem_ctl.scala 694:81] + wire _T_5492 = _T_5491 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5502 = _T_4694 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5503 = perr_ic_index_ff == 7'h17; // @[ifu_mem_ctl.scala 694:102] + wire _T_5505 = _T_5503 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5506 = _T_5502 | _T_5505; // @[ifu_mem_ctl.scala 694:81] + wire _T_5507 = _T_5506 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5517 = _T_4695 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5518 = perr_ic_index_ff == 7'h18; // @[ifu_mem_ctl.scala 694:102] + wire _T_5520 = _T_5518 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5521 = _T_5517 | _T_5520; // @[ifu_mem_ctl.scala 694:81] + wire _T_5522 = _T_5521 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5532 = _T_4696 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5533 = perr_ic_index_ff == 7'h19; // @[ifu_mem_ctl.scala 694:102] + wire _T_5535 = _T_5533 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5536 = _T_5532 | _T_5535; // @[ifu_mem_ctl.scala 694:81] + wire _T_5537 = _T_5536 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5547 = _T_4697 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5548 = perr_ic_index_ff == 7'h1a; // @[ifu_mem_ctl.scala 694:102] + wire _T_5550 = _T_5548 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5551 = _T_5547 | _T_5550; // @[ifu_mem_ctl.scala 694:81] + wire _T_5552 = _T_5551 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5562 = _T_4698 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5563 = perr_ic_index_ff == 7'h1b; // @[ifu_mem_ctl.scala 694:102] + wire _T_5565 = _T_5563 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5566 = _T_5562 | _T_5565; // @[ifu_mem_ctl.scala 694:81] + wire _T_5567 = _T_5566 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5577 = _T_4699 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5578 = perr_ic_index_ff == 7'h1c; // @[ifu_mem_ctl.scala 694:102] + wire _T_5580 = _T_5578 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5581 = _T_5577 | _T_5580; // @[ifu_mem_ctl.scala 694:81] + wire _T_5582 = _T_5581 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5592 = _T_4700 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5593 = perr_ic_index_ff == 7'h1d; // @[ifu_mem_ctl.scala 694:102] + wire _T_5595 = _T_5593 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5596 = _T_5592 | _T_5595; // @[ifu_mem_ctl.scala 694:81] + wire _T_5597 = _T_5596 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5607 = _T_4701 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5608 = perr_ic_index_ff == 7'h1e; // @[ifu_mem_ctl.scala 694:102] + wire _T_5610 = _T_5608 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5611 = _T_5607 | _T_5610; // @[ifu_mem_ctl.scala 694:81] + wire _T_5612 = _T_5611 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5622 = _T_4702 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5623 = perr_ic_index_ff == 7'h1f; // @[ifu_mem_ctl.scala 694:102] + wire _T_5625 = _T_5623 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5626 = _T_5622 | _T_5625; // @[ifu_mem_ctl.scala 694:81] + wire _T_5627 = _T_5626 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5637 = _T_4671 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5640 = _T_5158 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5641 = _T_5637 | _T_5640; // @[ifu_mem_ctl.scala 694:81] + wire _T_5642 = _T_5641 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5652 = _T_4672 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5655 = _T_5173 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5656 = _T_5652 | _T_5655; // @[ifu_mem_ctl.scala 694:81] + wire _T_5657 = _T_5656 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5667 = _T_4673 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5670 = _T_5188 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5671 = _T_5667 | _T_5670; // @[ifu_mem_ctl.scala 694:81] + wire _T_5672 = _T_5671 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5682 = _T_4674 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5685 = _T_5203 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5686 = _T_5682 | _T_5685; // @[ifu_mem_ctl.scala 694:81] + wire _T_5687 = _T_5686 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5697 = _T_4675 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5700 = _T_5218 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5701 = _T_5697 | _T_5700; // @[ifu_mem_ctl.scala 694:81] + wire _T_5702 = _T_5701 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5712 = _T_4676 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5715 = _T_5233 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5716 = _T_5712 | _T_5715; // @[ifu_mem_ctl.scala 694:81] + wire _T_5717 = _T_5716 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5727 = _T_4677 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5730 = _T_5248 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5731 = _T_5727 | _T_5730; // @[ifu_mem_ctl.scala 694:81] + wire _T_5732 = _T_5731 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5742 = _T_4678 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5745 = _T_5263 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5746 = _T_5742 | _T_5745; // @[ifu_mem_ctl.scala 694:81] + wire _T_5747 = _T_5746 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5757 = _T_4679 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5760 = _T_5278 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5761 = _T_5757 | _T_5760; // @[ifu_mem_ctl.scala 694:81] + wire _T_5762 = _T_5761 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5772 = _T_4680 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5775 = _T_5293 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5776 = _T_5772 | _T_5775; // @[ifu_mem_ctl.scala 694:81] + wire _T_5777 = _T_5776 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5787 = _T_4681 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5790 = _T_5308 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5791 = _T_5787 | _T_5790; // @[ifu_mem_ctl.scala 694:81] + wire _T_5792 = _T_5791 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5802 = _T_4682 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5805 = _T_5323 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5806 = _T_5802 | _T_5805; // @[ifu_mem_ctl.scala 694:81] + wire _T_5807 = _T_5806 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5817 = _T_4683 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5820 = _T_5338 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5821 = _T_5817 | _T_5820; // @[ifu_mem_ctl.scala 694:81] + wire _T_5822 = _T_5821 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5832 = _T_4684 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5835 = _T_5353 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5836 = _T_5832 | _T_5835; // @[ifu_mem_ctl.scala 694:81] + wire _T_5837 = _T_5836 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5847 = _T_4685 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5850 = _T_5368 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5851 = _T_5847 | _T_5850; // @[ifu_mem_ctl.scala 694:81] + wire _T_5852 = _T_5851 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5862 = _T_4686 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5865 = _T_5383 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5866 = _T_5862 | _T_5865; // @[ifu_mem_ctl.scala 694:81] + wire _T_5867 = _T_5866 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5877 = _T_4687 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5880 = _T_5398 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5881 = _T_5877 | _T_5880; // @[ifu_mem_ctl.scala 694:81] + wire _T_5882 = _T_5881 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5892 = _T_4688 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5895 = _T_5413 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5896 = _T_5892 | _T_5895; // @[ifu_mem_ctl.scala 694:81] + wire _T_5897 = _T_5896 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5907 = _T_4689 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5910 = _T_5428 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5911 = _T_5907 | _T_5910; // @[ifu_mem_ctl.scala 694:81] + wire _T_5912 = _T_5911 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5922 = _T_4690 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5925 = _T_5443 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5926 = _T_5922 | _T_5925; // @[ifu_mem_ctl.scala 694:81] + wire _T_5927 = _T_5926 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5937 = _T_4691 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5940 = _T_5458 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5941 = _T_5937 | _T_5940; // @[ifu_mem_ctl.scala 694:81] + wire _T_5942 = _T_5941 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5952 = _T_4692 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5955 = _T_5473 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5956 = _T_5952 | _T_5955; // @[ifu_mem_ctl.scala 694:81] + wire _T_5957 = _T_5956 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5967 = _T_4693 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5970 = _T_5488 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5971 = _T_5967 | _T_5970; // @[ifu_mem_ctl.scala 694:81] + wire _T_5972 = _T_5971 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5982 = _T_4694 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_5985 = _T_5503 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_5986 = _T_5982 | _T_5985; // @[ifu_mem_ctl.scala 694:81] + wire _T_5987 = _T_5986 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_5997 = _T_4695 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6000 = _T_5518 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6001 = _T_5997 | _T_6000; // @[ifu_mem_ctl.scala 694:81] + wire _T_6002 = _T_6001 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6012 = _T_4696 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6015 = _T_5533 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6016 = _T_6012 | _T_6015; // @[ifu_mem_ctl.scala 694:81] + wire _T_6017 = _T_6016 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6027 = _T_4697 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6030 = _T_5548 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6031 = _T_6027 | _T_6030; // @[ifu_mem_ctl.scala 694:81] + wire _T_6032 = _T_6031 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6042 = _T_4698 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6045 = _T_5563 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6046 = _T_6042 | _T_6045; // @[ifu_mem_ctl.scala 694:81] + wire _T_6047 = _T_6046 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6057 = _T_4699 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6060 = _T_5578 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6061 = _T_6057 | _T_6060; // @[ifu_mem_ctl.scala 694:81] + wire _T_6062 = _T_6061 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6072 = _T_4700 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6075 = _T_5593 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6076 = _T_6072 | _T_6075; // @[ifu_mem_ctl.scala 694:81] + wire _T_6077 = _T_6076 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6087 = _T_4701 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6090 = _T_5608 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6091 = _T_6087 | _T_6090; // @[ifu_mem_ctl.scala 694:81] + wire _T_6092 = _T_6091 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6102 = _T_4702 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6105 = _T_5623 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6106 = _T_6102 | _T_6105; // @[ifu_mem_ctl.scala 694:81] + wire _T_6107 = _T_6106 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6117 = _T_4703 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6118 = perr_ic_index_ff == 7'h20; // @[ifu_mem_ctl.scala 694:102] + wire _T_6120 = _T_6118 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6121 = _T_6117 | _T_6120; // @[ifu_mem_ctl.scala 694:81] + wire _T_6122 = _T_6121 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6132 = _T_4704 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6133 = perr_ic_index_ff == 7'h21; // @[ifu_mem_ctl.scala 694:102] + wire _T_6135 = _T_6133 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6136 = _T_6132 | _T_6135; // @[ifu_mem_ctl.scala 694:81] + wire _T_6137 = _T_6136 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6147 = _T_4705 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6148 = perr_ic_index_ff == 7'h22; // @[ifu_mem_ctl.scala 694:102] + wire _T_6150 = _T_6148 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6151 = _T_6147 | _T_6150; // @[ifu_mem_ctl.scala 694:81] + wire _T_6152 = _T_6151 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6162 = _T_4706 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6163 = perr_ic_index_ff == 7'h23; // @[ifu_mem_ctl.scala 694:102] + wire _T_6165 = _T_6163 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6166 = _T_6162 | _T_6165; // @[ifu_mem_ctl.scala 694:81] + wire _T_6167 = _T_6166 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6177 = _T_4707 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6178 = perr_ic_index_ff == 7'h24; // @[ifu_mem_ctl.scala 694:102] + wire _T_6180 = _T_6178 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6181 = _T_6177 | _T_6180; // @[ifu_mem_ctl.scala 694:81] + wire _T_6182 = _T_6181 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6192 = _T_4708 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6193 = perr_ic_index_ff == 7'h25; // @[ifu_mem_ctl.scala 694:102] + wire _T_6195 = _T_6193 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6196 = _T_6192 | _T_6195; // @[ifu_mem_ctl.scala 694:81] + wire _T_6197 = _T_6196 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6207 = _T_4709 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6208 = perr_ic_index_ff == 7'h26; // @[ifu_mem_ctl.scala 694:102] + wire _T_6210 = _T_6208 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6211 = _T_6207 | _T_6210; // @[ifu_mem_ctl.scala 694:81] + wire _T_6212 = _T_6211 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6222 = _T_4710 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6223 = perr_ic_index_ff == 7'h27; // @[ifu_mem_ctl.scala 694:102] + wire _T_6225 = _T_6223 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6226 = _T_6222 | _T_6225; // @[ifu_mem_ctl.scala 694:81] + wire _T_6227 = _T_6226 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6237 = _T_4711 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6238 = perr_ic_index_ff == 7'h28; // @[ifu_mem_ctl.scala 694:102] + wire _T_6240 = _T_6238 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6241 = _T_6237 | _T_6240; // @[ifu_mem_ctl.scala 694:81] + wire _T_6242 = _T_6241 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6252 = _T_4712 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6253 = perr_ic_index_ff == 7'h29; // @[ifu_mem_ctl.scala 694:102] + wire _T_6255 = _T_6253 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6256 = _T_6252 | _T_6255; // @[ifu_mem_ctl.scala 694:81] + wire _T_6257 = _T_6256 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6267 = _T_4713 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6268 = perr_ic_index_ff == 7'h2a; // @[ifu_mem_ctl.scala 694:102] + wire _T_6270 = _T_6268 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6271 = _T_6267 | _T_6270; // @[ifu_mem_ctl.scala 694:81] + wire _T_6272 = _T_6271 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6282 = _T_4714 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6283 = perr_ic_index_ff == 7'h2b; // @[ifu_mem_ctl.scala 694:102] + wire _T_6285 = _T_6283 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6286 = _T_6282 | _T_6285; // @[ifu_mem_ctl.scala 694:81] + wire _T_6287 = _T_6286 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6297 = _T_4715 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6298 = perr_ic_index_ff == 7'h2c; // @[ifu_mem_ctl.scala 694:102] + wire _T_6300 = _T_6298 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6301 = _T_6297 | _T_6300; // @[ifu_mem_ctl.scala 694:81] + wire _T_6302 = _T_6301 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6312 = _T_4716 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6313 = perr_ic_index_ff == 7'h2d; // @[ifu_mem_ctl.scala 694:102] + wire _T_6315 = _T_6313 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6316 = _T_6312 | _T_6315; // @[ifu_mem_ctl.scala 694:81] + wire _T_6317 = _T_6316 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6327 = _T_4717 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6328 = perr_ic_index_ff == 7'h2e; // @[ifu_mem_ctl.scala 694:102] + wire _T_6330 = _T_6328 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6331 = _T_6327 | _T_6330; // @[ifu_mem_ctl.scala 694:81] + wire _T_6332 = _T_6331 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6342 = _T_4718 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6343 = perr_ic_index_ff == 7'h2f; // @[ifu_mem_ctl.scala 694:102] + wire _T_6345 = _T_6343 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6346 = _T_6342 | _T_6345; // @[ifu_mem_ctl.scala 694:81] + wire _T_6347 = _T_6346 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6357 = _T_4719 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6358 = perr_ic_index_ff == 7'h30; // @[ifu_mem_ctl.scala 694:102] + wire _T_6360 = _T_6358 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6361 = _T_6357 | _T_6360; // @[ifu_mem_ctl.scala 694:81] + wire _T_6362 = _T_6361 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6372 = _T_4720 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6373 = perr_ic_index_ff == 7'h31; // @[ifu_mem_ctl.scala 694:102] + wire _T_6375 = _T_6373 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6376 = _T_6372 | _T_6375; // @[ifu_mem_ctl.scala 694:81] + wire _T_6377 = _T_6376 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6387 = _T_4721 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6388 = perr_ic_index_ff == 7'h32; // @[ifu_mem_ctl.scala 694:102] + wire _T_6390 = _T_6388 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6391 = _T_6387 | _T_6390; // @[ifu_mem_ctl.scala 694:81] + wire _T_6392 = _T_6391 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6402 = _T_4722 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6403 = perr_ic_index_ff == 7'h33; // @[ifu_mem_ctl.scala 694:102] + wire _T_6405 = _T_6403 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6406 = _T_6402 | _T_6405; // @[ifu_mem_ctl.scala 694:81] + wire _T_6407 = _T_6406 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6417 = _T_4723 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6418 = perr_ic_index_ff == 7'h34; // @[ifu_mem_ctl.scala 694:102] + wire _T_6420 = _T_6418 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6421 = _T_6417 | _T_6420; // @[ifu_mem_ctl.scala 694:81] + wire _T_6422 = _T_6421 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6432 = _T_4724 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6433 = perr_ic_index_ff == 7'h35; // @[ifu_mem_ctl.scala 694:102] + wire _T_6435 = _T_6433 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6436 = _T_6432 | _T_6435; // @[ifu_mem_ctl.scala 694:81] + wire _T_6437 = _T_6436 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6447 = _T_4725 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6448 = perr_ic_index_ff == 7'h36; // @[ifu_mem_ctl.scala 694:102] + wire _T_6450 = _T_6448 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6451 = _T_6447 | _T_6450; // @[ifu_mem_ctl.scala 694:81] + wire _T_6452 = _T_6451 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6462 = _T_4726 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6463 = perr_ic_index_ff == 7'h37; // @[ifu_mem_ctl.scala 694:102] + wire _T_6465 = _T_6463 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6466 = _T_6462 | _T_6465; // @[ifu_mem_ctl.scala 694:81] + wire _T_6467 = _T_6466 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6477 = _T_4727 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6478 = perr_ic_index_ff == 7'h38; // @[ifu_mem_ctl.scala 694:102] + wire _T_6480 = _T_6478 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6481 = _T_6477 | _T_6480; // @[ifu_mem_ctl.scala 694:81] + wire _T_6482 = _T_6481 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6492 = _T_4728 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6493 = perr_ic_index_ff == 7'h39; // @[ifu_mem_ctl.scala 694:102] + wire _T_6495 = _T_6493 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6496 = _T_6492 | _T_6495; // @[ifu_mem_ctl.scala 694:81] + wire _T_6497 = _T_6496 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6507 = _T_4729 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6508 = perr_ic_index_ff == 7'h3a; // @[ifu_mem_ctl.scala 694:102] + wire _T_6510 = _T_6508 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6511 = _T_6507 | _T_6510; // @[ifu_mem_ctl.scala 694:81] + wire _T_6512 = _T_6511 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6522 = _T_4730 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6523 = perr_ic_index_ff == 7'h3b; // @[ifu_mem_ctl.scala 694:102] + wire _T_6525 = _T_6523 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6526 = _T_6522 | _T_6525; // @[ifu_mem_ctl.scala 694:81] + wire _T_6527 = _T_6526 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6537 = _T_4731 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6538 = perr_ic_index_ff == 7'h3c; // @[ifu_mem_ctl.scala 694:102] + wire _T_6540 = _T_6538 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6541 = _T_6537 | _T_6540; // @[ifu_mem_ctl.scala 694:81] + wire _T_6542 = _T_6541 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6552 = _T_4732 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6553 = perr_ic_index_ff == 7'h3d; // @[ifu_mem_ctl.scala 694:102] + wire _T_6555 = _T_6553 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6556 = _T_6552 | _T_6555; // @[ifu_mem_ctl.scala 694:81] + wire _T_6557 = _T_6556 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6567 = _T_4733 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6568 = perr_ic_index_ff == 7'h3e; // @[ifu_mem_ctl.scala 694:102] + wire _T_6570 = _T_6568 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6571 = _T_6567 | _T_6570; // @[ifu_mem_ctl.scala 694:81] + wire _T_6572 = _T_6571 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6582 = _T_4734 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6583 = perr_ic_index_ff == 7'h3f; // @[ifu_mem_ctl.scala 694:102] + wire _T_6585 = _T_6583 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6586 = _T_6582 | _T_6585; // @[ifu_mem_ctl.scala 694:81] + wire _T_6587 = _T_6586 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6597 = _T_4703 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6600 = _T_6118 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6601 = _T_6597 | _T_6600; // @[ifu_mem_ctl.scala 694:81] + wire _T_6602 = _T_6601 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6612 = _T_4704 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6615 = _T_6133 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6616 = _T_6612 | _T_6615; // @[ifu_mem_ctl.scala 694:81] + wire _T_6617 = _T_6616 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6627 = _T_4705 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6630 = _T_6148 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6631 = _T_6627 | _T_6630; // @[ifu_mem_ctl.scala 694:81] + wire _T_6632 = _T_6631 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6642 = _T_4706 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6645 = _T_6163 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6646 = _T_6642 | _T_6645; // @[ifu_mem_ctl.scala 694:81] + wire _T_6647 = _T_6646 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6657 = _T_4707 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6660 = _T_6178 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6661 = _T_6657 | _T_6660; // @[ifu_mem_ctl.scala 694:81] + wire _T_6662 = _T_6661 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6672 = _T_4708 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6675 = _T_6193 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6676 = _T_6672 | _T_6675; // @[ifu_mem_ctl.scala 694:81] + wire _T_6677 = _T_6676 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6687 = _T_4709 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6690 = _T_6208 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6691 = _T_6687 | _T_6690; // @[ifu_mem_ctl.scala 694:81] + wire _T_6692 = _T_6691 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6702 = _T_4710 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6705 = _T_6223 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6706 = _T_6702 | _T_6705; // @[ifu_mem_ctl.scala 694:81] + wire _T_6707 = _T_6706 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6717 = _T_4711 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6720 = _T_6238 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6721 = _T_6717 | _T_6720; // @[ifu_mem_ctl.scala 694:81] + wire _T_6722 = _T_6721 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6732 = _T_4712 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6735 = _T_6253 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6736 = _T_6732 | _T_6735; // @[ifu_mem_ctl.scala 694:81] + wire _T_6737 = _T_6736 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6747 = _T_4713 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6750 = _T_6268 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6751 = _T_6747 | _T_6750; // @[ifu_mem_ctl.scala 694:81] + wire _T_6752 = _T_6751 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6762 = _T_4714 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6765 = _T_6283 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6766 = _T_6762 | _T_6765; // @[ifu_mem_ctl.scala 694:81] + wire _T_6767 = _T_6766 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6777 = _T_4715 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6780 = _T_6298 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6781 = _T_6777 | _T_6780; // @[ifu_mem_ctl.scala 694:81] + wire _T_6782 = _T_6781 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6792 = _T_4716 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6795 = _T_6313 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6796 = _T_6792 | _T_6795; // @[ifu_mem_ctl.scala 694:81] + wire _T_6797 = _T_6796 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6807 = _T_4717 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6810 = _T_6328 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6811 = _T_6807 | _T_6810; // @[ifu_mem_ctl.scala 694:81] + wire _T_6812 = _T_6811 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6822 = _T_4718 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6825 = _T_6343 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6826 = _T_6822 | _T_6825; // @[ifu_mem_ctl.scala 694:81] + wire _T_6827 = _T_6826 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6837 = _T_4719 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6840 = _T_6358 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6841 = _T_6837 | _T_6840; // @[ifu_mem_ctl.scala 694:81] + wire _T_6842 = _T_6841 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6852 = _T_4720 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6855 = _T_6373 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6856 = _T_6852 | _T_6855; // @[ifu_mem_ctl.scala 694:81] + wire _T_6857 = _T_6856 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6867 = _T_4721 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6870 = _T_6388 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6871 = _T_6867 | _T_6870; // @[ifu_mem_ctl.scala 694:81] + wire _T_6872 = _T_6871 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6882 = _T_4722 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6885 = _T_6403 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6886 = _T_6882 | _T_6885; // @[ifu_mem_ctl.scala 694:81] + wire _T_6887 = _T_6886 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6897 = _T_4723 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6900 = _T_6418 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6901 = _T_6897 | _T_6900; // @[ifu_mem_ctl.scala 694:81] + wire _T_6902 = _T_6901 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6912 = _T_4724 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6915 = _T_6433 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6916 = _T_6912 | _T_6915; // @[ifu_mem_ctl.scala 694:81] + wire _T_6917 = _T_6916 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6927 = _T_4725 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6930 = _T_6448 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6931 = _T_6927 | _T_6930; // @[ifu_mem_ctl.scala 694:81] + wire _T_6932 = _T_6931 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6942 = _T_4726 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6945 = _T_6463 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6946 = _T_6942 | _T_6945; // @[ifu_mem_ctl.scala 694:81] + wire _T_6947 = _T_6946 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6957 = _T_4727 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6960 = _T_6478 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6961 = _T_6957 | _T_6960; // @[ifu_mem_ctl.scala 694:81] + wire _T_6962 = _T_6961 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6972 = _T_4728 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6975 = _T_6493 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6976 = _T_6972 | _T_6975; // @[ifu_mem_ctl.scala 694:81] + wire _T_6977 = _T_6976 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_6987 = _T_4729 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_6990 = _T_6508 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_6991 = _T_6987 | _T_6990; // @[ifu_mem_ctl.scala 694:81] + wire _T_6992 = _T_6991 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7002 = _T_4730 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7005 = _T_6523 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7006 = _T_7002 | _T_7005; // @[ifu_mem_ctl.scala 694:81] + wire _T_7007 = _T_7006 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7017 = _T_4731 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7020 = _T_6538 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7021 = _T_7017 | _T_7020; // @[ifu_mem_ctl.scala 694:81] + wire _T_7022 = _T_7021 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7032 = _T_4732 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7035 = _T_6553 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7036 = _T_7032 | _T_7035; // @[ifu_mem_ctl.scala 694:81] + wire _T_7037 = _T_7036 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7047 = _T_4733 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7050 = _T_6568 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7051 = _T_7047 | _T_7050; // @[ifu_mem_ctl.scala 694:81] + wire _T_7052 = _T_7051 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7062 = _T_4734 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7065 = _T_6583 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7066 = _T_7062 | _T_7065; // @[ifu_mem_ctl.scala 694:81] + wire _T_7067 = _T_7066 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7077 = _T_4735 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7078 = perr_ic_index_ff == 7'h40; // @[ifu_mem_ctl.scala 694:102] + wire _T_7080 = _T_7078 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7081 = _T_7077 | _T_7080; // @[ifu_mem_ctl.scala 694:81] + wire _T_7082 = _T_7081 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7092 = _T_4736 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7093 = perr_ic_index_ff == 7'h41; // @[ifu_mem_ctl.scala 694:102] + wire _T_7095 = _T_7093 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7096 = _T_7092 | _T_7095; // @[ifu_mem_ctl.scala 694:81] + wire _T_7097 = _T_7096 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7107 = _T_4737 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7108 = perr_ic_index_ff == 7'h42; // @[ifu_mem_ctl.scala 694:102] + wire _T_7110 = _T_7108 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7111 = _T_7107 | _T_7110; // @[ifu_mem_ctl.scala 694:81] + wire _T_7112 = _T_7111 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7122 = _T_4738 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7123 = perr_ic_index_ff == 7'h43; // @[ifu_mem_ctl.scala 694:102] + wire _T_7125 = _T_7123 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7126 = _T_7122 | _T_7125; // @[ifu_mem_ctl.scala 694:81] + wire _T_7127 = _T_7126 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7137 = _T_4739 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7138 = perr_ic_index_ff == 7'h44; // @[ifu_mem_ctl.scala 694:102] + wire _T_7140 = _T_7138 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7141 = _T_7137 | _T_7140; // @[ifu_mem_ctl.scala 694:81] + wire _T_7142 = _T_7141 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7152 = _T_4740 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7153 = perr_ic_index_ff == 7'h45; // @[ifu_mem_ctl.scala 694:102] + wire _T_7155 = _T_7153 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7156 = _T_7152 | _T_7155; // @[ifu_mem_ctl.scala 694:81] + wire _T_7157 = _T_7156 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7167 = _T_4741 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7168 = perr_ic_index_ff == 7'h46; // @[ifu_mem_ctl.scala 694:102] + wire _T_7170 = _T_7168 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7171 = _T_7167 | _T_7170; // @[ifu_mem_ctl.scala 694:81] + wire _T_7172 = _T_7171 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7182 = _T_4742 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7183 = perr_ic_index_ff == 7'h47; // @[ifu_mem_ctl.scala 694:102] + wire _T_7185 = _T_7183 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7186 = _T_7182 | _T_7185; // @[ifu_mem_ctl.scala 694:81] + wire _T_7187 = _T_7186 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7197 = _T_4743 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7198 = perr_ic_index_ff == 7'h48; // @[ifu_mem_ctl.scala 694:102] + wire _T_7200 = _T_7198 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7201 = _T_7197 | _T_7200; // @[ifu_mem_ctl.scala 694:81] + wire _T_7202 = _T_7201 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7212 = _T_4744 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7213 = perr_ic_index_ff == 7'h49; // @[ifu_mem_ctl.scala 694:102] + wire _T_7215 = _T_7213 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7216 = _T_7212 | _T_7215; // @[ifu_mem_ctl.scala 694:81] + wire _T_7217 = _T_7216 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7227 = _T_4745 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7228 = perr_ic_index_ff == 7'h4a; // @[ifu_mem_ctl.scala 694:102] + wire _T_7230 = _T_7228 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7231 = _T_7227 | _T_7230; // @[ifu_mem_ctl.scala 694:81] + wire _T_7232 = _T_7231 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7242 = _T_4746 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7243 = perr_ic_index_ff == 7'h4b; // @[ifu_mem_ctl.scala 694:102] + wire _T_7245 = _T_7243 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7246 = _T_7242 | _T_7245; // @[ifu_mem_ctl.scala 694:81] + wire _T_7247 = _T_7246 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7257 = _T_4747 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7258 = perr_ic_index_ff == 7'h4c; // @[ifu_mem_ctl.scala 694:102] + wire _T_7260 = _T_7258 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7261 = _T_7257 | _T_7260; // @[ifu_mem_ctl.scala 694:81] + wire _T_7262 = _T_7261 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7272 = _T_4748 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7273 = perr_ic_index_ff == 7'h4d; // @[ifu_mem_ctl.scala 694:102] + wire _T_7275 = _T_7273 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7276 = _T_7272 | _T_7275; // @[ifu_mem_ctl.scala 694:81] + wire _T_7277 = _T_7276 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7287 = _T_4749 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7288 = perr_ic_index_ff == 7'h4e; // @[ifu_mem_ctl.scala 694:102] + wire _T_7290 = _T_7288 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7291 = _T_7287 | _T_7290; // @[ifu_mem_ctl.scala 694:81] + wire _T_7292 = _T_7291 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7302 = _T_4750 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7303 = perr_ic_index_ff == 7'h4f; // @[ifu_mem_ctl.scala 694:102] + wire _T_7305 = _T_7303 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7306 = _T_7302 | _T_7305; // @[ifu_mem_ctl.scala 694:81] + wire _T_7307 = _T_7306 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7317 = _T_4751 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7318 = perr_ic_index_ff == 7'h50; // @[ifu_mem_ctl.scala 694:102] + wire _T_7320 = _T_7318 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7321 = _T_7317 | _T_7320; // @[ifu_mem_ctl.scala 694:81] + wire _T_7322 = _T_7321 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7332 = _T_4752 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7333 = perr_ic_index_ff == 7'h51; // @[ifu_mem_ctl.scala 694:102] + wire _T_7335 = _T_7333 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7336 = _T_7332 | _T_7335; // @[ifu_mem_ctl.scala 694:81] + wire _T_7337 = _T_7336 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7347 = _T_4753 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7348 = perr_ic_index_ff == 7'h52; // @[ifu_mem_ctl.scala 694:102] + wire _T_7350 = _T_7348 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7351 = _T_7347 | _T_7350; // @[ifu_mem_ctl.scala 694:81] + wire _T_7352 = _T_7351 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7362 = _T_4754 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7363 = perr_ic_index_ff == 7'h53; // @[ifu_mem_ctl.scala 694:102] + wire _T_7365 = _T_7363 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7366 = _T_7362 | _T_7365; // @[ifu_mem_ctl.scala 694:81] + wire _T_7367 = _T_7366 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7377 = _T_4755 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7378 = perr_ic_index_ff == 7'h54; // @[ifu_mem_ctl.scala 694:102] + wire _T_7380 = _T_7378 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7381 = _T_7377 | _T_7380; // @[ifu_mem_ctl.scala 694:81] + wire _T_7382 = _T_7381 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7392 = _T_4756 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7393 = perr_ic_index_ff == 7'h55; // @[ifu_mem_ctl.scala 694:102] + wire _T_7395 = _T_7393 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7396 = _T_7392 | _T_7395; // @[ifu_mem_ctl.scala 694:81] + wire _T_7397 = _T_7396 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7407 = _T_4757 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7408 = perr_ic_index_ff == 7'h56; // @[ifu_mem_ctl.scala 694:102] + wire _T_7410 = _T_7408 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7411 = _T_7407 | _T_7410; // @[ifu_mem_ctl.scala 694:81] + wire _T_7412 = _T_7411 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7422 = _T_4758 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7423 = perr_ic_index_ff == 7'h57; // @[ifu_mem_ctl.scala 694:102] + wire _T_7425 = _T_7423 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7426 = _T_7422 | _T_7425; // @[ifu_mem_ctl.scala 694:81] + wire _T_7427 = _T_7426 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7437 = _T_4759 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7438 = perr_ic_index_ff == 7'h58; // @[ifu_mem_ctl.scala 694:102] + wire _T_7440 = _T_7438 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7441 = _T_7437 | _T_7440; // @[ifu_mem_ctl.scala 694:81] + wire _T_7442 = _T_7441 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7452 = _T_4760 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7453 = perr_ic_index_ff == 7'h59; // @[ifu_mem_ctl.scala 694:102] + wire _T_7455 = _T_7453 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7456 = _T_7452 | _T_7455; // @[ifu_mem_ctl.scala 694:81] + wire _T_7457 = _T_7456 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7467 = _T_4761 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7468 = perr_ic_index_ff == 7'h5a; // @[ifu_mem_ctl.scala 694:102] + wire _T_7470 = _T_7468 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7471 = _T_7467 | _T_7470; // @[ifu_mem_ctl.scala 694:81] + wire _T_7472 = _T_7471 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7482 = _T_4762 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7483 = perr_ic_index_ff == 7'h5b; // @[ifu_mem_ctl.scala 694:102] + wire _T_7485 = _T_7483 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7486 = _T_7482 | _T_7485; // @[ifu_mem_ctl.scala 694:81] + wire _T_7487 = _T_7486 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7497 = _T_4763 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7498 = perr_ic_index_ff == 7'h5c; // @[ifu_mem_ctl.scala 694:102] + wire _T_7500 = _T_7498 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7501 = _T_7497 | _T_7500; // @[ifu_mem_ctl.scala 694:81] + wire _T_7502 = _T_7501 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7512 = _T_4764 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7513 = perr_ic_index_ff == 7'h5d; // @[ifu_mem_ctl.scala 694:102] + wire _T_7515 = _T_7513 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7516 = _T_7512 | _T_7515; // @[ifu_mem_ctl.scala 694:81] + wire _T_7517 = _T_7516 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7527 = _T_4765 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7528 = perr_ic_index_ff == 7'h5e; // @[ifu_mem_ctl.scala 694:102] + wire _T_7530 = _T_7528 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7531 = _T_7527 | _T_7530; // @[ifu_mem_ctl.scala 694:81] + wire _T_7532 = _T_7531 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7542 = _T_4766 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7543 = perr_ic_index_ff == 7'h5f; // @[ifu_mem_ctl.scala 694:102] + wire _T_7545 = _T_7543 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7546 = _T_7542 | _T_7545; // @[ifu_mem_ctl.scala 694:81] + wire _T_7547 = _T_7546 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7557 = _T_4735 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7560 = _T_7078 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7561 = _T_7557 | _T_7560; // @[ifu_mem_ctl.scala 694:81] + wire _T_7562 = _T_7561 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7572 = _T_4736 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7575 = _T_7093 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7576 = _T_7572 | _T_7575; // @[ifu_mem_ctl.scala 694:81] + wire _T_7577 = _T_7576 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7587 = _T_4737 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7590 = _T_7108 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7591 = _T_7587 | _T_7590; // @[ifu_mem_ctl.scala 694:81] + wire _T_7592 = _T_7591 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7602 = _T_4738 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7605 = _T_7123 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7606 = _T_7602 | _T_7605; // @[ifu_mem_ctl.scala 694:81] + wire _T_7607 = _T_7606 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7617 = _T_4739 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7620 = _T_7138 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7621 = _T_7617 | _T_7620; // @[ifu_mem_ctl.scala 694:81] + wire _T_7622 = _T_7621 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7632 = _T_4740 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7635 = _T_7153 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7636 = _T_7632 | _T_7635; // @[ifu_mem_ctl.scala 694:81] + wire _T_7637 = _T_7636 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7647 = _T_4741 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7650 = _T_7168 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7651 = _T_7647 | _T_7650; // @[ifu_mem_ctl.scala 694:81] + wire _T_7652 = _T_7651 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7662 = _T_4742 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7665 = _T_7183 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7666 = _T_7662 | _T_7665; // @[ifu_mem_ctl.scala 694:81] + wire _T_7667 = _T_7666 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7677 = _T_4743 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7680 = _T_7198 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7681 = _T_7677 | _T_7680; // @[ifu_mem_ctl.scala 694:81] + wire _T_7682 = _T_7681 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7692 = _T_4744 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7695 = _T_7213 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7696 = _T_7692 | _T_7695; // @[ifu_mem_ctl.scala 694:81] + wire _T_7697 = _T_7696 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7707 = _T_4745 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7710 = _T_7228 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7711 = _T_7707 | _T_7710; // @[ifu_mem_ctl.scala 694:81] + wire _T_7712 = _T_7711 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7722 = _T_4746 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7725 = _T_7243 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7726 = _T_7722 | _T_7725; // @[ifu_mem_ctl.scala 694:81] + wire _T_7727 = _T_7726 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7737 = _T_4747 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7740 = _T_7258 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7741 = _T_7737 | _T_7740; // @[ifu_mem_ctl.scala 694:81] + wire _T_7742 = _T_7741 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7752 = _T_4748 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7755 = _T_7273 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7756 = _T_7752 | _T_7755; // @[ifu_mem_ctl.scala 694:81] + wire _T_7757 = _T_7756 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7767 = _T_4749 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7770 = _T_7288 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7771 = _T_7767 | _T_7770; // @[ifu_mem_ctl.scala 694:81] + wire _T_7772 = _T_7771 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7782 = _T_4750 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7785 = _T_7303 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7786 = _T_7782 | _T_7785; // @[ifu_mem_ctl.scala 694:81] + wire _T_7787 = _T_7786 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7797 = _T_4751 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7800 = _T_7318 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7801 = _T_7797 | _T_7800; // @[ifu_mem_ctl.scala 694:81] + wire _T_7802 = _T_7801 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7812 = _T_4752 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7815 = _T_7333 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7816 = _T_7812 | _T_7815; // @[ifu_mem_ctl.scala 694:81] + wire _T_7817 = _T_7816 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7827 = _T_4753 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7830 = _T_7348 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7831 = _T_7827 | _T_7830; // @[ifu_mem_ctl.scala 694:81] + wire _T_7832 = _T_7831 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7842 = _T_4754 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7845 = _T_7363 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7846 = _T_7842 | _T_7845; // @[ifu_mem_ctl.scala 694:81] + wire _T_7847 = _T_7846 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7857 = _T_4755 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7860 = _T_7378 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7861 = _T_7857 | _T_7860; // @[ifu_mem_ctl.scala 694:81] + wire _T_7862 = _T_7861 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7872 = _T_4756 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7875 = _T_7393 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7876 = _T_7872 | _T_7875; // @[ifu_mem_ctl.scala 694:81] + wire _T_7877 = _T_7876 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7887 = _T_4757 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7890 = _T_7408 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7891 = _T_7887 | _T_7890; // @[ifu_mem_ctl.scala 694:81] + wire _T_7892 = _T_7891 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7902 = _T_4758 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7905 = _T_7423 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7906 = _T_7902 | _T_7905; // @[ifu_mem_ctl.scala 694:81] + wire _T_7907 = _T_7906 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7917 = _T_4759 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7920 = _T_7438 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7921 = _T_7917 | _T_7920; // @[ifu_mem_ctl.scala 694:81] + wire _T_7922 = _T_7921 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7932 = _T_4760 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7935 = _T_7453 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7936 = _T_7932 | _T_7935; // @[ifu_mem_ctl.scala 694:81] + wire _T_7937 = _T_7936 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7947 = _T_4761 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7950 = _T_7468 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7951 = _T_7947 | _T_7950; // @[ifu_mem_ctl.scala 694:81] + wire _T_7952 = _T_7951 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7962 = _T_4762 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7965 = _T_7483 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7966 = _T_7962 | _T_7965; // @[ifu_mem_ctl.scala 694:81] + wire _T_7967 = _T_7966 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7977 = _T_4763 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7980 = _T_7498 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7981 = _T_7977 | _T_7980; // @[ifu_mem_ctl.scala 694:81] + wire _T_7982 = _T_7981 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_7992 = _T_4764 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_7995 = _T_7513 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_7996 = _T_7992 | _T_7995; // @[ifu_mem_ctl.scala 694:81] + wire _T_7997 = _T_7996 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8007 = _T_4765 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8010 = _T_7528 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8011 = _T_8007 | _T_8010; // @[ifu_mem_ctl.scala 694:81] + wire _T_8012 = _T_8011 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8022 = _T_4766 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8025 = _T_7543 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8026 = _T_8022 | _T_8025; // @[ifu_mem_ctl.scala 694:81] + wire _T_8027 = _T_8026 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8037 = _T_4767 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8038 = perr_ic_index_ff == 7'h60; // @[ifu_mem_ctl.scala 694:102] + wire _T_8040 = _T_8038 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8041 = _T_8037 | _T_8040; // @[ifu_mem_ctl.scala 694:81] + wire _T_8042 = _T_8041 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8052 = _T_4768 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8053 = perr_ic_index_ff == 7'h61; // @[ifu_mem_ctl.scala 694:102] + wire _T_8055 = _T_8053 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8056 = _T_8052 | _T_8055; // @[ifu_mem_ctl.scala 694:81] + wire _T_8057 = _T_8056 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8067 = _T_4769 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8068 = perr_ic_index_ff == 7'h62; // @[ifu_mem_ctl.scala 694:102] + wire _T_8070 = _T_8068 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8071 = _T_8067 | _T_8070; // @[ifu_mem_ctl.scala 694:81] + wire _T_8072 = _T_8071 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8082 = _T_4770 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8083 = perr_ic_index_ff == 7'h63; // @[ifu_mem_ctl.scala 694:102] + wire _T_8085 = _T_8083 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8086 = _T_8082 | _T_8085; // @[ifu_mem_ctl.scala 694:81] + wire _T_8087 = _T_8086 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8097 = _T_4771 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8098 = perr_ic_index_ff == 7'h64; // @[ifu_mem_ctl.scala 694:102] + wire _T_8100 = _T_8098 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8101 = _T_8097 | _T_8100; // @[ifu_mem_ctl.scala 694:81] + wire _T_8102 = _T_8101 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8112 = _T_4772 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8113 = perr_ic_index_ff == 7'h65; // @[ifu_mem_ctl.scala 694:102] + wire _T_8115 = _T_8113 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8116 = _T_8112 | _T_8115; // @[ifu_mem_ctl.scala 694:81] + wire _T_8117 = _T_8116 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8127 = _T_4773 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8128 = perr_ic_index_ff == 7'h66; // @[ifu_mem_ctl.scala 694:102] + wire _T_8130 = _T_8128 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8131 = _T_8127 | _T_8130; // @[ifu_mem_ctl.scala 694:81] + wire _T_8132 = _T_8131 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8142 = _T_4774 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8143 = perr_ic_index_ff == 7'h67; // @[ifu_mem_ctl.scala 694:102] + wire _T_8145 = _T_8143 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8146 = _T_8142 | _T_8145; // @[ifu_mem_ctl.scala 694:81] + wire _T_8147 = _T_8146 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8157 = _T_4775 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8158 = perr_ic_index_ff == 7'h68; // @[ifu_mem_ctl.scala 694:102] + wire _T_8160 = _T_8158 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8161 = _T_8157 | _T_8160; // @[ifu_mem_ctl.scala 694:81] + wire _T_8162 = _T_8161 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8172 = _T_4776 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8173 = perr_ic_index_ff == 7'h69; // @[ifu_mem_ctl.scala 694:102] + wire _T_8175 = _T_8173 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8176 = _T_8172 | _T_8175; // @[ifu_mem_ctl.scala 694:81] + wire _T_8177 = _T_8176 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8187 = _T_4777 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8188 = perr_ic_index_ff == 7'h6a; // @[ifu_mem_ctl.scala 694:102] + wire _T_8190 = _T_8188 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8191 = _T_8187 | _T_8190; // @[ifu_mem_ctl.scala 694:81] + wire _T_8192 = _T_8191 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8202 = _T_4778 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8203 = perr_ic_index_ff == 7'h6b; // @[ifu_mem_ctl.scala 694:102] + wire _T_8205 = _T_8203 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8206 = _T_8202 | _T_8205; // @[ifu_mem_ctl.scala 694:81] + wire _T_8207 = _T_8206 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8217 = _T_4779 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8218 = perr_ic_index_ff == 7'h6c; // @[ifu_mem_ctl.scala 694:102] + wire _T_8220 = _T_8218 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8221 = _T_8217 | _T_8220; // @[ifu_mem_ctl.scala 694:81] + wire _T_8222 = _T_8221 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8232 = _T_4780 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8233 = perr_ic_index_ff == 7'h6d; // @[ifu_mem_ctl.scala 694:102] + wire _T_8235 = _T_8233 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8236 = _T_8232 | _T_8235; // @[ifu_mem_ctl.scala 694:81] + wire _T_8237 = _T_8236 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8247 = _T_4781 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8248 = perr_ic_index_ff == 7'h6e; // @[ifu_mem_ctl.scala 694:102] + wire _T_8250 = _T_8248 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8251 = _T_8247 | _T_8250; // @[ifu_mem_ctl.scala 694:81] + wire _T_8252 = _T_8251 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8262 = _T_4782 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8263 = perr_ic_index_ff == 7'h6f; // @[ifu_mem_ctl.scala 694:102] + wire _T_8265 = _T_8263 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8266 = _T_8262 | _T_8265; // @[ifu_mem_ctl.scala 694:81] + wire _T_8267 = _T_8266 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8277 = _T_4783 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8278 = perr_ic_index_ff == 7'h70; // @[ifu_mem_ctl.scala 694:102] + wire _T_8280 = _T_8278 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8281 = _T_8277 | _T_8280; // @[ifu_mem_ctl.scala 694:81] + wire _T_8282 = _T_8281 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8292 = _T_4784 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8293 = perr_ic_index_ff == 7'h71; // @[ifu_mem_ctl.scala 694:102] + wire _T_8295 = _T_8293 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8296 = _T_8292 | _T_8295; // @[ifu_mem_ctl.scala 694:81] + wire _T_8297 = _T_8296 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8307 = _T_4785 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8308 = perr_ic_index_ff == 7'h72; // @[ifu_mem_ctl.scala 694:102] + wire _T_8310 = _T_8308 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8311 = _T_8307 | _T_8310; // @[ifu_mem_ctl.scala 694:81] + wire _T_8312 = _T_8311 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8322 = _T_4786 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8323 = perr_ic_index_ff == 7'h73; // @[ifu_mem_ctl.scala 694:102] + wire _T_8325 = _T_8323 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8326 = _T_8322 | _T_8325; // @[ifu_mem_ctl.scala 694:81] + wire _T_8327 = _T_8326 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8337 = _T_4787 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8338 = perr_ic_index_ff == 7'h74; // @[ifu_mem_ctl.scala 694:102] + wire _T_8340 = _T_8338 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8341 = _T_8337 | _T_8340; // @[ifu_mem_ctl.scala 694:81] + wire _T_8342 = _T_8341 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8352 = _T_4788 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8353 = perr_ic_index_ff == 7'h75; // @[ifu_mem_ctl.scala 694:102] + wire _T_8355 = _T_8353 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8356 = _T_8352 | _T_8355; // @[ifu_mem_ctl.scala 694:81] + wire _T_8357 = _T_8356 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8367 = _T_4789 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8368 = perr_ic_index_ff == 7'h76; // @[ifu_mem_ctl.scala 694:102] + wire _T_8370 = _T_8368 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8371 = _T_8367 | _T_8370; // @[ifu_mem_ctl.scala 694:81] + wire _T_8372 = _T_8371 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8382 = _T_4790 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8383 = perr_ic_index_ff == 7'h77; // @[ifu_mem_ctl.scala 694:102] + wire _T_8385 = _T_8383 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8386 = _T_8382 | _T_8385; // @[ifu_mem_ctl.scala 694:81] + wire _T_8387 = _T_8386 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8397 = _T_4791 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8398 = perr_ic_index_ff == 7'h78; // @[ifu_mem_ctl.scala 694:102] + wire _T_8400 = _T_8398 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8401 = _T_8397 | _T_8400; // @[ifu_mem_ctl.scala 694:81] + wire _T_8402 = _T_8401 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8412 = _T_4792 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8413 = perr_ic_index_ff == 7'h79; // @[ifu_mem_ctl.scala 694:102] + wire _T_8415 = _T_8413 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8416 = _T_8412 | _T_8415; // @[ifu_mem_ctl.scala 694:81] + wire _T_8417 = _T_8416 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8427 = _T_4793 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8428 = perr_ic_index_ff == 7'h7a; // @[ifu_mem_ctl.scala 694:102] + wire _T_8430 = _T_8428 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8431 = _T_8427 | _T_8430; // @[ifu_mem_ctl.scala 694:81] + wire _T_8432 = _T_8431 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8442 = _T_4794 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8443 = perr_ic_index_ff == 7'h7b; // @[ifu_mem_ctl.scala 694:102] + wire _T_8445 = _T_8443 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8446 = _T_8442 | _T_8445; // @[ifu_mem_ctl.scala 694:81] + wire _T_8447 = _T_8446 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8457 = _T_4795 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8458 = perr_ic_index_ff == 7'h7c; // @[ifu_mem_ctl.scala 694:102] + wire _T_8460 = _T_8458 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8461 = _T_8457 | _T_8460; // @[ifu_mem_ctl.scala 694:81] + wire _T_8462 = _T_8461 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8472 = _T_4796 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8473 = perr_ic_index_ff == 7'h7d; // @[ifu_mem_ctl.scala 694:102] + wire _T_8475 = _T_8473 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8476 = _T_8472 | _T_8475; // @[ifu_mem_ctl.scala 694:81] + wire _T_8477 = _T_8476 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8487 = _T_4797 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8488 = perr_ic_index_ff == 7'h7e; // @[ifu_mem_ctl.scala 694:102] + wire _T_8490 = _T_8488 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8491 = _T_8487 | _T_8490; // @[ifu_mem_ctl.scala 694:81] + wire _T_8492 = _T_8491 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8502 = _T_4798 & ifu_tag_wren_ff[0]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8503 = perr_ic_index_ff == 7'h7f; // @[ifu_mem_ctl.scala 694:102] + wire _T_8505 = _T_8503 & perr_err_inv_way[0]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8506 = _T_8502 | _T_8505; // @[ifu_mem_ctl.scala 694:81] + wire _T_8507 = _T_8506 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8517 = _T_4767 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8520 = _T_8038 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8521 = _T_8517 | _T_8520; // @[ifu_mem_ctl.scala 694:81] + wire _T_8522 = _T_8521 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8532 = _T_4768 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8535 = _T_8053 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8536 = _T_8532 | _T_8535; // @[ifu_mem_ctl.scala 694:81] + wire _T_8537 = _T_8536 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8547 = _T_4769 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8550 = _T_8068 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8551 = _T_8547 | _T_8550; // @[ifu_mem_ctl.scala 694:81] + wire _T_8552 = _T_8551 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8562 = _T_4770 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8565 = _T_8083 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8566 = _T_8562 | _T_8565; // @[ifu_mem_ctl.scala 694:81] + wire _T_8567 = _T_8566 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8577 = _T_4771 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8580 = _T_8098 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8581 = _T_8577 | _T_8580; // @[ifu_mem_ctl.scala 694:81] + wire _T_8582 = _T_8581 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8592 = _T_4772 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8595 = _T_8113 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8596 = _T_8592 | _T_8595; // @[ifu_mem_ctl.scala 694:81] + wire _T_8597 = _T_8596 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8607 = _T_4773 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8610 = _T_8128 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8611 = _T_8607 | _T_8610; // @[ifu_mem_ctl.scala 694:81] + wire _T_8612 = _T_8611 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8622 = _T_4774 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8625 = _T_8143 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8626 = _T_8622 | _T_8625; // @[ifu_mem_ctl.scala 694:81] + wire _T_8627 = _T_8626 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8637 = _T_4775 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8640 = _T_8158 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8641 = _T_8637 | _T_8640; // @[ifu_mem_ctl.scala 694:81] + wire _T_8642 = _T_8641 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8652 = _T_4776 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8655 = _T_8173 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8656 = _T_8652 | _T_8655; // @[ifu_mem_ctl.scala 694:81] + wire _T_8657 = _T_8656 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8667 = _T_4777 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8670 = _T_8188 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8671 = _T_8667 | _T_8670; // @[ifu_mem_ctl.scala 694:81] + wire _T_8672 = _T_8671 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8682 = _T_4778 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8685 = _T_8203 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8686 = _T_8682 | _T_8685; // @[ifu_mem_ctl.scala 694:81] + wire _T_8687 = _T_8686 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8697 = _T_4779 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8700 = _T_8218 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8701 = _T_8697 | _T_8700; // @[ifu_mem_ctl.scala 694:81] + wire _T_8702 = _T_8701 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8712 = _T_4780 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8715 = _T_8233 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8716 = _T_8712 | _T_8715; // @[ifu_mem_ctl.scala 694:81] + wire _T_8717 = _T_8716 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8727 = _T_4781 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8730 = _T_8248 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8731 = _T_8727 | _T_8730; // @[ifu_mem_ctl.scala 694:81] + wire _T_8732 = _T_8731 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8742 = _T_4782 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8745 = _T_8263 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8746 = _T_8742 | _T_8745; // @[ifu_mem_ctl.scala 694:81] + wire _T_8747 = _T_8746 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8757 = _T_4783 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8760 = _T_8278 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8761 = _T_8757 | _T_8760; // @[ifu_mem_ctl.scala 694:81] + wire _T_8762 = _T_8761 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8772 = _T_4784 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8775 = _T_8293 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8776 = _T_8772 | _T_8775; // @[ifu_mem_ctl.scala 694:81] + wire _T_8777 = _T_8776 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8787 = _T_4785 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8790 = _T_8308 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8791 = _T_8787 | _T_8790; // @[ifu_mem_ctl.scala 694:81] + wire _T_8792 = _T_8791 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8802 = _T_4786 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8805 = _T_8323 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8806 = _T_8802 | _T_8805; // @[ifu_mem_ctl.scala 694:81] + wire _T_8807 = _T_8806 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8817 = _T_4787 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8820 = _T_8338 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8821 = _T_8817 | _T_8820; // @[ifu_mem_ctl.scala 694:81] + wire _T_8822 = _T_8821 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8832 = _T_4788 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8835 = _T_8353 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8836 = _T_8832 | _T_8835; // @[ifu_mem_ctl.scala 694:81] + wire _T_8837 = _T_8836 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8847 = _T_4789 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8850 = _T_8368 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8851 = _T_8847 | _T_8850; // @[ifu_mem_ctl.scala 694:81] + wire _T_8852 = _T_8851 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8862 = _T_4790 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8865 = _T_8383 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8866 = _T_8862 | _T_8865; // @[ifu_mem_ctl.scala 694:81] + wire _T_8867 = _T_8866 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8877 = _T_4791 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8880 = _T_8398 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8881 = _T_8877 | _T_8880; // @[ifu_mem_ctl.scala 694:81] + wire _T_8882 = _T_8881 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8892 = _T_4792 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8895 = _T_8413 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8896 = _T_8892 | _T_8895; // @[ifu_mem_ctl.scala 694:81] + wire _T_8897 = _T_8896 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8907 = _T_4793 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8910 = _T_8428 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8911 = _T_8907 | _T_8910; // @[ifu_mem_ctl.scala 694:81] + wire _T_8912 = _T_8911 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8922 = _T_4794 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8925 = _T_8443 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8926 = _T_8922 | _T_8925; // @[ifu_mem_ctl.scala 694:81] + wire _T_8927 = _T_8926 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8937 = _T_4795 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8940 = _T_8458 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8941 = _T_8937 | _T_8940; // @[ifu_mem_ctl.scala 694:81] + wire _T_8942 = _T_8941 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8952 = _T_4796 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8955 = _T_8473 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8956 = _T_8952 | _T_8955; // @[ifu_mem_ctl.scala 694:81] + wire _T_8957 = _T_8956 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8967 = _T_4797 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8970 = _T_8488 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8971 = _T_8967 | _T_8970; // @[ifu_mem_ctl.scala 694:81] + wire _T_8972 = _T_8971 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_8982 = _T_4798 & ifu_tag_wren_ff[1]; // @[ifu_mem_ctl.scala 694:59] + wire _T_8985 = _T_8503 & perr_err_inv_way[1]; // @[ifu_mem_ctl.scala 694:124] + wire _T_8986 = _T_8982 | _T_8985; // @[ifu_mem_ctl.scala 694:81] + wire _T_8987 = _T_8986 | reset_all_tags; // @[ifu_mem_ctl.scala 694:147] + wire _T_9789 = ~fetch_uncacheable_ff; // @[ifu_mem_ctl.scala 748:63] + wire _T_9790 = _T_9789 & ifc_fetch_req_f; // @[ifu_mem_ctl.scala 748:85] wire [1:0] _T_9792 = _T_9790 ? 2'h3 : 2'h0; // @[Bitwise.scala 72:12] - reg _T_9799; // @[ifu_mem_ctl.scala 746:70] - reg _T_9800; // @[ifu_mem_ctl.scala 747:69] - reg _T_9801; // @[ifu_mem_ctl.scala 748:72] - wire _T_9802 = ~ifu_bus_arready_ff; // @[ifu_mem_ctl.scala 749:93] - wire _T_9803 = ifu_bus_arvalid_ff & _T_9802; // @[ifu_mem_ctl.scala 749:91] - reg _T_9805; // @[ifu_mem_ctl.scala 749:71] - reg _T_9806; // @[ifu_mem_ctl.scala 750:71] - wire _T_9809 = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics[15:14] == 2'h3; // @[ifu_mem_ctl.scala 757:84] - wire _T_9811 = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics[15:14] == 2'h2; // @[ifu_mem_ctl.scala 757:150] - wire _T_9813 = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics[15:14] == 2'h1; // @[ifu_mem_ctl.scala 758:63] - wire _T_9815 = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics[15:14] == 2'h0; // @[ifu_mem_ctl.scala 758:129] + reg _T_9799; // @[ifu_mem_ctl.scala 753:70] + reg _T_9800; // @[ifu_mem_ctl.scala 754:69] + reg _T_9801; // @[ifu_mem_ctl.scala 755:72] + wire _T_9802 = ~ifu_bus_arready_ff; // @[ifu_mem_ctl.scala 756:93] + wire _T_9803 = ifu_bus_arvalid_ff & _T_9802; // @[ifu_mem_ctl.scala 756:91] + reg _T_9805; // @[ifu_mem_ctl.scala 756:71] + reg _T_9806; // @[ifu_mem_ctl.scala 757:71] + wire _T_9809 = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics[15:14] == 2'h3; // @[ifu_mem_ctl.scala 764:84] + wire _T_9811 = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics[15:14] == 2'h2; // @[ifu_mem_ctl.scala 764:150] + wire _T_9813 = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics[15:14] == 2'h1; // @[ifu_mem_ctl.scala 765:63] + wire _T_9815 = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics[15:14] == 2'h0; // @[ifu_mem_ctl.scala 765:129] wire [3:0] _T_9818 = {_T_9809,_T_9811,_T_9813,_T_9815}; // @[Cat.scala 29:58] - reg _T_9826; // @[ifu_mem_ctl.scala 764:79] + reg _T_9826; // @[ifu_mem_ctl.scala 771:79] wire [31:0] _T_9836 = {io_ifc_fetch_addr_bf,1'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_9837 = _T_9836 | 32'h7fffffff; // @[ifu_mem_ctl.scala 766:65] - wire _T_9839 = _T_9837 == 32'h7fffffff; // @[ifu_mem_ctl.scala 766:96] - wire [31:0] _T_9843 = _T_9836 | 32'h3fffffff; // @[ifu_mem_ctl.scala 767:65] - wire _T_9845 = _T_9843 == 32'hffffffff; // @[ifu_mem_ctl.scala 767:96] - wire _T_9847 = _T_9839 | _T_9845; // @[ifu_mem_ctl.scala 766:162] - wire [31:0] _T_9849 = _T_9836 | 32'h1fffffff; // @[ifu_mem_ctl.scala 768:65] - wire _T_9851 = _T_9849 == 32'hbfffffff; // @[ifu_mem_ctl.scala 768:96] - wire _T_9853 = _T_9847 | _T_9851; // @[ifu_mem_ctl.scala 767:162] - wire [31:0] _T_9855 = _T_9836 | 32'hfffffff; // @[ifu_mem_ctl.scala 769:65] - wire _T_9857 = _T_9855 == 32'h8fffffff; // @[ifu_mem_ctl.scala 769:96] - wire ifc_region_acc_okay = _T_9853 | _T_9857; // @[ifu_mem_ctl.scala 768:162] - wire _T_9884 = ~ifc_region_acc_okay; // @[ifu_mem_ctl.scala 774:65] - wire _T_9885 = _T_3939 & _T_9884; // @[ifu_mem_ctl.scala 774:63] - wire ifc_region_acc_fault_memory_bf = _T_9885 & io_ifc_fetch_req_bf; // @[ifu_mem_ctl.scala 774:86] + wire [31:0] _T_9837 = _T_9836 | 32'h7fffffff; // @[ifu_mem_ctl.scala 774:65] + wire _T_9839 = _T_9837 == 32'h7fffffff; // @[ifu_mem_ctl.scala 774:96] + wire [31:0] _T_9843 = _T_9836 | 32'h3fffffff; // @[ifu_mem_ctl.scala 775:65] + wire _T_9845 = _T_9843 == 32'hffffffff; // @[ifu_mem_ctl.scala 775:96] + wire _T_9847 = _T_9839 | _T_9845; // @[ifu_mem_ctl.scala 774:162] + wire [31:0] _T_9849 = _T_9836 | 32'h1fffffff; // @[ifu_mem_ctl.scala 776:65] + wire _T_9851 = _T_9849 == 32'hbfffffff; // @[ifu_mem_ctl.scala 776:96] + wire _T_9853 = _T_9847 | _T_9851; // @[ifu_mem_ctl.scala 775:162] + wire [31:0] _T_9855 = _T_9836 | 32'hfffffff; // @[ifu_mem_ctl.scala 777:65] + wire _T_9857 = _T_9855 == 32'h8fffffff; // @[ifu_mem_ctl.scala 777:96] + wire ifc_region_acc_okay = _T_9853 | _T_9857; // @[ifu_mem_ctl.scala 776:162] + wire _T_9884 = ~ifc_region_acc_okay; // @[ifu_mem_ctl.scala 782:65] + wire _T_9885 = _T_3939 & _T_9884; // @[ifu_mem_ctl.scala 782:63] + wire ifc_region_acc_fault_memory_bf = _T_9885 & io_ifc_fetch_req_bf; // @[ifu_mem_ctl.scala 782:86] rvclkhdr rvclkhdr ( // @[lib.scala 327:22] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), @@ -5649,58 +5649,58 @@ module ifu_mem_ctl( .io_en(rvclkhdr_93_io_en), .io_scan_mode(rvclkhdr_93_io_scan_mode) ); - assign io_dec_mem_ctrl_ifu_pmu_ic_miss = _T_9799; // @[ifu_mem_ctl.scala 746:35] - assign io_dec_mem_ctrl_ifu_pmu_ic_hit = _T_9800; // @[ifu_mem_ctl.scala 747:34] - assign io_dec_mem_ctrl_ifu_pmu_bus_error = _T_9801; // @[ifu_mem_ctl.scala 748:37] - assign io_dec_mem_ctrl_ifu_pmu_bus_busy = _T_9805; // @[ifu_mem_ctl.scala 749:36] - assign io_dec_mem_ctrl_ifu_pmu_bus_trxn = _T_9806; // @[ifu_mem_ctl.scala 750:36] - assign io_dec_mem_ctrl_ifu_ic_error_start = _T_1200 | ic_rd_parity_final_err; // @[ifu_mem_ctl.scala 271:38] - assign io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err = _T_3911 & ifc_fetch_req_f; // @[ifu_mem_ctl.scala 605:46] - assign io_dec_mem_ctrl_ifu_ic_debug_rd_data = _T_1212; // @[ifu_mem_ctl.scala 277:40] - assign io_dec_mem_ctrl_ifu_ic_debug_rd_data_valid = _T_9826; // @[ifu_mem_ctl.scala 764:46] - assign io_dec_mem_ctrl_ifu_miss_state_idle = miss_state == 3'h0; // @[ifu_mem_ctl.scala 252:39] - assign io_ifu_axi_ar_valid = ifu_bus_cmd_valid; // @[ifu_mem_ctl.scala 490:23] - assign io_ifu_axi_ar_bits_id = bus_rd_addr_count & _T_2608; // @[ifu_mem_ctl.scala 491:25] - assign io_ifu_axi_ar_bits_addr = _T_2610 & _T_2612; // @[ifu_mem_ctl.scala 492:27] - assign io_ifu_axi_ar_bits_region = ifu_ic_req_addr_f[28:25]; // @[ifu_mem_ctl.scala 495:29] - assign io_ifu_axi_r_ready = 1'h1; // @[ifu_mem_ctl.scala 497:22] - assign io_iccm_rw_addr = _T_3110 ? io_dma_mem_ctl_dma_mem_addr[15:1] : _T_3117; // @[ifu_mem_ctl.scala 592:19] - assign io_iccm_buf_correct_ecc = iccm_correct_ecc & _T_2497; // @[ifu_mem_ctl.scala 408:27] - assign io_iccm_correction_state = _T_2526 ? 1'h0 : _GEN_42; // @[ifu_mem_ctl.scala 443:28 ifu_mem_ctl.scala 455:32 ifu_mem_ctl.scala 462:32 ifu_mem_ctl.scala 469:32] - assign io_iccm_wren = _T_2710 | iccm_correct_ecc; // @[ifu_mem_ctl.scala 562:16] - assign io_iccm_rden = _T_2714 | _T_2715; // @[ifu_mem_ctl.scala 563:16] - assign io_iccm_wr_size = _T_2720 & io_dma_mem_ctl_dma_mem_sz; // @[ifu_mem_ctl.scala 565:19] - assign io_iccm_wr_data = _T_3092 ? _T_3093 : _T_3100; // @[ifu_mem_ctl.scala 569:19] - assign io_ic_rw_addr = _T_340 | _T_341; // @[ifu_mem_ctl.scala 261:17] - assign io_ic_tag_valid = ic_tag_valid_unq & _T_9792; // @[ifu_mem_ctl.scala 741:19] - assign io_ic_wr_en = bus_ic_wr_en & _T_3974; // @[ifu_mem_ctl.scala 628:15] - assign io_ic_rd_en = _T_3966 | _T_3971; // @[ifu_mem_ctl.scala 619:15] - assign io_ic_wr_data_0 = ic_wr_16bytes_data[70:0]; // @[ifu_mem_ctl.scala 268:17] - assign io_ic_wr_data_1 = ic_wr_16bytes_data[141:71]; // @[ifu_mem_ctl.scala 268:17] - assign io_ic_debug_wr_data = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wrdata; // @[ifu_mem_ctl.scala 269:23] - assign io_ic_debug_addr = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics[9:0]; // @[ifu_mem_ctl.scala 753:20] - assign io_ic_debug_rd_en = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[ifu_mem_ctl.scala 755:21] - assign io_ic_debug_wr_en = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[ifu_mem_ctl.scala 756:21] - assign io_ic_debug_tag_array = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics[16]; // @[ifu_mem_ctl.scala 754:25] - assign io_ic_debug_way = _T_9818[1:0]; // @[ifu_mem_ctl.scala 757:19] - assign io_ic_premux_data = ic_premux_data_temp[63:0]; // @[ifu_mem_ctl.scala 309:21] - assign io_ic_sel_premux_data = fetch_req_iccm_f | sel_byp_data; // @[ifu_mem_ctl.scala 310:25] - assign io_ifu_ic_mb_empty = _T_328 | _T_231; // @[ifu_mem_ctl.scala 251:22] - assign io_ic_dma_active = _T_11 | io_dec_mem_ctrl_dec_tlu_flush_err_wb; // @[ifu_mem_ctl.scala 115:20] - assign io_ic_write_stall = write_ic_16_bytes & _T_3988; // @[ifu_mem_ctl.scala 629:21] - assign io_iccm_dma_ecc_error = iccm_dma_ecc_error; // @[ifu_mem_ctl.scala 588:25] - assign io_iccm_dma_rvalid = iccm_dma_rvalid_temp; // @[ifu_mem_ctl.scala 586:22] - assign io_iccm_dma_rdata = iccm_dma_rdata_temp; // @[ifu_mem_ctl.scala 590:21] - assign io_iccm_dma_rtag = iccm_dma_rtag_temp; // @[ifu_mem_ctl.scala 581:20] - assign io_iccm_ready = _T_2706 & _T_2700; // @[ifu_mem_ctl.scala 560:17] - assign io_iccm_rd_ecc_double_err = iccm_dma_ecc_error_in & ifc_iccm_access_f; // @[ifu_mem_ctl.scala 606:29] - assign io_iccm_dma_sb_error = _T_3 & dma_iccm_req_f; // @[ifu_mem_ctl.scala 113:24] - assign io_ic_hit_f = _T_263 | _T_264; // @[ifu_mem_ctl.scala 212:15] - assign io_ic_access_fault_f = _T_2492 & _T_319; // @[ifu_mem_ctl.scala 315:24] - assign io_ic_access_fault_type_f = io_iccm_rd_ecc_double_err ? 2'h1 : _T_1278; // @[ifu_mem_ctl.scala 316:29] - assign io_ifu_async_error_start = io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err | io_dec_mem_ctrl_ifu_ic_error_start; // @[ifu_mem_ctl.scala 114:28] - assign io_ic_fetch_val_f = {_T_1286,fetch_req_f_qual}; // @[ifu_mem_ctl.scala 319:21] - assign io_ic_data_f = ic_final_data[31:0]; // @[ifu_mem_ctl.scala 312:16] + assign io_dec_mem_ctrl_ifu_pmu_ic_miss = _T_9799; // @[ifu_mem_ctl.scala 753:35] + assign io_dec_mem_ctrl_ifu_pmu_ic_hit = _T_9800; // @[ifu_mem_ctl.scala 754:34] + assign io_dec_mem_ctrl_ifu_pmu_bus_error = _T_9801; // @[ifu_mem_ctl.scala 755:37] + assign io_dec_mem_ctrl_ifu_pmu_bus_busy = _T_9805; // @[ifu_mem_ctl.scala 756:36] + assign io_dec_mem_ctrl_ifu_pmu_bus_trxn = _T_9806; // @[ifu_mem_ctl.scala 757:36] + assign io_dec_mem_ctrl_ifu_ic_error_start = _T_1200 | ic_rd_parity_final_err; // @[ifu_mem_ctl.scala 256:38] + assign io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err = _T_3911 & ifc_fetch_req_f; // @[ifu_mem_ctl.scala 613:46] + assign io_dec_mem_ctrl_ifu_ic_debug_rd_data = _T_1212; // @[ifu_mem_ctl.scala 263:40] + assign io_dec_mem_ctrl_ifu_ic_debug_rd_data_valid = _T_9826; // @[ifu_mem_ctl.scala 771:46] + assign io_dec_mem_ctrl_ifu_miss_state_idle = miss_state == 3'h0; // @[ifu_mem_ctl.scala 235:39] + assign io_ifu_axi_ar_valid = ifu_bus_cmd_valid; // @[ifu_mem_ctl.scala 497:23] + assign io_ifu_axi_ar_bits_id = bus_rd_addr_count & _T_2608; // @[ifu_mem_ctl.scala 498:25] + assign io_ifu_axi_ar_bits_addr = _T_2610 & _T_2612; // @[ifu_mem_ctl.scala 499:27] + assign io_ifu_axi_ar_bits_region = ifu_ic_req_addr_f[28:25]; // @[ifu_mem_ctl.scala 502:29] + assign io_ifu_axi_r_ready = 1'h1; // @[ifu_mem_ctl.scala 504:22] + assign io_iccm_rw_addr = _T_3110 ? io_dma_mem_ctl_dma_mem_addr[15:1] : _T_3117; // @[ifu_mem_ctl.scala 600:19] + assign io_iccm_buf_correct_ecc = iccm_correct_ecc & _T_2497; // @[ifu_mem_ctl.scala 395:27] + assign io_iccm_correction_state = _T_2526 ? 1'h0 : _GEN_42; // @[ifu_mem_ctl.scala 430:28 ifu_mem_ctl.scala 442:32 ifu_mem_ctl.scala 449:32 ifu_mem_ctl.scala 456:32] + assign io_iccm_wren = _T_2710 | iccm_correct_ecc; // @[ifu_mem_ctl.scala 570:16] + assign io_iccm_rden = _T_2714 | _T_2715; // @[ifu_mem_ctl.scala 571:16] + assign io_iccm_wr_size = _T_2720 & io_dma_mem_ctl_dma_mem_sz; // @[ifu_mem_ctl.scala 573:19] + assign io_iccm_wr_data = _T_3092 ? _T_3093 : _T_3100; // @[ifu_mem_ctl.scala 577:19] + assign io_ic_rw_addr = _T_340 | _T_341; // @[ifu_mem_ctl.scala 244:17] + assign io_ic_tag_valid = ic_tag_valid_unq & _T_9792; // @[ifu_mem_ctl.scala 748:19] + assign io_ic_wr_en = bus_ic_wr_en & _T_3974; // @[ifu_mem_ctl.scala 636:15] + assign io_ic_rd_en = _T_3966 | _T_3971; // @[ifu_mem_ctl.scala 627:15] + assign io_ic_wr_data_0 = ic_wr_16bytes_data[70:0]; // @[ifu_mem_ctl.scala 253:17] + assign io_ic_wr_data_1 = ic_wr_16bytes_data[141:71]; // @[ifu_mem_ctl.scala 253:17] + assign io_ic_debug_wr_data = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wrdata; // @[ifu_mem_ctl.scala 254:23] + assign io_ic_debug_addr = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics[9:0]; // @[ifu_mem_ctl.scala 760:20] + assign io_ic_debug_rd_en = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_rd_valid; // @[ifu_mem_ctl.scala 762:21] + assign io_ic_debug_wr_en = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_wr_valid; // @[ifu_mem_ctl.scala 763:21] + assign io_ic_debug_tag_array = io_dec_mem_ctrl_dec_tlu_ic_diag_pkt_icache_dicawics[16]; // @[ifu_mem_ctl.scala 761:25] + assign io_ic_debug_way = _T_9818[1:0]; // @[ifu_mem_ctl.scala 764:19] + assign io_ic_premux_data = ic_premux_data_temp[63:0]; // @[ifu_mem_ctl.scala 295:21] + assign io_ic_sel_premux_data = fetch_req_iccm_f | sel_byp_data; // @[ifu_mem_ctl.scala 296:25] + assign io_ifu_ic_mb_empty = _T_328 | _T_231; // @[ifu_mem_ctl.scala 234:22] + assign io_ic_dma_active = _T_11 | io_dec_mem_ctrl_dec_tlu_flush_err_wb; // @[ifu_mem_ctl.scala 97:20] + assign io_ic_write_stall = write_ic_16_bytes & _T_3988; // @[ifu_mem_ctl.scala 637:21] + assign io_iccm_dma_ecc_error = iccm_dma_ecc_error; // @[ifu_mem_ctl.scala 596:25] + assign io_iccm_dma_rvalid = iccm_dma_rvalid_temp; // @[ifu_mem_ctl.scala 594:22] + assign io_iccm_dma_rdata = iccm_dma_rdata_temp; // @[ifu_mem_ctl.scala 598:21] + assign io_iccm_dma_rtag = iccm_dma_rtag_temp; // @[ifu_mem_ctl.scala 589:20] + assign io_iccm_ready = _T_2706 & _T_2700; // @[ifu_mem_ctl.scala 568:17] + assign io_iccm_rd_ecc_double_err = iccm_dma_ecc_error_in & ifc_iccm_access_f; // @[ifu_mem_ctl.scala 614:29] + assign io_iccm_dma_sb_error = _T_3 & dma_iccm_req_f; // @[ifu_mem_ctl.scala 95:24] + assign io_ic_hit_f = _T_263 | _T_264; // @[ifu_mem_ctl.scala 195:15] + assign io_ic_access_fault_f = _T_2492 & _T_319; // @[ifu_mem_ctl.scala 301:24] + assign io_ic_access_fault_type_f = io_iccm_rd_ecc_double_err ? 2'h1 : _T_1278; // @[ifu_mem_ctl.scala 302:29] + assign io_ifu_async_error_start = io_dec_mem_ctrl_ifu_iccm_rd_ecc_single_err | io_dec_mem_ctrl_ifu_ic_error_start; // @[ifu_mem_ctl.scala 96:28] + assign io_ic_fetch_val_f = {_T_1286,fetch_req_f_qual}; // @[ifu_mem_ctl.scala 305:21] + assign io_ic_data_f = ic_final_data[31:0]; // @[ifu_mem_ctl.scala 298:16] assign rvclkhdr_io_clk = clock; // @[lib.scala 328:17] assign rvclkhdr_io_en = ic_debug_rd_en_ff; // @[lib.scala 329:16] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[lib.scala 330:23] @@ -43304,30 +43304,30 @@ module ifu_aln_ctl( wire rvclkhdr_11_io_clk; // @[lib.scala 352:23] wire rvclkhdr_11_io_en; // @[lib.scala 352:23] wire rvclkhdr_11_io_scan_mode; // @[lib.scala 352:23] - wire [15:0] decompressed_io_din; // @[ifu_aln_ctl.scala 338:28] - wire [31:0] decompressed_io_dout; // @[ifu_aln_ctl.scala 338:28] - reg error_stall; // @[ifu_aln_ctl.scala 100:51] - wire _T = error_stall | io_ifu_async_error_start; // @[ifu_aln_ctl.scala 98:34] - wire _T_1 = ~io_exu_flush_final; // @[ifu_aln_ctl.scala 98:64] - reg [1:0] wrptr; // @[ifu_aln_ctl.scala 101:48] - reg [1:0] rdptr; // @[ifu_aln_ctl.scala 102:48] - reg [1:0] f2val; // @[ifu_aln_ctl.scala 104:48] - reg [1:0] f1val; // @[ifu_aln_ctl.scala 105:48] - reg [1:0] f0val; // @[ifu_aln_ctl.scala 106:48] - reg q2off; // @[ifu_aln_ctl.scala 108:48] - reg q1off; // @[ifu_aln_ctl.scala 109:48] - reg q0off; // @[ifu_aln_ctl.scala 110:48] - wire _T_785 = ~error_stall; // @[ifu_aln_ctl.scala 380:55] - wire i0_shift = io_dec_aln_aln_dec_dec_i0_decode_d & _T_785; // @[ifu_aln_ctl.scala 380:53] - wire _T_186 = rdptr == 2'h0; // @[ifu_aln_ctl.scala 160:31] + wire [15:0] decompressed_io_din; // @[ifu_aln_ctl.scala 352:28] + wire [31:0] decompressed_io_dout; // @[ifu_aln_ctl.scala 352:28] + reg error_stall; // @[ifu_aln_ctl.scala 102:51] + wire _T = error_stall | io_ifu_async_error_start; // @[ifu_aln_ctl.scala 99:34] + wire _T_1 = ~io_exu_flush_final; // @[ifu_aln_ctl.scala 99:64] + reg [1:0] wrptr; // @[ifu_aln_ctl.scala 104:48] + reg [1:0] rdptr; // @[ifu_aln_ctl.scala 106:48] + reg [1:0] f2val; // @[ifu_aln_ctl.scala 108:48] + reg [1:0] f1val; // @[ifu_aln_ctl.scala 109:48] + reg [1:0] f0val; // @[ifu_aln_ctl.scala 110:48] + reg q2off; // @[ifu_aln_ctl.scala 112:48] + reg q1off; // @[ifu_aln_ctl.scala 113:48] + reg q0off; // @[ifu_aln_ctl.scala 114:48] + wire _T_785 = ~error_stall; // @[ifu_aln_ctl.scala 395:55] + wire i0_shift = io_dec_aln_aln_dec_dec_i0_decode_d & _T_785; // @[ifu_aln_ctl.scala 395:53] + wire _T_186 = rdptr == 2'h0; // @[ifu_aln_ctl.scala 169:31] wire _T_189 = _T_186 & q0off; // @[Mux.scala 27:72] - wire _T_187 = rdptr == 2'h1; // @[ifu_aln_ctl.scala 161:11] + wire _T_187 = rdptr == 2'h1; // @[ifu_aln_ctl.scala 170:11] wire _T_190 = _T_187 & q1off; // @[Mux.scala 27:72] wire _T_192 = _T_189 | _T_190; // @[Mux.scala 27:72] - wire _T_188 = rdptr == 2'h2; // @[ifu_aln_ctl.scala 162:11] + wire _T_188 = rdptr == 2'h2; // @[ifu_aln_ctl.scala 171:11] wire _T_191 = _T_188 & q2off; // @[Mux.scala 27:72] wire q0ptr = _T_192 | _T_191; // @[Mux.scala 27:72] - wire _T_202 = ~q0ptr; // @[ifu_aln_ctl.scala 166:26] + wire _T_202 = ~q0ptr; // @[ifu_aln_ctl.scala 175:26] wire [1:0] q0sel = {q0ptr,_T_202}; // @[Cat.scala 29:58] wire [2:0] qren = {_T_188,_T_187,_T_186}; // @[Cat.scala 29:58] reg [31:0] q1; // @[lib.scala 358:16] @@ -43341,85 +43341,85 @@ module ifu_aln_ctl( wire [63:0] _T_485 = {q0,q2}; // @[Cat.scala 29:58] wire [63:0] _T_488 = qren[2] ? _T_485 : 64'h0; // @[Mux.scala 27:72] wire [63:0] qeff = _T_489 | _T_488; // @[Mux.scala 27:72] - wire [31:0] q0eff = qeff[31:0]; // @[ifu_aln_ctl.scala 282:42] + wire [31:0] q0eff = qeff[31:0]; // @[ifu_aln_ctl.scala 294:42] wire [31:0] _T_496 = q0sel[0] ? q0eff : 32'h0; // @[Mux.scala 27:72] wire [15:0] _T_497 = q0sel[1] ? q0eff[31:16] : 16'h0; // @[Mux.scala 27:72] wire [31:0] _GEN_0 = {{16'd0}, _T_497}; // @[Mux.scala 27:72] wire [31:0] q0final = _T_496 | _GEN_0; // @[Mux.scala 27:72] wire [31:0] _T_520 = f0val[1] ? q0final : 32'h0; // @[Mux.scala 27:72] - wire _T_513 = ~f0val[1]; // @[ifu_aln_ctl.scala 288:58] - wire _T_515 = _T_513 & f0val[0]; // @[ifu_aln_ctl.scala 288:68] + wire _T_513 = ~f0val[1]; // @[ifu_aln_ctl.scala 301:58] + wire _T_515 = _T_513 & f0val[0]; // @[ifu_aln_ctl.scala 301:68] wire _T_197 = _T_186 & q1off; // @[Mux.scala 27:72] wire _T_198 = _T_187 & q2off; // @[Mux.scala 27:72] wire _T_200 = _T_197 | _T_198; // @[Mux.scala 27:72] wire _T_199 = _T_188 & q0off; // @[Mux.scala 27:72] wire q1ptr = _T_200 | _T_199; // @[Mux.scala 27:72] - wire _T_203 = ~q1ptr; // @[ifu_aln_ctl.scala 168:26] + wire _T_203 = ~q1ptr; // @[ifu_aln_ctl.scala 177:26] wire [1:0] q1sel = {q1ptr,_T_203}; // @[Cat.scala 29:58] - wire [31:0] q1eff = qeff[63:32]; // @[ifu_aln_ctl.scala 282:29] + wire [31:0] q1eff = qeff[63:32]; // @[ifu_aln_ctl.scala 294:29] wire [15:0] _T_506 = q1sel[0] ? q1eff[15:0] : 16'h0; // @[Mux.scala 27:72] wire [15:0] _T_507 = q1sel[1] ? q1eff[31:16] : 16'h0; // @[Mux.scala 27:72] wire [15:0] q1final = _T_506 | _T_507; // @[Mux.scala 27:72] wire [31:0] _T_519 = {q1final,q0final[15:0]}; // @[Cat.scala 29:58] wire [31:0] _T_521 = _T_515 ? _T_519 : 32'h0; // @[Mux.scala 27:72] wire [31:0] aligndata = _T_520 | _T_521; // @[Mux.scala 27:72] - wire first4B = aligndata[1:0] == 2'h3; // @[ifu_aln_ctl.scala 320:29] - wire first2B = ~first4B; // @[ifu_aln_ctl.scala 322:17] - wire shift_2B = i0_shift & first2B; // @[ifu_aln_ctl.scala 384:24] + wire first4B = aligndata[1:0] == 2'h3; // @[ifu_aln_ctl.scala 334:29] + wire first2B = ~first4B; // @[ifu_aln_ctl.scala 336:17] + wire shift_2B = i0_shift & first2B; // @[ifu_aln_ctl.scala 399:24] wire [1:0] _T_443 = {1'h0,f0val[1]}; // @[Cat.scala 29:58] wire [1:0] _T_448 = shift_2B ? _T_443 : 2'h0; // @[Mux.scala 27:72] - wire _T_444 = ~shift_2B; // @[ifu_aln_ctl.scala 272:18] - wire shift_4B = i0_shift & first4B; // @[ifu_aln_ctl.scala 385:24] - wire _T_445 = ~shift_4B; // @[ifu_aln_ctl.scala 272:30] - wire _T_446 = _T_444 & _T_445; // @[ifu_aln_ctl.scala 272:28] + wire _T_444 = ~shift_2B; // @[ifu_aln_ctl.scala 284:18] + wire shift_4B = i0_shift & first4B; // @[ifu_aln_ctl.scala 400:24] + wire _T_445 = ~shift_4B; // @[ifu_aln_ctl.scala 284:30] + wire _T_446 = _T_444 & _T_445; // @[ifu_aln_ctl.scala 284:28] wire [1:0] _T_449 = _T_446 ? f0val : 2'h0; // @[Mux.scala 27:72] wire [1:0] sf0val = _T_448 | _T_449; // @[Mux.scala 27:72] - wire sf0_valid = sf0val[0]; // @[ifu_aln_ctl.scala 225:22] - wire _T_351 = ~sf0_valid; // @[ifu_aln_ctl.scala 244:26] - wire _T_802 = f0val[0] & _T_513; // @[ifu_aln_ctl.scala 388:28] - wire f1_shift_2B = _T_802 & shift_4B; // @[ifu_aln_ctl.scala 388:40] + wire sf0_valid = sf0val[0]; // @[ifu_aln_ctl.scala 235:22] + wire _T_351 = ~sf0_valid; // @[ifu_aln_ctl.scala 256:26] + wire _T_802 = f0val[0] & _T_513; // @[ifu_aln_ctl.scala 403:28] + wire f1_shift_2B = _T_802 & shift_4B; // @[ifu_aln_ctl.scala 403:40] wire _T_417 = f1_shift_2B & f1val[1]; // @[Mux.scala 27:72] - wire _T_416 = ~f1_shift_2B; // @[ifu_aln_ctl.scala 265:53] + wire _T_416 = ~f1_shift_2B; // @[ifu_aln_ctl.scala 277:53] wire [1:0] _T_418 = _T_416 ? f1val : 2'h0; // @[Mux.scala 27:72] wire [1:0] _GEN_1 = {{1'd0}, _T_417}; // @[Mux.scala 27:72] wire [1:0] sf1val = _GEN_1 | _T_418; // @[Mux.scala 27:72] - wire sf1_valid = sf1val[0]; // @[ifu_aln_ctl.scala 224:22] - wire _T_352 = _T_351 & sf1_valid; // @[ifu_aln_ctl.scala 244:37] - wire f2_valid = f2val[0]; // @[ifu_aln_ctl.scala 223:20] - wire _T_353 = _T_352 & f2_valid; // @[ifu_aln_ctl.scala 244:50] - wire ifvalid = io_ifu_fetch_val[0]; // @[ifu_aln_ctl.scala 233:30] - wire _T_354 = _T_353 & ifvalid; // @[ifu_aln_ctl.scala 244:62] - wire _T_355 = sf0_valid & sf1_valid; // @[ifu_aln_ctl.scala 245:37] - wire _T_356 = ~f2_valid; // @[ifu_aln_ctl.scala 245:52] - wire _T_357 = _T_355 & _T_356; // @[ifu_aln_ctl.scala 245:50] - wire _T_358 = _T_357 & ifvalid; // @[ifu_aln_ctl.scala 245:62] - wire fetch_to_f2 = _T_354 | _T_358; // @[ifu_aln_ctl.scala 244:74] + wire sf1_valid = sf1val[0]; // @[ifu_aln_ctl.scala 234:22] + wire _T_352 = _T_351 & sf1_valid; // @[ifu_aln_ctl.scala 256:37] + wire f2_valid = f2val[0]; // @[ifu_aln_ctl.scala 233:20] + wire _T_353 = _T_352 & f2_valid; // @[ifu_aln_ctl.scala 256:50] + wire ifvalid = io_ifu_fetch_val[0]; // @[ifu_aln_ctl.scala 244:30] + wire _T_354 = _T_353 & ifvalid; // @[ifu_aln_ctl.scala 256:62] + wire _T_355 = sf0_valid & sf1_valid; // @[ifu_aln_ctl.scala 257:37] + wire _T_356 = ~f2_valid; // @[ifu_aln_ctl.scala 257:52] + wire _T_357 = _T_355 & _T_356; // @[ifu_aln_ctl.scala 257:50] + wire _T_358 = _T_357 & ifvalid; // @[ifu_aln_ctl.scala 257:62] + wire fetch_to_f2 = _T_354 | _T_358; // @[ifu_aln_ctl.scala 256:74] reg [30:0] f2pc; // @[lib.scala 358:16] - wire _T_335 = ~sf1_valid; // @[ifu_aln_ctl.scala 240:39] - wire _T_336 = _T_351 & _T_335; // @[ifu_aln_ctl.scala 240:37] - wire _T_337 = _T_336 & f2_valid; // @[ifu_aln_ctl.scala 240:50] - wire _T_338 = _T_337 & ifvalid; // @[ifu_aln_ctl.scala 240:62] - wire _T_342 = _T_352 & _T_356; // @[ifu_aln_ctl.scala 241:50] - wire _T_343 = _T_342 & ifvalid; // @[ifu_aln_ctl.scala 241:62] - wire _T_344 = _T_338 | _T_343; // @[ifu_aln_ctl.scala 240:74] - wire _T_346 = sf0_valid & _T_335; // @[ifu_aln_ctl.scala 242:37] - wire _T_348 = _T_346 & _T_356; // @[ifu_aln_ctl.scala 242:50] - wire _T_349 = _T_348 & ifvalid; // @[ifu_aln_ctl.scala 242:62] - wire fetch_to_f1 = _T_344 | _T_349; // @[ifu_aln_ctl.scala 241:74] - wire _T_25 = fetch_to_f1 | _T_353; // @[ifu_aln_ctl.scala 129:33] + wire _T_335 = ~sf1_valid; // @[ifu_aln_ctl.scala 252:39] + wire _T_336 = _T_351 & _T_335; // @[ifu_aln_ctl.scala 252:37] + wire _T_337 = _T_336 & f2_valid; // @[ifu_aln_ctl.scala 252:50] + wire _T_338 = _T_337 & ifvalid; // @[ifu_aln_ctl.scala 252:62] + wire _T_342 = _T_352 & _T_356; // @[ifu_aln_ctl.scala 253:50] + wire _T_343 = _T_342 & ifvalid; // @[ifu_aln_ctl.scala 253:62] + wire _T_344 = _T_338 | _T_343; // @[ifu_aln_ctl.scala 252:74] + wire _T_346 = sf0_valid & _T_335; // @[ifu_aln_ctl.scala 254:37] + wire _T_348 = _T_346 & _T_356; // @[ifu_aln_ctl.scala 254:50] + wire _T_349 = _T_348 & ifvalid; // @[ifu_aln_ctl.scala 254:62] + wire fetch_to_f1 = _T_344 | _T_349; // @[ifu_aln_ctl.scala 253:74] + wire _T_25 = fetch_to_f1 | _T_353; // @[ifu_aln_ctl.scala 134:33] reg [30:0] f1pc; // @[lib.scala 358:16] - wire _T_332 = _T_336 & _T_356; // @[ifu_aln_ctl.scala 239:50] - wire fetch_to_f0 = _T_332 & ifvalid; // @[ifu_aln_ctl.scala 239:62] - wire _T_27 = fetch_to_f0 | _T_337; // @[ifu_aln_ctl.scala 130:33] - wire _T_28 = _T_27 | _T_352; // @[ifu_aln_ctl.scala 130:47] - wire _T_29 = _T_28 | shift_2B; // @[ifu_aln_ctl.scala 130:61] + wire _T_332 = _T_336 & _T_356; // @[ifu_aln_ctl.scala 251:50] + wire fetch_to_f0 = _T_332 & ifvalid; // @[ifu_aln_ctl.scala 251:62] + wire _T_27 = fetch_to_f0 | _T_337; // @[ifu_aln_ctl.scala 135:33] + wire _T_28 = _T_27 | _T_352; // @[ifu_aln_ctl.scala 135:47] + wire _T_29 = _T_28 | shift_2B; // @[ifu_aln_ctl.scala 135:61] reg [30:0] f0pc; // @[lib.scala 358:16] - wire _T_35 = wrptr == 2'h2; // @[ifu_aln_ctl.scala 133:21] - wire _T_36 = _T_35 & ifvalid; // @[ifu_aln_ctl.scala 133:29] - wire _T_37 = wrptr == 2'h1; // @[ifu_aln_ctl.scala 133:46] - wire _T_38 = _T_37 & ifvalid; // @[ifu_aln_ctl.scala 133:54] - wire _T_39 = wrptr == 2'h0; // @[ifu_aln_ctl.scala 133:71] - wire _T_40 = _T_39 & ifvalid; // @[ifu_aln_ctl.scala 133:79] + wire _T_35 = wrptr == 2'h2; // @[ifu_aln_ctl.scala 139:21] + wire _T_36 = _T_35 & ifvalid; // @[ifu_aln_ctl.scala 139:29] + wire _T_37 = wrptr == 2'h1; // @[ifu_aln_ctl.scala 139:46] + wire _T_38 = _T_37 & ifvalid; // @[ifu_aln_ctl.scala 139:54] + wire _T_39 = wrptr == 2'h0; // @[ifu_aln_ctl.scala 139:71] + wire _T_40 = _T_39 & ifvalid; // @[ifu_aln_ctl.scala 139:79] wire [2:0] qwen = {_T_36,_T_38,_T_40}; // @[Cat.scala 29:58] reg [11:0] brdata2; // @[lib.scala 358:16] reg [11:0] brdata1; // @[lib.scala 358:16] @@ -43427,18 +43427,18 @@ module ifu_aln_ctl( reg [54:0] misc2; // @[lib.scala 358:16] reg [54:0] misc1; // @[lib.scala 358:16] reg [54:0] misc0; // @[lib.scala 358:16] - wire _T_44 = qren[0] & io_ifu_fb_consume1; // @[ifu_aln_ctl.scala 135:34] - wire _T_46 = _T_44 & _T_1; // @[ifu_aln_ctl.scala 135:55] - wire _T_49 = qren[1] & io_ifu_fb_consume1; // @[ifu_aln_ctl.scala 136:14] - wire _T_51 = _T_49 & _T_1; // @[ifu_aln_ctl.scala 136:35] - wire _T_59 = qren[0] & io_ifu_fb_consume2; // @[ifu_aln_ctl.scala 138:14] - wire _T_61 = _T_59 & _T_1; // @[ifu_aln_ctl.scala 138:35] - wire _T_69 = qren[2] & io_ifu_fb_consume2; // @[ifu_aln_ctl.scala 140:14] - wire _T_71 = _T_69 & _T_1; // @[ifu_aln_ctl.scala 140:35] - wire _T_73 = ~io_ifu_fb_consume1; // @[ifu_aln_ctl.scala 141:6] - wire _T_74 = ~io_ifu_fb_consume2; // @[ifu_aln_ctl.scala 141:28] - wire _T_75 = _T_73 & _T_74; // @[ifu_aln_ctl.scala 141:26] - wire _T_77 = _T_75 & _T_1; // @[ifu_aln_ctl.scala 141:48] + wire _T_44 = qren[0] & io_ifu_fb_consume1; // @[ifu_aln_ctl.scala 143:34] + wire _T_46 = _T_44 & _T_1; // @[ifu_aln_ctl.scala 143:55] + wire _T_49 = qren[1] & io_ifu_fb_consume1; // @[ifu_aln_ctl.scala 144:14] + wire _T_51 = _T_49 & _T_1; // @[ifu_aln_ctl.scala 144:35] + wire _T_59 = qren[0] & io_ifu_fb_consume2; // @[ifu_aln_ctl.scala 146:14] + wire _T_61 = _T_59 & _T_1; // @[ifu_aln_ctl.scala 146:35] + wire _T_69 = qren[2] & io_ifu_fb_consume2; // @[ifu_aln_ctl.scala 148:14] + wire _T_71 = _T_69 & _T_1; // @[ifu_aln_ctl.scala 148:35] + wire _T_73 = ~io_ifu_fb_consume1; // @[ifu_aln_ctl.scala 149:6] + wire _T_74 = ~io_ifu_fb_consume2; // @[ifu_aln_ctl.scala 149:28] + wire _T_75 = _T_73 & _T_74; // @[ifu_aln_ctl.scala 149:26] + wire _T_77 = _T_75 & _T_1; // @[ifu_aln_ctl.scala 149:48] wire [1:0] _T_80 = _T_51 ? 2'h2 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_82 = _T_61 ? 2'h2 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_85 = _T_77 ? rdptr : 2'h0; // @[Mux.scala 27:72] @@ -43447,43 +43447,43 @@ module ifu_aln_ctl( wire [1:0] _T_88 = _T_86 | _T_82; // @[Mux.scala 27:72] wire [1:0] _GEN_3 = {{1'd0}, _T_71}; // @[Mux.scala 27:72] wire [1:0] _T_90 = _T_88 | _GEN_3; // @[Mux.scala 27:72] - wire _T_95 = qwen[0] & _T_1; // @[ifu_aln_ctl.scala 143:34] - wire _T_99 = qwen[1] & _T_1; // @[ifu_aln_ctl.scala 144:14] - wire _T_105 = ~ifvalid; // @[ifu_aln_ctl.scala 146:6] - wire _T_107 = _T_105 & _T_1; // @[ifu_aln_ctl.scala 146:15] + wire _T_95 = qwen[0] & _T_1; // @[ifu_aln_ctl.scala 152:34] + wire _T_99 = qwen[1] & _T_1; // @[ifu_aln_ctl.scala 153:14] + wire _T_105 = ~ifvalid; // @[ifu_aln_ctl.scala 155:6] + wire _T_107 = _T_105 & _T_1; // @[ifu_aln_ctl.scala 155:15] wire [1:0] _T_110 = _T_99 ? 2'h2 : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_112 = _T_107 ? wrptr : 2'h0; // @[Mux.scala 27:72] wire [1:0] _GEN_4 = {{1'd0}, _T_95}; // @[Mux.scala 27:72] wire [1:0] _T_113 = _GEN_4 | _T_110; // @[Mux.scala 27:72] - wire _T_118 = ~qwen[2]; // @[ifu_aln_ctl.scala 148:26] - wire _T_120 = _T_118 & _T_188; // @[ifu_aln_ctl.scala 148:35] + wire _T_118 = ~qwen[2]; // @[ifu_aln_ctl.scala 157:26] + wire _T_120 = _T_118 & _T_188; // @[ifu_aln_ctl.scala 157:35] wire _T_795 = shift_2B & f0val[0]; // @[Mux.scala 27:72] wire _T_796 = shift_4B & _T_802; // @[Mux.scala 27:72] wire f0_shift_2B = _T_795 | _T_796; // @[Mux.scala 27:72] - wire _T_122 = q2off | f0_shift_2B; // @[ifu_aln_ctl.scala 148:74] - wire _T_126 = _T_118 & _T_187; // @[ifu_aln_ctl.scala 149:15] - wire _T_128 = q2off | f1_shift_2B; // @[ifu_aln_ctl.scala 149:54] - wire _T_132 = _T_118 & _T_186; // @[ifu_aln_ctl.scala 150:15] + wire _T_122 = q2off | f0_shift_2B; // @[ifu_aln_ctl.scala 157:74] + wire _T_126 = _T_118 & _T_187; // @[ifu_aln_ctl.scala 158:15] + wire _T_128 = q2off | f1_shift_2B; // @[ifu_aln_ctl.scala 158:54] + wire _T_132 = _T_118 & _T_186; // @[ifu_aln_ctl.scala 159:15] wire _T_134 = _T_120 & _T_122; // @[Mux.scala 27:72] wire _T_135 = _T_126 & _T_128; // @[Mux.scala 27:72] wire _T_136 = _T_132 & q2off; // @[Mux.scala 27:72] wire _T_137 = _T_134 | _T_135; // @[Mux.scala 27:72] - wire _T_141 = ~qwen[1]; // @[ifu_aln_ctl.scala 152:26] - wire _T_143 = _T_141 & _T_187; // @[ifu_aln_ctl.scala 152:35] - wire _T_145 = q1off | f0_shift_2B; // @[ifu_aln_ctl.scala 152:74] - wire _T_149 = _T_141 & _T_186; // @[ifu_aln_ctl.scala 153:15] - wire _T_151 = q1off | f1_shift_2B; // @[ifu_aln_ctl.scala 153:54] - wire _T_155 = _T_141 & _T_188; // @[ifu_aln_ctl.scala 154:15] + wire _T_141 = ~qwen[1]; // @[ifu_aln_ctl.scala 161:26] + wire _T_143 = _T_141 & _T_187; // @[ifu_aln_ctl.scala 161:35] + wire _T_145 = q1off | f0_shift_2B; // @[ifu_aln_ctl.scala 161:74] + wire _T_149 = _T_141 & _T_186; // @[ifu_aln_ctl.scala 162:15] + wire _T_151 = q1off | f1_shift_2B; // @[ifu_aln_ctl.scala 162:54] + wire _T_155 = _T_141 & _T_188; // @[ifu_aln_ctl.scala 163:15] wire _T_157 = _T_143 & _T_145; // @[Mux.scala 27:72] wire _T_158 = _T_149 & _T_151; // @[Mux.scala 27:72] wire _T_159 = _T_155 & q1off; // @[Mux.scala 27:72] wire _T_160 = _T_157 | _T_158; // @[Mux.scala 27:72] - wire _T_164 = ~qwen[0]; // @[ifu_aln_ctl.scala 156:26] - wire _T_166 = _T_164 & _T_186; // @[ifu_aln_ctl.scala 156:35] - wire _T_168 = q0off | f0_shift_2B; // @[ifu_aln_ctl.scala 156:76] - wire _T_172 = _T_164 & _T_188; // @[ifu_aln_ctl.scala 157:35] - wire _T_174 = q0off | f1_shift_2B; // @[ifu_aln_ctl.scala 157:76] - wire _T_178 = _T_164 & _T_187; // @[ifu_aln_ctl.scala 158:35] + wire _T_164 = ~qwen[0]; // @[ifu_aln_ctl.scala 165:26] + wire _T_166 = _T_164 & _T_186; // @[ifu_aln_ctl.scala 165:35] + wire _T_168 = q0off | f0_shift_2B; // @[ifu_aln_ctl.scala 165:76] + wire _T_172 = _T_164 & _T_188; // @[ifu_aln_ctl.scala 166:35] + wire _T_174 = q0off | f1_shift_2B; // @[ifu_aln_ctl.scala 166:76] + wire _T_178 = _T_164 & _T_187; // @[ifu_aln_ctl.scala 167:35] wire _T_180 = _T_166 & _T_168; // @[Mux.scala 27:72] wire _T_181 = _T_172 & _T_174; // @[Mux.scala 27:72] wire _T_182 = _T_178 & q0off; // @[Mux.scala 27:72] @@ -43498,20 +43498,20 @@ module ifu_aln_ctl( wire [109:0] _T_220 = qren[2] ? _T_217 : 110'h0; // @[Mux.scala 27:72] wire [109:0] _T_221 = _T_218 | _T_219; // @[Mux.scala 27:72] wire [109:0] misceff = _T_221 | _T_220; // @[Mux.scala 27:72] - wire [54:0] misc1eff = misceff[109:55]; // @[ifu_aln_ctl.scala 177:25] - wire [54:0] misc0eff = misceff[54:0]; // @[ifu_aln_ctl.scala 178:25] - wire f1dbecc = misc1eff[54]; // @[ifu_aln_ctl.scala 181:25] - wire f1icaf = misc1eff[53]; // @[ifu_aln_ctl.scala 182:21] - wire [1:0] f1ictype = misc1eff[52:51]; // @[ifu_aln_ctl.scala 183:26] - wire [30:0] f1prett = misc1eff[50:20]; // @[ifu_aln_ctl.scala 184:25] - wire [11:0] f1poffset = misc1eff[19:8]; // @[ifu_aln_ctl.scala 185:27] - wire [7:0] f1fghr = misc1eff[7:0]; // @[ifu_aln_ctl.scala 186:24] - wire f0dbecc = misc0eff[54]; // @[ifu_aln_ctl.scala 188:25] - wire f0icaf = misc0eff[53]; // @[ifu_aln_ctl.scala 189:21] - wire [1:0] f0ictype = misc0eff[52:51]; // @[ifu_aln_ctl.scala 190:26] - wire [30:0] f0prett = misc0eff[50:20]; // @[ifu_aln_ctl.scala 191:25] - wire [11:0] f0poffset = misc0eff[19:8]; // @[ifu_aln_ctl.scala 192:27] - wire [7:0] f0fghr = misc0eff[7:0]; // @[ifu_aln_ctl.scala 193:24] + wire [54:0] misc1eff = misceff[109:55]; // @[ifu_aln_ctl.scala 186:25] + wire [54:0] misc0eff = misceff[54:0]; // @[ifu_aln_ctl.scala 187:25] + wire f1dbecc = misc1eff[54]; // @[ifu_aln_ctl.scala 190:25] + wire f1icaf = misc1eff[53]; // @[ifu_aln_ctl.scala 191:21] + wire [1:0] f1ictype = misc1eff[52:51]; // @[ifu_aln_ctl.scala 192:26] + wire [30:0] f1prett = misc1eff[50:20]; // @[ifu_aln_ctl.scala 193:25] + wire [11:0] f1poffset = misc1eff[19:8]; // @[ifu_aln_ctl.scala 194:27] + wire [7:0] f1fghr = misc1eff[7:0]; // @[ifu_aln_ctl.scala 195:24] + wire f0dbecc = misc0eff[54]; // @[ifu_aln_ctl.scala 197:25] + wire f0icaf = misc0eff[53]; // @[ifu_aln_ctl.scala 198:21] + wire [1:0] f0ictype = misc0eff[52:51]; // @[ifu_aln_ctl.scala 199:26] + wire [30:0] f0prett = misc0eff[50:20]; // @[ifu_aln_ctl.scala 200:25] + wire [11:0] f0poffset = misc0eff[19:8]; // @[ifu_aln_ctl.scala 201:27] + wire [7:0] f0fghr = misc0eff[7:0]; // @[ifu_aln_ctl.scala 202:24] wire [5:0] _T_241 = {io_ifu_bp_hist1_f[0],io_ifu_bp_hist0_f[0],io_ifu_bp_pc4_f[0],io_ifu_bp_way_f[0],io_ifu_bp_valid_f[0],io_ifu_bp_ret_f[0]}; // @[Cat.scala 29:58] wire [5:0] _T_246 = {io_ifu_bp_hist1_f[1],io_ifu_bp_hist0_f[1],io_ifu_bp_pc4_f[1],io_ifu_bp_way_f[1],io_ifu_bp_valid_f[1],io_ifu_bp_ret_f[1]}; // @[Cat.scala 29:58] wire [23:0] _T_250 = {brdata1,brdata0}; // @[Cat.scala 29:58] @@ -43522,8 +43522,8 @@ module ifu_aln_ctl( wire [23:0] _T_259 = qren[2] ? _T_256 : 24'h0; // @[Mux.scala 27:72] wire [23:0] _T_260 = _T_257 | _T_258; // @[Mux.scala 27:72] wire [23:0] brdataeff = _T_260 | _T_259; // @[Mux.scala 27:72] - wire [11:0] brdata0eff = brdataeff[11:0]; // @[ifu_aln_ctl.scala 203:43] - wire [11:0] brdata1eff = brdataeff[23:12]; // @[ifu_aln_ctl.scala 203:61] + wire [11:0] brdata0eff = brdataeff[11:0]; // @[ifu_aln_ctl.scala 213:43] + wire [11:0] brdata1eff = brdataeff[23:12]; // @[ifu_aln_ctl.scala 213:61] wire [11:0] _T_267 = q0sel[0] ? brdata0eff : 12'h0; // @[Mux.scala 27:72] wire [5:0] _T_268 = q0sel[1] ? brdata0eff[11:6] : 6'h0; // @[Mux.scala 27:72] wire [11:0] _GEN_5 = {{6'd0}, _T_268}; // @[Mux.scala 27:72] @@ -43544,55 +43544,55 @@ module ifu_aln_ctl( wire [1:0] f1pc4 = {brdata1final[9],brdata1final[3]}; // @[Cat.scala 29:58] wire [1:0] f1hist0 = {brdata1final[10],brdata1final[4]}; // @[Cat.scala 29:58] wire [1:0] f1hist1 = {brdata1final[11],brdata1final[5]}; // @[Cat.scala 29:58] - wire consume_fb0 = _T_351 & f0val[0]; // @[ifu_aln_ctl.scala 227:32] - wire consume_fb1 = _T_335 & f1val[0]; // @[ifu_aln_ctl.scala 228:32] - wire _T_311 = ~consume_fb1; // @[ifu_aln_ctl.scala 230:39] - wire _T_312 = consume_fb0 & _T_311; // @[ifu_aln_ctl.scala 230:37] - wire _T_315 = consume_fb0 & consume_fb1; // @[ifu_aln_ctl.scala 231:37] - wire [30:0] f0pc_plus1 = f0pc + 31'h1; // @[ifu_aln_ctl.scala 247:25] - wire [30:0] f1pc_plus1 = f1pc + 31'h1; // @[ifu_aln_ctl.scala 249:25] + wire consume_fb0 = _T_351 & f0val[0]; // @[ifu_aln_ctl.scala 237:32] + wire consume_fb1 = _T_335 & f1val[0]; // @[ifu_aln_ctl.scala 238:32] + wire _T_311 = ~consume_fb1; // @[ifu_aln_ctl.scala 241:39] + wire _T_312 = consume_fb0 & _T_311; // @[ifu_aln_ctl.scala 241:37] + wire _T_315 = consume_fb0 & consume_fb1; // @[ifu_aln_ctl.scala 242:37] + wire [30:0] f0pc_plus1 = f0pc + 31'h1; // @[ifu_aln_ctl.scala 259:25] + wire [30:0] f1pc_plus1 = f1pc + 31'h1; // @[ifu_aln_ctl.scala 261:25] wire [30:0] _T_363 = f1_shift_2B ? 31'h7fffffff : 31'h0; // @[Bitwise.scala 72:12] - wire [30:0] _T_364 = _T_363 & f1pc_plus1; // @[ifu_aln_ctl.scala 251:38] + wire [30:0] _T_364 = _T_363 & f1pc_plus1; // @[ifu_aln_ctl.scala 263:38] wire [30:0] _T_367 = _T_416 ? 31'h7fffffff : 31'h0; // @[Bitwise.scala 72:12] - wire [30:0] _T_368 = _T_367 & f1pc; // @[ifu_aln_ctl.scala 251:78] - wire [30:0] sf1pc = _T_364 | _T_368; // @[ifu_aln_ctl.scala 251:52] - wire _T_371 = ~fetch_to_f1; // @[ifu_aln_ctl.scala 255:6] - wire _T_372 = ~_T_353; // @[ifu_aln_ctl.scala 255:21] - wire _T_373 = _T_371 & _T_372; // @[ifu_aln_ctl.scala 255:19] + wire [30:0] _T_368 = _T_367 & f1pc; // @[ifu_aln_ctl.scala 263:78] + wire [30:0] sf1pc = _T_364 | _T_368; // @[ifu_aln_ctl.scala 263:52] + wire _T_371 = ~fetch_to_f1; // @[ifu_aln_ctl.scala 267:6] + wire _T_372 = ~_T_353; // @[ifu_aln_ctl.scala 267:21] + wire _T_373 = _T_371 & _T_372; // @[ifu_aln_ctl.scala 267:19] wire [30:0] _T_375 = fetch_to_f1 ? io_ifu_fetch_pc : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_376 = _T_353 ? f2pc : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_377 = _T_373 ? sf1pc : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_378 = _T_375 | _T_376; // @[Mux.scala 27:72] - wire _T_384 = ~fetch_to_f0; // @[ifu_aln_ctl.scala 260:24] - wire _T_385 = ~_T_337; // @[ifu_aln_ctl.scala 260:39] - wire _T_386 = _T_384 & _T_385; // @[ifu_aln_ctl.scala 260:37] - wire _T_387 = ~_T_352; // @[ifu_aln_ctl.scala 260:54] - wire _T_388 = _T_386 & _T_387; // @[ifu_aln_ctl.scala 260:52] + wire _T_384 = ~fetch_to_f0; // @[ifu_aln_ctl.scala 272:24] + wire _T_385 = ~_T_337; // @[ifu_aln_ctl.scala 272:39] + wire _T_386 = _T_384 & _T_385; // @[ifu_aln_ctl.scala 272:37] + wire _T_387 = ~_T_352; // @[ifu_aln_ctl.scala 272:54] + wire _T_388 = _T_386 & _T_387; // @[ifu_aln_ctl.scala 272:52] wire [30:0] _T_390 = fetch_to_f0 ? io_ifu_fetch_pc : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_391 = _T_337 ? f2pc : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_392 = _T_352 ? sf1pc : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_393 = _T_388 ? f0pc_plus1 : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_394 = _T_390 | _T_391; // @[Mux.scala 27:72] wire [30:0] _T_395 = _T_394 | _T_392; // @[Mux.scala 27:72] - wire _T_399 = fetch_to_f2 & _T_1; // @[ifu_aln_ctl.scala 262:38] - wire _T_401 = ~fetch_to_f2; // @[ifu_aln_ctl.scala 263:25] - wire _T_403 = _T_401 & _T_372; // @[ifu_aln_ctl.scala 263:38] - wire _T_405 = _T_403 & _T_385; // @[ifu_aln_ctl.scala 263:53] - wire _T_407 = _T_405 & _T_1; // @[ifu_aln_ctl.scala 263:68] + wire _T_399 = fetch_to_f2 & _T_1; // @[ifu_aln_ctl.scala 274:38] + wire _T_401 = ~fetch_to_f2; // @[ifu_aln_ctl.scala 275:25] + wire _T_403 = _T_401 & _T_372; // @[ifu_aln_ctl.scala 275:38] + wire _T_405 = _T_403 & _T_385; // @[ifu_aln_ctl.scala 275:53] + wire _T_407 = _T_405 & _T_1; // @[ifu_aln_ctl.scala 275:68] wire [1:0] _T_409 = _T_399 ? io_ifu_fetch_val : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_410 = _T_407 ? f2val : 2'h0; // @[Mux.scala 27:72] - wire _T_422 = fetch_to_f1 & _T_1; // @[ifu_aln_ctl.scala 267:39] - wire _T_425 = _T_353 & _T_1; // @[ifu_aln_ctl.scala 268:54] - wire _T_431 = _T_373 & _T_387; // @[ifu_aln_ctl.scala 269:54] - wire _T_433 = _T_431 & _T_1; // @[ifu_aln_ctl.scala 269:69] + wire _T_422 = fetch_to_f1 & _T_1; // @[ifu_aln_ctl.scala 279:39] + wire _T_425 = _T_353 & _T_1; // @[ifu_aln_ctl.scala 280:54] + wire _T_431 = _T_373 & _T_387; // @[ifu_aln_ctl.scala 281:54] + wire _T_433 = _T_431 & _T_1; // @[ifu_aln_ctl.scala 281:69] wire [1:0] _T_435 = _T_422 ? io_ifu_fetch_val : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_436 = _T_425 ? f2val : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_437 = _T_433 ? sf1val : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_438 = _T_435 | _T_436; // @[Mux.scala 27:72] - wire _T_453 = fetch_to_f0 & _T_1; // @[ifu_aln_ctl.scala 274:38] - wire _T_456 = _T_337 & _T_1; // @[ifu_aln_ctl.scala 275:54] - wire _T_459 = _T_352 & _T_1; // @[ifu_aln_ctl.scala 276:69] - wire _T_467 = _T_388 & _T_1; // @[ifu_aln_ctl.scala 277:69] + wire _T_453 = fetch_to_f0 & _T_1; // @[ifu_aln_ctl.scala 286:38] + wire _T_456 = _T_337 & _T_1; // @[ifu_aln_ctl.scala 287:54] + wire _T_459 = _T_352 & _T_1; // @[ifu_aln_ctl.scala 288:69] + wire _T_467 = _T_388 & _T_1; // @[ifu_aln_ctl.scala 289:69] wire [1:0] _T_469 = _T_453 ? io_ifu_fetch_val : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_470 = _T_456 ? f2val : 2'h0; // @[Mux.scala 27:72] wire [1:0] _T_471 = _T_459 ? sf1val : 2'h0; // @[Mux.scala 27:72] @@ -43642,18 +43642,18 @@ module ifu_aln_ctl( wire [30:0] secondpc = _T_647 | _T_648; // @[Mux.scala 27:72] wire _T_657 = first4B & alignval[1]; // @[Mux.scala 27:72] wire _T_658 = first2B & alignval[0]; // @[Mux.scala 27:72] - wire _T_662 = |alignicaf; // @[ifu_aln_ctl.scala 326:74] + wire _T_662 = |alignicaf; // @[ifu_aln_ctl.scala 340:74] wire _T_665 = first4B & _T_662; // @[Mux.scala 27:72] wire _T_666 = first2B & alignicaf[0]; // @[Mux.scala 27:72] - wire _T_671 = first4B & _T_513; // @[ifu_aln_ctl.scala 328:54] - wire _T_673 = _T_671 & f0val[0]; // @[ifu_aln_ctl.scala 328:66] - wire _T_675 = ~alignicaf[0]; // @[ifu_aln_ctl.scala 328:79] - wire _T_676 = _T_673 & _T_675; // @[ifu_aln_ctl.scala 328:77] - wire _T_678 = ~aligndbecc[0]; // @[ifu_aln_ctl.scala 328:95] - wire _T_679 = _T_676 & _T_678; // @[ifu_aln_ctl.scala 328:93] - wire icaf_eff = alignicaf[1] | aligndbecc[1]; // @[ifu_aln_ctl.scala 330:31] - wire _T_684 = first4B & icaf_eff; // @[ifu_aln_ctl.scala 332:47] - wire _T_687 = |aligndbecc; // @[ifu_aln_ctl.scala 334:74] + wire _T_671 = first4B & _T_513; // @[ifu_aln_ctl.scala 342:54] + wire _T_673 = _T_671 & f0val[0]; // @[ifu_aln_ctl.scala 342:66] + wire _T_675 = ~alignicaf[0]; // @[ifu_aln_ctl.scala 342:79] + wire _T_676 = _T_673 & _T_675; // @[ifu_aln_ctl.scala 342:77] + wire _T_678 = ~aligndbecc[0]; // @[ifu_aln_ctl.scala 342:95] + wire _T_679 = _T_676 & _T_678; // @[ifu_aln_ctl.scala 342:93] + wire icaf_eff = alignicaf[1] | aligndbecc[1]; // @[ifu_aln_ctl.scala 344:31] + wire _T_684 = first4B & icaf_eff; // @[ifu_aln_ctl.scala 346:47] + wire _T_687 = |aligndbecc; // @[ifu_aln_ctl.scala 348:74] wire _T_690 = first4B & _T_687; // @[Mux.scala 27:72] wire _T_691 = first2B & aligndbecc[0]; // @[Mux.scala 27:72] wire [31:0] _T_696 = first4B ? aligndata : 32'h0; // @[Mux.scala 27:72] @@ -43666,28 +43666,28 @@ module ifu_aln_ctl( wire [4:0] firstbrtag_hash = _T_712 ^ f0pc[23:19]; // @[lib.scala 26:111] wire [4:0] _T_717 = secondpc[13:9] ^ secondpc[18:14]; // @[lib.scala 26:111] wire [4:0] secondbrtag_hash = _T_717 ^ secondpc[23:19]; // @[lib.scala 26:111] - wire _T_719 = first2B & alignbrend[0]; // @[ifu_aln_ctl.scala 350:45] - wire _T_721 = first4B & alignbrend[1]; // @[ifu_aln_ctl.scala 350:73] - wire _T_722 = _T_719 | _T_721; // @[ifu_aln_ctl.scala 350:62] - wire _T_726 = _T_657 & alignbrend[0]; // @[ifu_aln_ctl.scala 350:115] - wire _T_729 = first2B & alignret[0]; // @[ifu_aln_ctl.scala 352:49] - wire _T_731 = first4B & alignret[1]; // @[ifu_aln_ctl.scala 352:75] - wire _T_734 = first2B & alignpc4[0]; // @[ifu_aln_ctl.scala 354:29] - wire _T_736 = first4B & alignpc4[1]; // @[ifu_aln_ctl.scala 354:55] - wire i0_brp_pc4 = _T_734 | _T_736; // @[ifu_aln_ctl.scala 354:44] - wire _T_738 = first2B | alignbrend[0]; // @[ifu_aln_ctl.scala 356:53] - wire _T_744 = first2B & alignhist1[0]; // @[ifu_aln_ctl.scala 358:54] - wire _T_746 = first4B & alignhist1[1]; // @[ifu_aln_ctl.scala 358:82] - wire _T_747 = _T_744 | _T_746; // @[ifu_aln_ctl.scala 358:71] - wire _T_749 = first2B & alignhist0[0]; // @[ifu_aln_ctl.scala 359:14] - wire _T_751 = first4B & alignhist0[1]; // @[ifu_aln_ctl.scala 359:42] - wire _T_752 = _T_749 | _T_751; // @[ifu_aln_ctl.scala 359:31] - wire i0_ends_f1 = first4B & _T_515; // @[ifu_aln_ctl.scala 361:28] - wire _T_768 = io_dec_aln_aln_ib_i0_brp_valid & i0_brp_pc4; // @[ifu_aln_ctl.scala 370:77] - wire _T_769 = _T_768 & first2B; // @[ifu_aln_ctl.scala 370:91] - wire _T_770 = ~i0_brp_pc4; // @[ifu_aln_ctl.scala 370:139] - wire _T_771 = io_dec_aln_aln_ib_i0_brp_valid & _T_770; // @[ifu_aln_ctl.scala 370:137] - wire _T_772 = _T_771 & first4B; // @[ifu_aln_ctl.scala 370:151] + wire _T_719 = first2B & alignbrend[0]; // @[ifu_aln_ctl.scala 365:45] + wire _T_721 = first4B & alignbrend[1]; // @[ifu_aln_ctl.scala 365:73] + wire _T_722 = _T_719 | _T_721; // @[ifu_aln_ctl.scala 365:62] + wire _T_726 = _T_657 & alignbrend[0]; // @[ifu_aln_ctl.scala 365:115] + wire _T_729 = first2B & alignret[0]; // @[ifu_aln_ctl.scala 367:49] + wire _T_731 = first4B & alignret[1]; // @[ifu_aln_ctl.scala 367:75] + wire _T_734 = first2B & alignpc4[0]; // @[ifu_aln_ctl.scala 369:29] + wire _T_736 = first4B & alignpc4[1]; // @[ifu_aln_ctl.scala 369:55] + wire i0_brp_pc4 = _T_734 | _T_736; // @[ifu_aln_ctl.scala 369:44] + wire _T_738 = first2B | alignbrend[0]; // @[ifu_aln_ctl.scala 371:53] + wire _T_744 = first2B & alignhist1[0]; // @[ifu_aln_ctl.scala 373:54] + wire _T_746 = first4B & alignhist1[1]; // @[ifu_aln_ctl.scala 373:82] + wire _T_747 = _T_744 | _T_746; // @[ifu_aln_ctl.scala 373:71] + wire _T_749 = first2B & alignhist0[0]; // @[ifu_aln_ctl.scala 374:14] + wire _T_751 = first4B & alignhist0[1]; // @[ifu_aln_ctl.scala 374:42] + wire _T_752 = _T_749 | _T_751; // @[ifu_aln_ctl.scala 374:31] + wire i0_ends_f1 = first4B & _T_515; // @[ifu_aln_ctl.scala 376:28] + wire _T_768 = io_dec_aln_aln_ib_i0_brp_valid & i0_brp_pc4; // @[ifu_aln_ctl.scala 385:77] + wire _T_769 = _T_768 & first2B; // @[ifu_aln_ctl.scala 385:91] + wire _T_770 = ~i0_brp_pc4; // @[ifu_aln_ctl.scala 385:139] + wire _T_771 = io_dec_aln_aln_ib_i0_brp_valid & _T_770; // @[ifu_aln_ctl.scala 385:137] + wire _T_772 = _T_771 & first4B; // @[ifu_aln_ctl.scala 385:151] rvclkhdr rvclkhdr ( // @[lib.scala 352:23] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), @@ -43760,33 +43760,33 @@ module ifu_aln_ctl( .io_en(rvclkhdr_11_io_en), .io_scan_mode(rvclkhdr_11_io_scan_mode) ); - ifu_compress_ctl decompressed ( // @[ifu_aln_ctl.scala 338:28] + ifu_compress_ctl decompressed ( // @[ifu_aln_ctl.scala 352:28] .io_din(decompressed_io_din), .io_dout(decompressed_io_dout) ); - assign io_dec_aln_aln_dec_ifu_i0_cinst = aligndata[15:0]; // @[ifu_aln_ctl.scala 318:35] - assign io_dec_aln_aln_ib_ifu_i0_icaf = _T_665 | _T_666; // @[ifu_aln_ctl.scala 326:33] - assign io_dec_aln_aln_ib_ifu_i0_icaf_type = _T_679 ? f1ictype : f0ictype; // @[ifu_aln_ctl.scala 328:38] - assign io_dec_aln_aln_ib_ifu_i0_icaf_f1 = _T_684 & _T_515; // @[ifu_aln_ctl.scala 332:36] - assign io_dec_aln_aln_ib_ifu_i0_dbecc = _T_690 | _T_691; // @[ifu_aln_ctl.scala 334:34] - assign io_dec_aln_aln_ib_ifu_i0_bp_index = _T_738 ? firstpc_hash : secondpc_hash; // @[ifu_aln_ctl.scala 372:37] - assign io_dec_aln_aln_ib_ifu_i0_bp_fghr = i0_ends_f1 ? f1fghr : f0fghr; // @[ifu_aln_ctl.scala 374:36] - assign io_dec_aln_aln_ib_ifu_i0_bp_btag = _T_738 ? firstbrtag_hash : secondbrtag_hash; // @[ifu_aln_ctl.scala 376:36] - assign io_dec_aln_aln_ib_ifu_i0_valid = _T_657 | _T_658; // @[ifu_aln_ctl.scala 324:34] - assign io_dec_aln_aln_ib_ifu_i0_instr = _T_696 | _T_697; // @[ifu_aln_ctl.scala 340:34] - assign io_dec_aln_aln_ib_ifu_i0_pc = f0pc; // @[ifu_aln_ctl.scala 312:31] - assign io_dec_aln_aln_ib_ifu_i0_pc4 = aligndata[1:0] == 2'h3; // @[ifu_aln_ctl.scala 316:32] - assign io_dec_aln_aln_ib_i0_brp_valid = _T_722 | _T_726; // @[ifu_aln_ctl.scala 350:34] - assign io_dec_aln_aln_ib_i0_brp_bits_toffset = i0_ends_f1 ? f1poffset : f0poffset; // @[ifu_aln_ctl.scala 362:41] - assign io_dec_aln_aln_ib_i0_brp_bits_hist = {_T_747,_T_752}; // @[ifu_aln_ctl.scala 358:38] - assign io_dec_aln_aln_ib_i0_brp_bits_br_error = _T_769 | _T_772; // @[ifu_aln_ctl.scala 370:42] - assign io_dec_aln_aln_ib_i0_brp_bits_br_start_error = _T_657 & alignbrend[0]; // @[ifu_aln_ctl.scala 366:49] - assign io_dec_aln_aln_ib_i0_brp_bits_prett = i0_ends_f1 ? f1prett : f0prett; // @[ifu_aln_ctl.scala 364:39] - assign io_dec_aln_aln_ib_i0_brp_bits_way = _T_738 ? alignway[0] : alignway[1]; // @[ifu_aln_ctl.scala 356:37] - assign io_dec_aln_aln_ib_i0_brp_bits_ret = _T_729 | _T_731; // @[ifu_aln_ctl.scala 352:37] - assign io_dec_aln_ifu_pmu_instr_aligned = io_dec_aln_aln_dec_dec_i0_decode_d & _T_785; // @[ifu_aln_ctl.scala 382:36] - assign io_ifu_fb_consume1 = _T_312 & _T_1; // @[ifu_aln_ctl.scala 230:22] - assign io_ifu_fb_consume2 = _T_315 & _T_1; // @[ifu_aln_ctl.scala 231:22] + assign io_dec_aln_aln_dec_ifu_i0_cinst = aligndata[15:0]; // @[ifu_aln_ctl.scala 331:35] + assign io_dec_aln_aln_ib_ifu_i0_icaf = _T_665 | _T_666; // @[ifu_aln_ctl.scala 340:33] + assign io_dec_aln_aln_ib_ifu_i0_icaf_type = _T_679 ? f1ictype : f0ictype; // @[ifu_aln_ctl.scala 342:38] + assign io_dec_aln_aln_ib_ifu_i0_icaf_f1 = _T_684 & _T_515; // @[ifu_aln_ctl.scala 346:36] + assign io_dec_aln_aln_ib_ifu_i0_dbecc = _T_690 | _T_691; // @[ifu_aln_ctl.scala 348:34] + assign io_dec_aln_aln_ib_ifu_i0_bp_index = _T_738 ? firstpc_hash : secondpc_hash; // @[ifu_aln_ctl.scala 387:37] + assign io_dec_aln_aln_ib_ifu_i0_bp_fghr = i0_ends_f1 ? f1fghr : f0fghr; // @[ifu_aln_ctl.scala 389:36] + assign io_dec_aln_aln_ib_ifu_i0_bp_btag = _T_738 ? firstbrtag_hash : secondbrtag_hash; // @[ifu_aln_ctl.scala 391:36] + assign io_dec_aln_aln_ib_ifu_i0_valid = _T_657 | _T_658; // @[ifu_aln_ctl.scala 338:34] + assign io_dec_aln_aln_ib_ifu_i0_instr = _T_696 | _T_697; // @[ifu_aln_ctl.scala 354:34] + assign io_dec_aln_aln_ib_ifu_i0_pc = f0pc; // @[ifu_aln_ctl.scala 325:31] + assign io_dec_aln_aln_ib_ifu_i0_pc4 = aligndata[1:0] == 2'h3; // @[ifu_aln_ctl.scala 329:32] + assign io_dec_aln_aln_ib_i0_brp_valid = _T_722 | _T_726; // @[ifu_aln_ctl.scala 365:34] + assign io_dec_aln_aln_ib_i0_brp_bits_toffset = i0_ends_f1 ? f1poffset : f0poffset; // @[ifu_aln_ctl.scala 377:41] + assign io_dec_aln_aln_ib_i0_brp_bits_hist = {_T_747,_T_752}; // @[ifu_aln_ctl.scala 373:38] + assign io_dec_aln_aln_ib_i0_brp_bits_br_error = _T_769 | _T_772; // @[ifu_aln_ctl.scala 385:42] + assign io_dec_aln_aln_ib_i0_brp_bits_br_start_error = _T_657 & alignbrend[0]; // @[ifu_aln_ctl.scala 381:49] + assign io_dec_aln_aln_ib_i0_brp_bits_prett = i0_ends_f1 ? f1prett : f0prett; // @[ifu_aln_ctl.scala 379:39] + assign io_dec_aln_aln_ib_i0_brp_bits_way = _T_738 ? alignway[0] : alignway[1]; // @[ifu_aln_ctl.scala 371:37] + assign io_dec_aln_aln_ib_i0_brp_bits_ret = _T_729 | _T_731; // @[ifu_aln_ctl.scala 367:37] + assign io_dec_aln_ifu_pmu_instr_aligned = io_dec_aln_aln_dec_dec_i0_decode_d & _T_785; // @[ifu_aln_ctl.scala 397:36] + assign io_ifu_fb_consume1 = _T_312 & _T_1; // @[ifu_aln_ctl.scala 241:22] + assign io_ifu_fb_consume2 = _T_315 & _T_1; // @[ifu_aln_ctl.scala 242:22] assign rvclkhdr_io_clk = clock; // @[lib.scala 354:18] assign rvclkhdr_io_en = _T_354 | _T_358; // @[lib.scala 355:17] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[lib.scala 356:24] @@ -43823,7 +43823,7 @@ module ifu_aln_ctl( assign rvclkhdr_11_io_clk = clock; // @[lib.scala 354:18] assign rvclkhdr_11_io_en = qwen[0]; // @[lib.scala 355:17] assign rvclkhdr_11_io_scan_mode = io_scan_mode; // @[lib.scala 356:24] - assign decompressed_io_din = aligndata[15:0]; // @[ifu_aln_ctl.scala 378:23] + assign decompressed_io_din = aligndata[15:0]; // @[ifu_aln_ctl.scala 393:23] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE `endif @@ -44179,105 +44179,105 @@ module ifu_ifc_ctl( wire [30:0] _T_17 = io_exu_flush_final ? io_exu_flush_path_final : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_18 = sel_last_addr_bf ? io_ifc_fetch_addr_f : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_19 = sel_btb_addr_bf ? io_ifu_bp_btb_target_f : 31'h0; // @[Mux.scala 27:72] - wire [29:0] address_upper = io_ifc_fetch_addr_f[30:1] + 30'h1; // @[ifu_ifc_ctl.scala 77:48] - wire _T_29 = address_upper[4] ^ io_ifc_fetch_addr_f[5]; // @[ifu_ifc_ctl.scala 78:63] - wire _T_30 = ~_T_29; // @[ifu_ifc_ctl.scala 78:24] - wire fetch_addr_next_0 = _T_30 & io_ifc_fetch_addr_f[0]; // @[ifu_ifc_ctl.scala 78:109] + wire [29:0] address_upper = io_ifc_fetch_addr_f[30:1] + 30'h1; // @[ifu_ifc_ctl.scala 78:48] + wire _T_29 = address_upper[4] ^ io_ifc_fetch_addr_f[5]; // @[ifu_ifc_ctl.scala 79:63] + wire _T_30 = ~_T_29; // @[ifu_ifc_ctl.scala 79:24] + wire fetch_addr_next_0 = _T_30 & io_ifc_fetch_addr_f[0]; // @[ifu_ifc_ctl.scala 79:109] wire [30:0] fetch_addr_next = {address_upper,fetch_addr_next_0}; // @[Cat.scala 29:58] wire [30:0] _T_20 = sel_next_addr_bf ? fetch_addr_next : 31'h0; // @[Mux.scala 27:72] wire [30:0] _T_21 = _T_17 | _T_18; // @[Mux.scala 27:72] wire [30:0] _T_22 = _T_21 | _T_19; // @[Mux.scala 27:72] - reg [1:0] state; // @[ifu_ifc_ctl.scala 102:45] - wire idle = state == 2'h0; // @[ifu_ifc_ctl.scala 119:17] - wire _T_35 = io_ifu_fb_consume2 | io_ifu_fb_consume1; // @[ifu_ifc_ctl.scala 84:91] - wire _T_36 = ~_T_35; // @[ifu_ifc_ctl.scala 84:70] + reg [1:0] state; // @[ifu_ifc_ctl.scala 104:45] + wire idle = state == 2'h0; // @[ifu_ifc_ctl.scala 123:17] + wire _T_35 = io_ifu_fb_consume2 | io_ifu_fb_consume1; // @[ifu_ifc_ctl.scala 86:91] + wire _T_36 = ~_T_35; // @[ifu_ifc_ctl.scala 86:70] wire [3:0] _T_121 = io_exu_flush_final ? 4'h1 : 4'h0; // @[Mux.scala 27:72] - wire _T_81 = ~io_ifu_fb_consume2; // @[ifu_ifc_ctl.scala 106:38] - wire _T_82 = io_ifu_fb_consume1 & _T_81; // @[ifu_ifc_ctl.scala 106:36] - wire _T_48 = io_ifc_fetch_req_f & _T_4; // @[ifu_ifc_ctl.scala 89:32] - wire miss_f = _T_48 & _T_2; // @[ifu_ifc_ctl.scala 89:47] - wire _T_84 = _T_3 | miss_f; // @[ifu_ifc_ctl.scala 106:81] - wire _T_85 = _T_82 & _T_84; // @[ifu_ifc_ctl.scala 106:58] - wire _T_86 = io_ifu_fb_consume2 & io_ifc_fetch_req_f; // @[ifu_ifc_ctl.scala 107:25] - wire fb_right = _T_85 | _T_86; // @[ifu_ifc_ctl.scala 106:92] - wire _T_98 = _T_2 & fb_right; // @[ifu_ifc_ctl.scala 113:16] - reg [3:0] fb_write_f; // @[ifu_ifc_ctl.scala 124:50] + wire _T_81 = ~io_ifu_fb_consume2; // @[ifu_ifc_ctl.scala 109:38] + wire _T_82 = io_ifu_fb_consume1 & _T_81; // @[ifu_ifc_ctl.scala 109:36] + wire _T_48 = io_ifc_fetch_req_f & _T_4; // @[ifu_ifc_ctl.scala 91:32] + wire miss_f = _T_48 & _T_2; // @[ifu_ifc_ctl.scala 91:47] + wire _T_84 = _T_3 | miss_f; // @[ifu_ifc_ctl.scala 109:81] + wire _T_85 = _T_82 & _T_84; // @[ifu_ifc_ctl.scala 109:58] + wire _T_86 = io_ifu_fb_consume2 & io_ifc_fetch_req_f; // @[ifu_ifc_ctl.scala 110:25] + wire fb_right = _T_85 | _T_86; // @[ifu_ifc_ctl.scala 109:92] + wire _T_98 = _T_2 & fb_right; // @[ifu_ifc_ctl.scala 117:16] + reg [3:0] fb_write_f; // @[ifu_ifc_ctl.scala 128:50] wire [3:0] _T_101 = {1'h0,fb_write_f[3:1]}; // @[Cat.scala 29:58] wire [3:0] _T_122 = _T_98 ? _T_101 : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_126 = _T_121 | _T_122; // @[Mux.scala 27:72] - wire fb_right2 = io_ifu_fb_consume2 & _T_84; // @[ifu_ifc_ctl.scala 109:36] - wire _T_103 = _T_2 & fb_right2; // @[ifu_ifc_ctl.scala 114:16] + wire fb_right2 = io_ifu_fb_consume2 & _T_84; // @[ifu_ifc_ctl.scala 112:36] + wire _T_103 = _T_2 & fb_right2; // @[ifu_ifc_ctl.scala 118:16] wire [3:0] _T_106 = {2'h0,fb_write_f[3:2]}; // @[Cat.scala 29:58] wire [3:0] _T_123 = _T_103 ? _T_106 : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_127 = _T_126 | _T_123; // @[Mux.scala 27:72] - wire _T_91 = io_ifu_fb_consume1 | io_ifu_fb_consume2; // @[ifu_ifc_ctl.scala 110:56] - wire _T_92 = ~_T_91; // @[ifu_ifc_ctl.scala 110:35] - wire _T_93 = io_ifc_fetch_req_f & _T_92; // @[ifu_ifc_ctl.scala 110:33] - wire _T_94 = ~miss_f; // @[ifu_ifc_ctl.scala 110:80] - wire fb_left = _T_93 & _T_94; // @[ifu_ifc_ctl.scala 110:78] - wire _T_108 = _T_2 & fb_left; // @[ifu_ifc_ctl.scala 115:16] + wire _T_91 = io_ifu_fb_consume1 | io_ifu_fb_consume2; // @[ifu_ifc_ctl.scala 113:56] + wire _T_92 = ~_T_91; // @[ifu_ifc_ctl.scala 113:35] + wire _T_93 = io_ifc_fetch_req_f & _T_92; // @[ifu_ifc_ctl.scala 113:33] + wire _T_94 = ~miss_f; // @[ifu_ifc_ctl.scala 113:80] + wire fb_left = _T_93 & _T_94; // @[ifu_ifc_ctl.scala 113:78] + wire _T_108 = _T_2 & fb_left; // @[ifu_ifc_ctl.scala 119:16] wire [3:0] _T_111 = {fb_write_f[2:0],1'h0}; // @[Cat.scala 29:58] wire [3:0] _T_124 = _T_108 ? _T_111 : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_128 = _T_127 | _T_124; // @[Mux.scala 27:72] - wire _T_113 = ~fb_right; // @[ifu_ifc_ctl.scala 116:18] - wire _T_114 = _T_2 & _T_113; // @[ifu_ifc_ctl.scala 116:16] - wire _T_115 = ~fb_right2; // @[ifu_ifc_ctl.scala 116:30] - wire _T_116 = _T_114 & _T_115; // @[ifu_ifc_ctl.scala 116:28] - wire _T_117 = ~fb_left; // @[ifu_ifc_ctl.scala 116:43] - wire _T_118 = _T_116 & _T_117; // @[ifu_ifc_ctl.scala 116:41] + wire _T_113 = ~fb_right; // @[ifu_ifc_ctl.scala 120:18] + wire _T_114 = _T_2 & _T_113; // @[ifu_ifc_ctl.scala 120:16] + wire _T_115 = ~fb_right2; // @[ifu_ifc_ctl.scala 120:30] + wire _T_116 = _T_114 & _T_115; // @[ifu_ifc_ctl.scala 120:28] + wire _T_117 = ~fb_left; // @[ifu_ifc_ctl.scala 120:43] + wire _T_118 = _T_116 & _T_117; // @[ifu_ifc_ctl.scala 120:41] wire [3:0] _T_125 = _T_118 ? fb_write_f : 4'h0; // @[Mux.scala 27:72] wire [3:0] fb_write_ns = _T_128 | _T_125; // @[Mux.scala 27:72] - wire fb_full_f_ns = fb_write_ns[3]; // @[ifu_ifc_ctl.scala 122:30] - wire _T_37 = fb_full_f_ns & _T_36; // @[ifu_ifc_ctl.scala 84:68] - wire _T_38 = ~_T_37; // @[ifu_ifc_ctl.scala 84:53] - wire _T_39 = io_ifc_fetch_req_bf_raw & _T_38; // @[ifu_ifc_ctl.scala 84:51] - wire _T_40 = ~dma_stall; // @[ifu_ifc_ctl.scala 85:5] - wire _T_41 = _T_39 & _T_40; // @[ifu_ifc_ctl.scala 84:114] - wire _T_42 = ~io_ic_write_stall; // @[ifu_ifc_ctl.scala 85:18] - wire _T_43 = _T_41 & _T_42; // @[ifu_ifc_ctl.scala 85:16] - wire _T_44 = ~io_dec_ifc_dec_tlu_flush_noredir_wb; // @[ifu_ifc_ctl.scala 85:39] - wire _T_51 = io_ifu_ic_mb_empty | io_exu_flush_final; // @[ifu_ifc_ctl.scala 91:39] - wire _T_53 = _T_51 & _T_40; // @[ifu_ifc_ctl.scala 91:61] - wire _T_55 = _T_53 & _T_94; // @[ifu_ifc_ctl.scala 91:74] - wire _T_56 = ~miss_a; // @[ifu_ifc_ctl.scala 91:86] - wire mb_empty_mod = _T_55 & _T_56; // @[ifu_ifc_ctl.scala 91:84] - wire goto_idle = io_exu_flush_final & io_dec_ifc_dec_tlu_flush_noredir_wb; // @[ifu_ifc_ctl.scala 93:35] - wire _T_60 = io_exu_flush_final & _T_44; // @[ifu_ifc_ctl.scala 95:36] - wire leave_idle = _T_60 & idle; // @[ifu_ifc_ctl.scala 95:75] - wire _T_63 = ~state[1]; // @[ifu_ifc_ctl.scala 97:23] - wire _T_65 = _T_63 & state[0]; // @[ifu_ifc_ctl.scala 97:33] - wire _T_66 = _T_65 & miss_f; // @[ifu_ifc_ctl.scala 97:44] - wire _T_67 = ~goto_idle; // @[ifu_ifc_ctl.scala 97:55] - wire _T_68 = _T_66 & _T_67; // @[ifu_ifc_ctl.scala 97:53] - wire _T_70 = ~mb_empty_mod; // @[ifu_ifc_ctl.scala 98:17] - wire _T_71 = state[1] & _T_70; // @[ifu_ifc_ctl.scala 98:15] - wire _T_73 = _T_71 & _T_67; // @[ifu_ifc_ctl.scala 98:31] - wire next_state_1 = _T_68 | _T_73; // @[ifu_ifc_ctl.scala 97:67] - wire _T_75 = _T_67 & leave_idle; // @[ifu_ifc_ctl.scala 100:34] - wire _T_78 = state[0] & _T_67; // @[ifu_ifc_ctl.scala 100:60] - wire next_state_0 = _T_75 | _T_78; // @[ifu_ifc_ctl.scala 100:48] - wire wfm = state == 2'h3; // @[ifu_ifc_ctl.scala 120:16] - reg fb_full_f; // @[ifu_ifc_ctl.scala 123:52] - wire _T_136 = _T_35 | io_exu_flush_final; // @[ifu_ifc_ctl.scala 127:61] - wire _T_137 = ~_T_136; // @[ifu_ifc_ctl.scala 127:19] - wire _T_138 = fb_full_f & _T_137; // @[ifu_ifc_ctl.scala 127:17] - wire _T_139 = _T_138 | dma_stall; // @[ifu_ifc_ctl.scala 127:84] - wire _T_140 = io_ifc_fetch_req_bf_raw & _T_139; // @[ifu_ifc_ctl.scala 126:68] + wire fb_full_f_ns = fb_write_ns[3]; // @[ifu_ifc_ctl.scala 126:30] + wire _T_37 = fb_full_f_ns & _T_36; // @[ifu_ifc_ctl.scala 86:68] + wire _T_38 = ~_T_37; // @[ifu_ifc_ctl.scala 86:53] + wire _T_39 = io_ifc_fetch_req_bf_raw & _T_38; // @[ifu_ifc_ctl.scala 86:51] + wire _T_40 = ~dma_stall; // @[ifu_ifc_ctl.scala 87:5] + wire _T_41 = _T_39 & _T_40; // @[ifu_ifc_ctl.scala 86:114] + wire _T_42 = ~io_ic_write_stall; // @[ifu_ifc_ctl.scala 87:18] + wire _T_43 = _T_41 & _T_42; // @[ifu_ifc_ctl.scala 87:16] + wire _T_44 = ~io_dec_ifc_dec_tlu_flush_noredir_wb; // @[ifu_ifc_ctl.scala 87:39] + wire _T_51 = io_ifu_ic_mb_empty | io_exu_flush_final; // @[ifu_ifc_ctl.scala 93:39] + wire _T_53 = _T_51 & _T_40; // @[ifu_ifc_ctl.scala 93:61] + wire _T_55 = _T_53 & _T_94; // @[ifu_ifc_ctl.scala 93:74] + wire _T_56 = ~miss_a; // @[ifu_ifc_ctl.scala 93:86] + wire mb_empty_mod = _T_55 & _T_56; // @[ifu_ifc_ctl.scala 93:84] + wire goto_idle = io_exu_flush_final & io_dec_ifc_dec_tlu_flush_noredir_wb; // @[ifu_ifc_ctl.scala 95:35] + wire _T_60 = io_exu_flush_final & _T_44; // @[ifu_ifc_ctl.scala 97:36] + wire leave_idle = _T_60 & idle; // @[ifu_ifc_ctl.scala 97:75] + wire _T_63 = ~state[1]; // @[ifu_ifc_ctl.scala 99:23] + wire _T_65 = _T_63 & state[0]; // @[ifu_ifc_ctl.scala 99:33] + wire _T_66 = _T_65 & miss_f; // @[ifu_ifc_ctl.scala 99:44] + wire _T_67 = ~goto_idle; // @[ifu_ifc_ctl.scala 99:55] + wire _T_68 = _T_66 & _T_67; // @[ifu_ifc_ctl.scala 99:53] + wire _T_70 = ~mb_empty_mod; // @[ifu_ifc_ctl.scala 100:17] + wire _T_71 = state[1] & _T_70; // @[ifu_ifc_ctl.scala 100:15] + wire _T_73 = _T_71 & _T_67; // @[ifu_ifc_ctl.scala 100:31] + wire next_state_1 = _T_68 | _T_73; // @[ifu_ifc_ctl.scala 99:67] + wire _T_75 = _T_67 & leave_idle; // @[ifu_ifc_ctl.scala 102:34] + wire _T_78 = state[0] & _T_67; // @[ifu_ifc_ctl.scala 102:60] + wire next_state_0 = _T_75 | _T_78; // @[ifu_ifc_ctl.scala 102:48] + wire wfm = state == 2'h3; // @[ifu_ifc_ctl.scala 124:16] + reg fb_full_f; // @[ifu_ifc_ctl.scala 127:52] + wire _T_136 = _T_35 | io_exu_flush_final; // @[ifu_ifc_ctl.scala 131:61] + wire _T_137 = ~_T_136; // @[ifu_ifc_ctl.scala 131:19] + wire _T_138 = fb_full_f & _T_137; // @[ifu_ifc_ctl.scala 131:17] + wire _T_139 = _T_138 | dma_stall; // @[ifu_ifc_ctl.scala 131:84] + wire _T_140 = io_ifc_fetch_req_bf_raw & _T_139; // @[ifu_ifc_ctl.scala 130:68] wire [31:0] _T_142 = {io_ifc_fetch_addr_bf,1'h0}; // @[Cat.scala 29:58] wire iccm_acc_in_region_bf = _T_142[31:28] == 4'he; // @[lib.scala 68:47] wire iccm_acc_in_range_bf = _T_142[31:16] == 16'hee00; // @[lib.scala 71:29] - wire _T_145 = ~io_ifc_iccm_access_bf; // @[ifu_ifc_ctl.scala 133:30] - wire _T_148 = fb_full_f & _T_36; // @[ifu_ifc_ctl.scala 134:16] - wire _T_149 = _T_145 | _T_148; // @[ifu_ifc_ctl.scala 133:53] - wire _T_150 = ~io_ifc_fetch_req_bf; // @[ifu_ifc_ctl.scala 135:13] - wire _T_151 = wfm & _T_150; // @[ifu_ifc_ctl.scala 135:11] - wire _T_152 = _T_149 | _T_151; // @[ifu_ifc_ctl.scala 134:62] - wire _T_153 = _T_152 | idle; // @[ifu_ifc_ctl.scala 135:35] - wire _T_155 = _T_153 & _T_2; // @[ifu_ifc_ctl.scala 135:44] - wire _T_157 = ~iccm_acc_in_range_bf; // @[ifu_ifc_ctl.scala 137:33] + wire _T_145 = ~io_ifc_iccm_access_bf; // @[ifu_ifc_ctl.scala 138:30] + wire _T_148 = fb_full_f & _T_36; // @[ifu_ifc_ctl.scala 139:16] + wire _T_149 = _T_145 | _T_148; // @[ifu_ifc_ctl.scala 138:53] + wire _T_150 = ~io_ifc_fetch_req_bf; // @[ifu_ifc_ctl.scala 140:13] + wire _T_151 = wfm & _T_150; // @[ifu_ifc_ctl.scala 140:11] + wire _T_152 = _T_149 | _T_151; // @[ifu_ifc_ctl.scala 139:62] + wire _T_153 = _T_152 | idle; // @[ifu_ifc_ctl.scala 140:35] + wire _T_155 = _T_153 & _T_2; // @[ifu_ifc_ctl.scala 140:44] + wire _T_157 = ~iccm_acc_in_range_bf; // @[ifu_ifc_ctl.scala 142:33] wire [4:0] _T_160 = {io_ifc_fetch_addr_bf[30:27],1'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_161 = io_dec_ifc_dec_tlu_mrac_ff >> _T_160; // @[ifu_ifc_ctl.scala 138:61] - reg _T_164; // @[ifu_ifc_ctl.scala 140:57] + wire [31:0] _T_161 = io_dec_ifc_dec_tlu_mrac_ff >> _T_160; // @[ifu_ifc_ctl.scala 143:61] + reg _T_164; // @[ifu_ifc_ctl.scala 145:57] reg [30:0] _T_166; // @[lib.scala 358:16] rvclkhdr rvclkhdr ( // @[lib.scala 352:23] .io_l1clk(rvclkhdr_io_l1clk), @@ -44285,16 +44285,16 @@ module ifu_ifc_ctl( .io_en(rvclkhdr_io_en), .io_scan_mode(rvclkhdr_io_scan_mode) ); - assign io_dec_ifc_ifu_pmu_fetch_stall = wfm | _T_140; // @[ifu_ifc_ctl.scala 126:34] - assign io_ifc_fetch_addr_f = _T_166; // @[ifu_ifc_ctl.scala 142:23] - assign io_ifc_fetch_addr_bf = _T_22 | _T_20; // @[ifu_ifc_ctl.scala 72:24] - assign io_ifc_fetch_req_f = _T_164; // @[ifu_ifc_ctl.scala 140:22] - assign io_ifc_fetch_uncacheable_bf = ~_T_161[0]; // @[ifu_ifc_ctl.scala 138:31] - assign io_ifc_fetch_req_bf = _T_43 & _T_44; // @[ifu_ifc_ctl.scala 84:23] - assign io_ifc_fetch_req_bf_raw = ~idle; // @[ifu_ifc_ctl.scala 82:27] - assign io_ifc_iccm_access_bf = _T_142[31:16] == 16'hee00; // @[ifu_ifc_ctl.scala 132:25] - assign io_ifc_region_acc_fault_bf = _T_157 & iccm_acc_in_region_bf; // @[ifu_ifc_ctl.scala 137:30] - assign io_ifc_dma_access_ok = _T_155 | dma_iccm_stall_any_f; // @[ifu_ifc_ctl.scala 133:24] + assign io_dec_ifc_ifu_pmu_fetch_stall = wfm | _T_140; // @[ifu_ifc_ctl.scala 130:34] + assign io_ifc_fetch_addr_f = _T_166; // @[ifu_ifc_ctl.scala 147:23] + assign io_ifc_fetch_addr_bf = _T_22 | _T_20; // @[ifu_ifc_ctl.scala 73:24] + assign io_ifc_fetch_req_f = _T_164; // @[ifu_ifc_ctl.scala 145:22] + assign io_ifc_fetch_uncacheable_bf = ~_T_161[0]; // @[ifu_ifc_ctl.scala 143:31] + assign io_ifc_fetch_req_bf = _T_43 & _T_44; // @[ifu_ifc_ctl.scala 86:23] + assign io_ifc_fetch_req_bf_raw = ~idle; // @[ifu_ifc_ctl.scala 84:27] + assign io_ifc_iccm_access_bf = _T_142[31:16] == 16'hee00; // @[ifu_ifc_ctl.scala 137:25] + assign io_ifc_region_acc_fault_bf = _T_157 & iccm_acc_in_region_bf; // @[ifu_ifc_ctl.scala 142:30] + assign io_ifc_dma_access_ok = _T_155 | dma_iccm_stall_any_f; // @[ifu_ifc_ctl.scala 138:24] assign rvclkhdr_io_clk = clock; // @[lib.scala 354:18] assign rvclkhdr_io_en = io_exu_flush_final | io_ifc_fetch_req_f; // @[lib.scala 355:17] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[lib.scala 356:24] @@ -51360,246 +51360,245 @@ module csr_tlu( reg [31:0] dicad0h; // @[lib.scala 358:16] wire _T_751 = io_dec_csr_wraddr_r == 12'h7ca; // @[dec_tlu_ctl.scala 2128:100] wire _T_752 = _T_663 & _T_751; // @[dec_tlu_ctl.scala 2128:71] - wire _T_756 = _T_752 | io_ifu_ic_debug_rd_data_valid; // @[dec_tlu_ctl.scala 2132:78] - reg [31:0] _T_758; // @[Reg.scala 27:20] - wire [31:0] dicad1 = {25'h0,_T_758[6:0]}; // @[Cat.scala 29:58] - wire [38:0] _T_763 = {dicad1[6:0],dicad0h}; // @[Cat.scala 29:58] - wire _T_765 = io_allow_dbg_halt_csr_write & io_dec_csr_any_unq_d; // @[dec_tlu_ctl.scala 2160:52] - wire _T_766 = _T_765 & io_dec_i0_decode_d; // @[dec_tlu_ctl.scala 2160:75] - wire _T_767 = ~io_dec_csr_wen_unq_d; // @[dec_tlu_ctl.scala 2160:98] - wire _T_768 = _T_766 & _T_767; // @[dec_tlu_ctl.scala 2160:96] - wire _T_770 = io_dec_csr_rdaddr_d == 12'h7cb; // @[dec_tlu_ctl.scala 2160:149] - wire _T_773 = io_dec_csr_wraddr_r == 12'h7cb; // @[dec_tlu_ctl.scala 2161:104] + wire _T_757 = _T_752 | io_ifu_ic_debug_rd_data_valid; // @[dec_tlu_ctl.scala 2132:78] + reg [6:0] _T_759; // @[Reg.scala 27:20] + wire [31:0] dicad1 = {25'h0,_T_759}; // @[Cat.scala 29:58] + wire [38:0] _T_764 = {dicad1[6:0],dicad0h}; // @[Cat.scala 29:58] + wire _T_766 = io_allow_dbg_halt_csr_write & io_dec_csr_any_unq_d; // @[dec_tlu_ctl.scala 2160:52] + wire _T_767 = _T_766 & io_dec_i0_decode_d; // @[dec_tlu_ctl.scala 2160:75] + wire _T_768 = ~io_dec_csr_wen_unq_d; // @[dec_tlu_ctl.scala 2160:98] + wire _T_769 = _T_767 & _T_768; // @[dec_tlu_ctl.scala 2160:96] + wire _T_771 = io_dec_csr_rdaddr_d == 12'h7cb; // @[dec_tlu_ctl.scala 2160:149] + wire _T_774 = io_dec_csr_wraddr_r == 12'h7cb; // @[dec_tlu_ctl.scala 2161:104] reg icache_rd_valid_f; // @[dec_tlu_ctl.scala 2163:58] reg icache_wr_valid_f; // @[dec_tlu_ctl.scala 2164:58] - wire _T_775 = io_dec_csr_wraddr_r == 12'h7a0; // @[dec_tlu_ctl.scala 2175:69] - wire wr_mtsel_r = io_dec_csr_wen_r_mod & _T_775; // @[dec_tlu_ctl.scala 2175:40] + wire _T_776 = io_dec_csr_wraddr_r == 12'h7a0; // @[dec_tlu_ctl.scala 2175:69] + wire wr_mtsel_r = io_dec_csr_wen_r_mod & _T_776; // @[dec_tlu_ctl.scala 2175:40] reg [1:0] mtsel; // @[dec_tlu_ctl.scala 2178:43] wire tdata_load = io_dec_csr_wrdata_r[0] & _T_408; // @[dec_tlu_ctl.scala 2213:42] wire tdata_opcode = io_dec_csr_wrdata_r[2] & _T_408; // @[dec_tlu_ctl.scala 2215:44] - wire _T_786 = io_dec_csr_wrdata_r[27] & io_dbg_tlu_halted_f; // @[dec_tlu_ctl.scala 2217:46] - wire tdata_action = _T_786 & io_dec_csr_wrdata_r[12]; // @[dec_tlu_ctl.scala 2217:69] - wire [9:0] tdata_wrdata_r = {_T_786,io_dec_csr_wrdata_r[20:19],tdata_action,io_dec_csr_wrdata_r[11],io_dec_csr_wrdata_r[7:6],tdata_opcode,io_dec_csr_wrdata_r[1],tdata_load}; // @[Cat.scala 29:58] - wire _T_801 = io_dec_csr_wraddr_r == 12'h7a1; // @[dec_tlu_ctl.scala 2223:99] - wire _T_802 = io_dec_csr_wen_r_mod & _T_801; // @[dec_tlu_ctl.scala 2223:70] - wire _T_803 = mtsel == 2'h0; // @[dec_tlu_ctl.scala 2223:121] - wire _T_804 = _T_802 & _T_803; // @[dec_tlu_ctl.scala 2223:112] - wire _T_806 = ~io_mtdata1_t_0[9]; // @[dec_tlu_ctl.scala 2223:138] - wire _T_807 = _T_806 | io_dbg_tlu_halted_f; // @[dec_tlu_ctl.scala 2223:170] - wire wr_mtdata1_t_r_0 = _T_804 & _T_807; // @[dec_tlu_ctl.scala 2223:135] - wire _T_812 = mtsel == 2'h1; // @[dec_tlu_ctl.scala 2223:121] - wire _T_813 = _T_802 & _T_812; // @[dec_tlu_ctl.scala 2223:112] - wire _T_815 = ~io_mtdata1_t_1[9]; // @[dec_tlu_ctl.scala 2223:138] - wire _T_816 = _T_815 | io_dbg_tlu_halted_f; // @[dec_tlu_ctl.scala 2223:170] - wire wr_mtdata1_t_r_1 = _T_813 & _T_816; // @[dec_tlu_ctl.scala 2223:135] - wire _T_821 = mtsel == 2'h2; // @[dec_tlu_ctl.scala 2223:121] - wire _T_822 = _T_802 & _T_821; // @[dec_tlu_ctl.scala 2223:112] - wire _T_824 = ~io_mtdata1_t_2[9]; // @[dec_tlu_ctl.scala 2223:138] - wire _T_825 = _T_824 | io_dbg_tlu_halted_f; // @[dec_tlu_ctl.scala 2223:170] - wire wr_mtdata1_t_r_2 = _T_822 & _T_825; // @[dec_tlu_ctl.scala 2223:135] - wire _T_830 = mtsel == 2'h3; // @[dec_tlu_ctl.scala 2223:121] - wire _T_831 = _T_802 & _T_830; // @[dec_tlu_ctl.scala 2223:112] - wire _T_833 = ~io_mtdata1_t_3[9]; // @[dec_tlu_ctl.scala 2223:138] - wire _T_834 = _T_833 | io_dbg_tlu_halted_f; // @[dec_tlu_ctl.scala 2223:170] - wire wr_mtdata1_t_r_3 = _T_831 & _T_834; // @[dec_tlu_ctl.scala 2223:135] - wire _T_840 = io_update_hit_bit_r[0] | io_mtdata1_t_0[8]; // @[dec_tlu_ctl.scala 2224:139] - wire [9:0] _T_843 = {io_mtdata1_t_0[9],_T_840,io_mtdata1_t_0[7:0]}; // @[Cat.scala 29:58] - wire _T_849 = io_update_hit_bit_r[1] | io_mtdata1_t_1[8]; // @[dec_tlu_ctl.scala 2224:139] - wire [9:0] _T_852 = {io_mtdata1_t_1[9],_T_849,io_mtdata1_t_1[7:0]}; // @[Cat.scala 29:58] - wire _T_858 = io_update_hit_bit_r[2] | io_mtdata1_t_2[8]; // @[dec_tlu_ctl.scala 2224:139] - wire [9:0] _T_861 = {io_mtdata1_t_2[9],_T_858,io_mtdata1_t_2[7:0]}; // @[Cat.scala 29:58] - wire _T_867 = io_update_hit_bit_r[3] | io_mtdata1_t_3[8]; // @[dec_tlu_ctl.scala 2224:139] - wire [9:0] _T_870 = {io_mtdata1_t_3[9],_T_867,io_mtdata1_t_3[7:0]}; // @[Cat.scala 29:58] - reg [9:0] _T_872; // @[dec_tlu_ctl.scala 2226:74] + wire _T_787 = io_dec_csr_wrdata_r[27] & io_dbg_tlu_halted_f; // @[dec_tlu_ctl.scala 2217:46] + wire tdata_action = _T_787 & io_dec_csr_wrdata_r[12]; // @[dec_tlu_ctl.scala 2217:69] + wire [9:0] tdata_wrdata_r = {_T_787,io_dec_csr_wrdata_r[20:19],tdata_action,io_dec_csr_wrdata_r[11],io_dec_csr_wrdata_r[7:6],tdata_opcode,io_dec_csr_wrdata_r[1],tdata_load}; // @[Cat.scala 29:58] + wire _T_802 = io_dec_csr_wraddr_r == 12'h7a1; // @[dec_tlu_ctl.scala 2223:99] + wire _T_803 = io_dec_csr_wen_r_mod & _T_802; // @[dec_tlu_ctl.scala 2223:70] + wire _T_804 = mtsel == 2'h0; // @[dec_tlu_ctl.scala 2223:121] + wire _T_805 = _T_803 & _T_804; // @[dec_tlu_ctl.scala 2223:112] + wire _T_807 = ~io_mtdata1_t_0[9]; // @[dec_tlu_ctl.scala 2223:138] + wire _T_808 = _T_807 | io_dbg_tlu_halted_f; // @[dec_tlu_ctl.scala 2223:170] + wire wr_mtdata1_t_r_0 = _T_805 & _T_808; // @[dec_tlu_ctl.scala 2223:135] + wire _T_813 = mtsel == 2'h1; // @[dec_tlu_ctl.scala 2223:121] + wire _T_814 = _T_803 & _T_813; // @[dec_tlu_ctl.scala 2223:112] + wire _T_816 = ~io_mtdata1_t_1[9]; // @[dec_tlu_ctl.scala 2223:138] + wire _T_817 = _T_816 | io_dbg_tlu_halted_f; // @[dec_tlu_ctl.scala 2223:170] + wire wr_mtdata1_t_r_1 = _T_814 & _T_817; // @[dec_tlu_ctl.scala 2223:135] + wire _T_822 = mtsel == 2'h2; // @[dec_tlu_ctl.scala 2223:121] + wire _T_823 = _T_803 & _T_822; // @[dec_tlu_ctl.scala 2223:112] + wire _T_825 = ~io_mtdata1_t_2[9]; // @[dec_tlu_ctl.scala 2223:138] + wire _T_826 = _T_825 | io_dbg_tlu_halted_f; // @[dec_tlu_ctl.scala 2223:170] + wire wr_mtdata1_t_r_2 = _T_823 & _T_826; // @[dec_tlu_ctl.scala 2223:135] + wire _T_831 = mtsel == 2'h3; // @[dec_tlu_ctl.scala 2223:121] + wire _T_832 = _T_803 & _T_831; // @[dec_tlu_ctl.scala 2223:112] + wire _T_834 = ~io_mtdata1_t_3[9]; // @[dec_tlu_ctl.scala 2223:138] + wire _T_835 = _T_834 | io_dbg_tlu_halted_f; // @[dec_tlu_ctl.scala 2223:170] + wire wr_mtdata1_t_r_3 = _T_832 & _T_835; // @[dec_tlu_ctl.scala 2223:135] + wire _T_841 = io_update_hit_bit_r[0] | io_mtdata1_t_0[8]; // @[dec_tlu_ctl.scala 2224:139] + wire [9:0] _T_844 = {io_mtdata1_t_0[9],_T_841,io_mtdata1_t_0[7:0]}; // @[Cat.scala 29:58] + wire _T_850 = io_update_hit_bit_r[1] | io_mtdata1_t_1[8]; // @[dec_tlu_ctl.scala 2224:139] + wire [9:0] _T_853 = {io_mtdata1_t_1[9],_T_850,io_mtdata1_t_1[7:0]}; // @[Cat.scala 29:58] + wire _T_859 = io_update_hit_bit_r[2] | io_mtdata1_t_2[8]; // @[dec_tlu_ctl.scala 2224:139] + wire [9:0] _T_862 = {io_mtdata1_t_2[9],_T_859,io_mtdata1_t_2[7:0]}; // @[Cat.scala 29:58] + wire _T_868 = io_update_hit_bit_r[3] | io_mtdata1_t_3[8]; // @[dec_tlu_ctl.scala 2224:139] + wire [9:0] _T_871 = {io_mtdata1_t_3[9],_T_868,io_mtdata1_t_3[7:0]}; // @[Cat.scala 29:58] reg [9:0] _T_873; // @[dec_tlu_ctl.scala 2226:74] reg [9:0] _T_874; // @[dec_tlu_ctl.scala 2226:74] reg [9:0] _T_875; // @[dec_tlu_ctl.scala 2226:74] - wire [31:0] _T_890 = {4'h2,io_mtdata1_t_0[9],6'h1f,io_mtdata1_t_0[8:7],6'h0,io_mtdata1_t_0[6:5],3'h0,io_mtdata1_t_0[4:3],3'h0,io_mtdata1_t_0[2:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_905 = {4'h2,io_mtdata1_t_1[9],6'h1f,io_mtdata1_t_1[8:7],6'h0,io_mtdata1_t_1[6:5],3'h0,io_mtdata1_t_1[4:3],3'h0,io_mtdata1_t_1[2:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_920 = {4'h2,io_mtdata1_t_2[9],6'h1f,io_mtdata1_t_2[8:7],6'h0,io_mtdata1_t_2[6:5],3'h0,io_mtdata1_t_2[4:3],3'h0,io_mtdata1_t_2[2:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_935 = {4'h2,io_mtdata1_t_3[9],6'h1f,io_mtdata1_t_3[8:7],6'h0,io_mtdata1_t_3[6:5],3'h0,io_mtdata1_t_3[4:3],3'h0,io_mtdata1_t_3[2:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_936 = _T_803 ? _T_890 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_937 = _T_812 ? _T_905 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_938 = _T_821 ? _T_920 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_939 = _T_830 ? _T_935 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_940 = _T_936 | _T_937; // @[Mux.scala 27:72] - wire [31:0] _T_941 = _T_940 | _T_938; // @[Mux.scala 27:72] - wire [31:0] mtdata1_tsel_out = _T_941 | _T_939; // @[Mux.scala 27:72] - wire _T_968 = io_dec_csr_wraddr_r == 12'h7a2; // @[dec_tlu_ctl.scala 2243:98] - wire _T_969 = io_dec_csr_wen_r_mod & _T_968; // @[dec_tlu_ctl.scala 2243:69] - wire _T_971 = _T_969 & _T_803; // @[dec_tlu_ctl.scala 2243:111] - wire _T_980 = _T_969 & _T_812; // @[dec_tlu_ctl.scala 2243:111] - wire _T_989 = _T_969 & _T_821; // @[dec_tlu_ctl.scala 2243:111] - wire _T_998 = _T_969 & _T_830; // @[dec_tlu_ctl.scala 2243:111] + reg [9:0] _T_876; // @[dec_tlu_ctl.scala 2226:74] + wire [31:0] _T_891 = {4'h2,io_mtdata1_t_0[9],6'h1f,io_mtdata1_t_0[8:7],6'h0,io_mtdata1_t_0[6:5],3'h0,io_mtdata1_t_0[4:3],3'h0,io_mtdata1_t_0[2:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_906 = {4'h2,io_mtdata1_t_1[9],6'h1f,io_mtdata1_t_1[8:7],6'h0,io_mtdata1_t_1[6:5],3'h0,io_mtdata1_t_1[4:3],3'h0,io_mtdata1_t_1[2:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_921 = {4'h2,io_mtdata1_t_2[9],6'h1f,io_mtdata1_t_2[8:7],6'h0,io_mtdata1_t_2[6:5],3'h0,io_mtdata1_t_2[4:3],3'h0,io_mtdata1_t_2[2:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_936 = {4'h2,io_mtdata1_t_3[9],6'h1f,io_mtdata1_t_3[8:7],6'h0,io_mtdata1_t_3[6:5],3'h0,io_mtdata1_t_3[4:3],3'h0,io_mtdata1_t_3[2:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_937 = _T_804 ? _T_891 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_938 = _T_813 ? _T_906 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_939 = _T_822 ? _T_921 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_940 = _T_831 ? _T_936 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_941 = _T_937 | _T_938; // @[Mux.scala 27:72] + wire [31:0] _T_942 = _T_941 | _T_939; // @[Mux.scala 27:72] + wire [31:0] mtdata1_tsel_out = _T_942 | _T_940; // @[Mux.scala 27:72] + wire _T_969 = io_dec_csr_wraddr_r == 12'h7a2; // @[dec_tlu_ctl.scala 2243:98] + wire _T_970 = io_dec_csr_wen_r_mod & _T_969; // @[dec_tlu_ctl.scala 2243:69] + wire _T_972 = _T_970 & _T_804; // @[dec_tlu_ctl.scala 2243:111] + wire _T_981 = _T_970 & _T_813; // @[dec_tlu_ctl.scala 2243:111] + wire _T_990 = _T_970 & _T_822; // @[dec_tlu_ctl.scala 2243:111] + wire _T_999 = _T_970 & _T_831; // @[dec_tlu_ctl.scala 2243:111] reg [31:0] mtdata2_t_0; // @[lib.scala 358:16] reg [31:0] mtdata2_t_1; // @[lib.scala 358:16] reg [31:0] mtdata2_t_2; // @[lib.scala 358:16] reg [31:0] mtdata2_t_3; // @[lib.scala 358:16] - wire [31:0] _T_1015 = _T_803 ? mtdata2_t_0 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1016 = _T_812 ? mtdata2_t_1 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1017 = _T_821 ? mtdata2_t_2 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1018 = _T_830 ? mtdata2_t_3 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_1019 = _T_1015 | _T_1016; // @[Mux.scala 27:72] - wire [31:0] _T_1020 = _T_1019 | _T_1017; // @[Mux.scala 27:72] - wire [31:0] mtdata2_tsel_out = _T_1020 | _T_1018; // @[Mux.scala 27:72] - wire [3:0] _T_1023 = io_tlu_i0_commit_cmt ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] pmu_i0_itype_qual = io_dec_tlu_packet_r_pmu_i0_itype & _T_1023; // @[dec_tlu_ctl.scala 2268:59] - wire _T_1025 = ~mcountinhibit[3]; // @[dec_tlu_ctl.scala 2274:24] + wire [31:0] _T_1016 = _T_804 ? mtdata2_t_0 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1017 = _T_813 ? mtdata2_t_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1018 = _T_822 ? mtdata2_t_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1019 = _T_831 ? mtdata2_t_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1020 = _T_1016 | _T_1017; // @[Mux.scala 27:72] + wire [31:0] _T_1021 = _T_1020 | _T_1018; // @[Mux.scala 27:72] + wire [31:0] mtdata2_tsel_out = _T_1021 | _T_1019; // @[Mux.scala 27:72] + wire [3:0] _T_1024 = io_tlu_i0_commit_cmt ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] + wire [3:0] pmu_i0_itype_qual = io_dec_tlu_packet_r_pmu_i0_itype & _T_1024; // @[dec_tlu_ctl.scala 2268:59] + wire _T_1026 = ~mcountinhibit[3]; // @[dec_tlu_ctl.scala 2274:24] reg [9:0] mhpme3; // @[Reg.scala 27:20] - wire _T_1026 = mhpme3 == 10'h1; // @[dec_tlu_ctl.scala 2275:34] - wire _T_1028 = mhpme3 == 10'h2; // @[dec_tlu_ctl.scala 2276:34] - wire _T_1030 = mhpme3 == 10'h3; // @[dec_tlu_ctl.scala 2277:34] - wire _T_1032 = mhpme3 == 10'h4; // @[dec_tlu_ctl.scala 2278:34] - wire _T_1034 = ~io_illegal_r; // @[dec_tlu_ctl.scala 2278:96] - wire _T_1035 = io_tlu_i0_commit_cmt & _T_1034; // @[dec_tlu_ctl.scala 2278:94] - wire _T_1036 = mhpme3 == 10'h5; // @[dec_tlu_ctl.scala 2279:34] - wire _T_1038 = ~io_exu_pmu_i0_pc4; // @[dec_tlu_ctl.scala 2279:96] - wire _T_1039 = io_tlu_i0_commit_cmt & _T_1038; // @[dec_tlu_ctl.scala 2279:94] - wire _T_1041 = _T_1039 & _T_1034; // @[dec_tlu_ctl.scala 2279:115] - wire _T_1042 = mhpme3 == 10'h6; // @[dec_tlu_ctl.scala 2280:34] - wire _T_1044 = io_tlu_i0_commit_cmt & io_exu_pmu_i0_pc4; // @[dec_tlu_ctl.scala 2280:94] - wire _T_1046 = _T_1044 & _T_1034; // @[dec_tlu_ctl.scala 2280:115] - wire _T_1047 = mhpme3 == 10'h7; // @[dec_tlu_ctl.scala 2281:34] - wire _T_1049 = mhpme3 == 10'h8; // @[dec_tlu_ctl.scala 2282:34] - wire _T_1051 = mhpme3 == 10'h1e; // @[dec_tlu_ctl.scala 2283:34] - wire _T_1053 = mhpme3 == 10'h9; // @[dec_tlu_ctl.scala 2284:34] - wire _T_1055 = pmu_i0_itype_qual == 4'h1; // @[dec_tlu_ctl.scala 2284:91] - wire _T_1056 = mhpme3 == 10'ha; // @[dec_tlu_ctl.scala 2285:34] - wire _T_1058 = io_dec_tlu_packet_r_pmu_divide & io_tlu_i0_commit_cmt; // @[dec_tlu_ctl.scala 2285:105] - wire _T_1059 = mhpme3 == 10'hb; // @[dec_tlu_ctl.scala 2286:34] - wire _T_1061 = pmu_i0_itype_qual == 4'h2; // @[dec_tlu_ctl.scala 2286:91] - wire _T_1062 = mhpme3 == 10'hc; // @[dec_tlu_ctl.scala 2287:34] - wire _T_1064 = pmu_i0_itype_qual == 4'h3; // @[dec_tlu_ctl.scala 2287:91] - wire _T_1065 = mhpme3 == 10'hd; // @[dec_tlu_ctl.scala 2288:34] - wire _T_1068 = _T_1061 & io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[dec_tlu_ctl.scala 2288:100] - wire _T_1069 = mhpme3 == 10'he; // @[dec_tlu_ctl.scala 2289:34] - wire _T_1073 = _T_1064 & io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[dec_tlu_ctl.scala 2289:101] - wire _T_1074 = mhpme3 == 10'hf; // @[dec_tlu_ctl.scala 2290:34] - wire _T_1076 = pmu_i0_itype_qual == 4'h4; // @[dec_tlu_ctl.scala 2290:89] - wire _T_1077 = mhpme3 == 10'h10; // @[dec_tlu_ctl.scala 2291:34] - wire _T_1079 = pmu_i0_itype_qual == 4'h5; // @[dec_tlu_ctl.scala 2291:89] - wire _T_1080 = mhpme3 == 10'h12; // @[dec_tlu_ctl.scala 2292:34] - wire _T_1082 = pmu_i0_itype_qual == 4'h6; // @[dec_tlu_ctl.scala 2292:89] - wire _T_1083 = mhpme3 == 10'h11; // @[dec_tlu_ctl.scala 2293:34] - wire _T_1085 = pmu_i0_itype_qual == 4'h7; // @[dec_tlu_ctl.scala 2293:89] - wire _T_1086 = mhpme3 == 10'h13; // @[dec_tlu_ctl.scala 2294:34] - wire _T_1088 = pmu_i0_itype_qual == 4'h8; // @[dec_tlu_ctl.scala 2294:89] - wire _T_1089 = mhpme3 == 10'h14; // @[dec_tlu_ctl.scala 2295:34] - wire _T_1091 = pmu_i0_itype_qual == 4'h9; // @[dec_tlu_ctl.scala 2295:89] - wire _T_1092 = mhpme3 == 10'h15; // @[dec_tlu_ctl.scala 2296:34] - wire _T_1094 = pmu_i0_itype_qual == 4'ha; // @[dec_tlu_ctl.scala 2296:89] - wire _T_1095 = mhpme3 == 10'h16; // @[dec_tlu_ctl.scala 2297:34] - wire _T_1097 = pmu_i0_itype_qual == 4'hb; // @[dec_tlu_ctl.scala 2297:89] - wire _T_1098 = mhpme3 == 10'h17; // @[dec_tlu_ctl.scala 2298:34] - wire _T_1100 = pmu_i0_itype_qual == 4'hc; // @[dec_tlu_ctl.scala 2298:89] - wire _T_1101 = mhpme3 == 10'h18; // @[dec_tlu_ctl.scala 2299:34] - wire _T_1103 = pmu_i0_itype_qual == 4'hd; // @[dec_tlu_ctl.scala 2299:89] - wire _T_1104 = pmu_i0_itype_qual == 4'he; // @[dec_tlu_ctl.scala 2299:122] - wire _T_1105 = _T_1103 | _T_1104; // @[dec_tlu_ctl.scala 2299:101] - wire _T_1106 = mhpme3 == 10'h19; // @[dec_tlu_ctl.scala 2300:34] - wire _T_1108 = io_exu_pmu_i0_br_misp & io_tlu_i0_commit_cmt; // @[dec_tlu_ctl.scala 2300:95] - wire _T_1109 = mhpme3 == 10'h1a; // @[dec_tlu_ctl.scala 2301:34] - wire _T_1111 = io_exu_pmu_i0_br_ataken & io_tlu_i0_commit_cmt; // @[dec_tlu_ctl.scala 2301:97] - wire _T_1112 = mhpme3 == 10'h1b; // @[dec_tlu_ctl.scala 2302:34] - wire _T_1114 = io_dec_tlu_packet_r_pmu_i0_br_unpred & io_tlu_i0_commit_cmt; // @[dec_tlu_ctl.scala 2302:110] - wire _T_1115 = mhpme3 == 10'h1c; // @[dec_tlu_ctl.scala 2303:34] - wire _T_1119 = mhpme3 == 10'h1f; // @[dec_tlu_ctl.scala 2305:34] - wire _T_1121 = mhpme3 == 10'h20; // @[dec_tlu_ctl.scala 2306:34] - wire _T_1123 = mhpme3 == 10'h22; // @[dec_tlu_ctl.scala 2307:34] - wire _T_1125 = mhpme3 == 10'h23; // @[dec_tlu_ctl.scala 2308:34] - wire _T_1127 = mhpme3 == 10'h24; // @[dec_tlu_ctl.scala 2309:34] - wire _T_1129 = mhpme3 == 10'h25; // @[dec_tlu_ctl.scala 2310:34] - wire _T_1131 = io_i0_exception_valid_r | io_i0_trigger_hit_r; // @[dec_tlu_ctl.scala 2310:98] - wire _T_1132 = _T_1131 | io_lsu_exc_valid_r; // @[dec_tlu_ctl.scala 2310:120] - wire _T_1133 = mhpme3 == 10'h26; // @[dec_tlu_ctl.scala 2311:34] - wire _T_1135 = io_take_timer_int | io_take_int_timer0_int; // @[dec_tlu_ctl.scala 2311:92] - wire _T_1136 = _T_1135 | io_take_int_timer1_int; // @[dec_tlu_ctl.scala 2311:117] - wire _T_1137 = mhpme3 == 10'h27; // @[dec_tlu_ctl.scala 2312:34] - wire _T_1139 = mhpme3 == 10'h28; // @[dec_tlu_ctl.scala 2313:34] - wire _T_1141 = mhpme3 == 10'h29; // @[dec_tlu_ctl.scala 2314:34] - wire _T_1143 = io_dec_tlu_br0_error_r | io_dec_tlu_br0_start_error_r; // @[dec_tlu_ctl.scala 2314:97] - wire _T_1144 = _T_1143 & io_rfpc_i0_r; // @[dec_tlu_ctl.scala 2314:129] - wire _T_1145 = mhpme3 == 10'h2a; // @[dec_tlu_ctl.scala 2315:34] - wire _T_1147 = mhpme3 == 10'h2b; // @[dec_tlu_ctl.scala 2316:34] - wire _T_1149 = mhpme3 == 10'h2c; // @[dec_tlu_ctl.scala 2317:34] - wire _T_1151 = mhpme3 == 10'h2d; // @[dec_tlu_ctl.scala 2318:34] - wire _T_1153 = mhpme3 == 10'h2e; // @[dec_tlu_ctl.scala 2319:34] - wire _T_1155 = mhpme3 == 10'h2f; // @[dec_tlu_ctl.scala 2320:34] - wire _T_1157 = mhpme3 == 10'h30; // @[dec_tlu_ctl.scala 2321:34] - wire _T_1159 = mhpme3 == 10'h31; // @[dec_tlu_ctl.scala 2322:34] - wire _T_1163 = ~io_mstatus[0]; // @[dec_tlu_ctl.scala 2322:73] - wire _T_1164 = mhpme3 == 10'h32; // @[dec_tlu_ctl.scala 2323:34] - wire [5:0] _T_1171 = io_mip & mie; // @[dec_tlu_ctl.scala 2323:113] - wire _T_1172 = |_T_1171; // @[dec_tlu_ctl.scala 2323:125] - wire _T_1173 = _T_1163 & _T_1172; // @[dec_tlu_ctl.scala 2323:98] - wire _T_1174 = mhpme3 == 10'h36; // @[dec_tlu_ctl.scala 2324:34] - wire _T_1176 = pmu_i0_itype_qual == 4'hf; // @[dec_tlu_ctl.scala 2324:91] - wire _T_1177 = mhpme3 == 10'h37; // @[dec_tlu_ctl.scala 2325:34] - wire _T_1179 = io_tlu_i0_commit_cmt & io_lsu_pmu_load_external_r; // @[dec_tlu_ctl.scala 2325:94] - wire _T_1180 = mhpme3 == 10'h38; // @[dec_tlu_ctl.scala 2326:34] - wire _T_1182 = io_tlu_i0_commit_cmt & io_lsu_pmu_store_external_r; // @[dec_tlu_ctl.scala 2326:94] - wire _T_1183 = mhpme3 == 10'h200; // @[dec_tlu_ctl.scala 2328:34] - wire _T_1185 = mhpme3 == 10'h201; // @[dec_tlu_ctl.scala 2329:34] - wire _T_1187 = mhpme3 == 10'h202; // @[dec_tlu_ctl.scala 2330:34] - wire _T_1189 = mhpme3 == 10'h203; // @[dec_tlu_ctl.scala 2331:34] - wire _T_1191 = mhpme3 == 10'h204; // @[dec_tlu_ctl.scala 2332:34] - wire _T_1194 = _T_1028 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] - wire _T_1195 = _T_1030 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] - wire _T_1196 = _T_1032 & _T_1035; // @[Mux.scala 27:72] - wire _T_1197 = _T_1036 & _T_1041; // @[Mux.scala 27:72] - wire _T_1198 = _T_1042 & _T_1046; // @[Mux.scala 27:72] - wire _T_1199 = _T_1047 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] - wire _T_1200 = _T_1049 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] - wire _T_1201 = _T_1051 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] - wire _T_1202 = _T_1053 & _T_1055; // @[Mux.scala 27:72] - wire _T_1203 = _T_1056 & _T_1058; // @[Mux.scala 27:72] - wire _T_1204 = _T_1059 & _T_1061; // @[Mux.scala 27:72] - wire _T_1205 = _T_1062 & _T_1064; // @[Mux.scala 27:72] - wire _T_1206 = _T_1065 & _T_1068; // @[Mux.scala 27:72] - wire _T_1207 = _T_1069 & _T_1073; // @[Mux.scala 27:72] - wire _T_1208 = _T_1074 & _T_1076; // @[Mux.scala 27:72] - wire _T_1209 = _T_1077 & _T_1079; // @[Mux.scala 27:72] - wire _T_1210 = _T_1080 & _T_1082; // @[Mux.scala 27:72] - wire _T_1211 = _T_1083 & _T_1085; // @[Mux.scala 27:72] - wire _T_1212 = _T_1086 & _T_1088; // @[Mux.scala 27:72] - wire _T_1213 = _T_1089 & _T_1091; // @[Mux.scala 27:72] - wire _T_1214 = _T_1092 & _T_1094; // @[Mux.scala 27:72] - wire _T_1215 = _T_1095 & _T_1097; // @[Mux.scala 27:72] - wire _T_1216 = _T_1098 & _T_1100; // @[Mux.scala 27:72] - wire _T_1217 = _T_1101 & _T_1105; // @[Mux.scala 27:72] - wire _T_1218 = _T_1106 & _T_1108; // @[Mux.scala 27:72] - wire _T_1219 = _T_1109 & _T_1111; // @[Mux.scala 27:72] - wire _T_1220 = _T_1112 & _T_1114; // @[Mux.scala 27:72] - wire _T_1221 = _T_1115 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] - wire _T_1223 = _T_1119 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] - wire _T_1224 = _T_1121 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] - wire _T_1225 = _T_1123 & io_lsu_store_stall_any; // @[Mux.scala 27:72] - wire _T_1226 = _T_1125 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] - wire _T_1227 = _T_1127 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] - wire _T_1228 = _T_1129 & _T_1132; // @[Mux.scala 27:72] - wire _T_1229 = _T_1133 & _T_1136; // @[Mux.scala 27:72] - wire _T_1230 = _T_1137 & io_take_ext_int; // @[Mux.scala 27:72] - wire _T_1231 = _T_1139 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] - wire _T_1232 = _T_1141 & _T_1144; // @[Mux.scala 27:72] - wire _T_1233 = _T_1145 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_1234 = _T_1147 & io_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_1235 = _T_1149 & io_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] - wire _T_1236 = _T_1151 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_1237 = _T_1153 & io_lsu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_1238 = _T_1155 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_1239 = _T_1157 & io_lsu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_1240 = _T_1159 & _T_1163; // @[Mux.scala 27:72] - wire _T_1241 = _T_1164 & _T_1173; // @[Mux.scala 27:72] - wire _T_1242 = _T_1174 & _T_1176; // @[Mux.scala 27:72] - wire _T_1243 = _T_1177 & _T_1179; // @[Mux.scala 27:72] - wire _T_1244 = _T_1180 & _T_1182; // @[Mux.scala 27:72] - wire _T_1245 = _T_1183 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] - wire _T_1246 = _T_1185 & io_dma_pmu_any_read; // @[Mux.scala 27:72] - wire _T_1247 = _T_1187 & io_dma_pmu_any_write; // @[Mux.scala 27:72] - wire _T_1248 = _T_1189 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] - wire _T_1249 = _T_1191 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] - wire _T_1250 = _T_1026 | _T_1194; // @[Mux.scala 27:72] - wire _T_1251 = _T_1250 | _T_1195; // @[Mux.scala 27:72] + wire _T_1027 = mhpme3 == 10'h1; // @[dec_tlu_ctl.scala 2275:34] + wire _T_1029 = mhpme3 == 10'h2; // @[dec_tlu_ctl.scala 2276:34] + wire _T_1031 = mhpme3 == 10'h3; // @[dec_tlu_ctl.scala 2277:34] + wire _T_1033 = mhpme3 == 10'h4; // @[dec_tlu_ctl.scala 2278:34] + wire _T_1035 = ~io_illegal_r; // @[dec_tlu_ctl.scala 2278:96] + wire _T_1036 = io_tlu_i0_commit_cmt & _T_1035; // @[dec_tlu_ctl.scala 2278:94] + wire _T_1037 = mhpme3 == 10'h5; // @[dec_tlu_ctl.scala 2279:34] + wire _T_1039 = ~io_exu_pmu_i0_pc4; // @[dec_tlu_ctl.scala 2279:96] + wire _T_1040 = io_tlu_i0_commit_cmt & _T_1039; // @[dec_tlu_ctl.scala 2279:94] + wire _T_1042 = _T_1040 & _T_1035; // @[dec_tlu_ctl.scala 2279:115] + wire _T_1043 = mhpme3 == 10'h6; // @[dec_tlu_ctl.scala 2280:34] + wire _T_1045 = io_tlu_i0_commit_cmt & io_exu_pmu_i0_pc4; // @[dec_tlu_ctl.scala 2280:94] + wire _T_1047 = _T_1045 & _T_1035; // @[dec_tlu_ctl.scala 2280:115] + wire _T_1048 = mhpme3 == 10'h7; // @[dec_tlu_ctl.scala 2281:34] + wire _T_1050 = mhpme3 == 10'h8; // @[dec_tlu_ctl.scala 2282:34] + wire _T_1052 = mhpme3 == 10'h1e; // @[dec_tlu_ctl.scala 2283:34] + wire _T_1054 = mhpme3 == 10'h9; // @[dec_tlu_ctl.scala 2284:34] + wire _T_1056 = pmu_i0_itype_qual == 4'h1; // @[dec_tlu_ctl.scala 2284:91] + wire _T_1057 = mhpme3 == 10'ha; // @[dec_tlu_ctl.scala 2285:34] + wire _T_1059 = io_dec_tlu_packet_r_pmu_divide & io_tlu_i0_commit_cmt; // @[dec_tlu_ctl.scala 2285:105] + wire _T_1060 = mhpme3 == 10'hb; // @[dec_tlu_ctl.scala 2286:34] + wire _T_1062 = pmu_i0_itype_qual == 4'h2; // @[dec_tlu_ctl.scala 2286:91] + wire _T_1063 = mhpme3 == 10'hc; // @[dec_tlu_ctl.scala 2287:34] + wire _T_1065 = pmu_i0_itype_qual == 4'h3; // @[dec_tlu_ctl.scala 2287:91] + wire _T_1066 = mhpme3 == 10'hd; // @[dec_tlu_ctl.scala 2288:34] + wire _T_1069 = _T_1062 & io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[dec_tlu_ctl.scala 2288:100] + wire _T_1070 = mhpme3 == 10'he; // @[dec_tlu_ctl.scala 2289:34] + wire _T_1074 = _T_1065 & io_dec_tlu_packet_r_pmu_lsu_misaligned; // @[dec_tlu_ctl.scala 2289:101] + wire _T_1075 = mhpme3 == 10'hf; // @[dec_tlu_ctl.scala 2290:34] + wire _T_1077 = pmu_i0_itype_qual == 4'h4; // @[dec_tlu_ctl.scala 2290:89] + wire _T_1078 = mhpme3 == 10'h10; // @[dec_tlu_ctl.scala 2291:34] + wire _T_1080 = pmu_i0_itype_qual == 4'h5; // @[dec_tlu_ctl.scala 2291:89] + wire _T_1081 = mhpme3 == 10'h12; // @[dec_tlu_ctl.scala 2292:34] + wire _T_1083 = pmu_i0_itype_qual == 4'h6; // @[dec_tlu_ctl.scala 2292:89] + wire _T_1084 = mhpme3 == 10'h11; // @[dec_tlu_ctl.scala 2293:34] + wire _T_1086 = pmu_i0_itype_qual == 4'h7; // @[dec_tlu_ctl.scala 2293:89] + wire _T_1087 = mhpme3 == 10'h13; // @[dec_tlu_ctl.scala 2294:34] + wire _T_1089 = pmu_i0_itype_qual == 4'h8; // @[dec_tlu_ctl.scala 2294:89] + wire _T_1090 = mhpme3 == 10'h14; // @[dec_tlu_ctl.scala 2295:34] + wire _T_1092 = pmu_i0_itype_qual == 4'h9; // @[dec_tlu_ctl.scala 2295:89] + wire _T_1093 = mhpme3 == 10'h15; // @[dec_tlu_ctl.scala 2296:34] + wire _T_1095 = pmu_i0_itype_qual == 4'ha; // @[dec_tlu_ctl.scala 2296:89] + wire _T_1096 = mhpme3 == 10'h16; // @[dec_tlu_ctl.scala 2297:34] + wire _T_1098 = pmu_i0_itype_qual == 4'hb; // @[dec_tlu_ctl.scala 2297:89] + wire _T_1099 = mhpme3 == 10'h17; // @[dec_tlu_ctl.scala 2298:34] + wire _T_1101 = pmu_i0_itype_qual == 4'hc; // @[dec_tlu_ctl.scala 2298:89] + wire _T_1102 = mhpme3 == 10'h18; // @[dec_tlu_ctl.scala 2299:34] + wire _T_1104 = pmu_i0_itype_qual == 4'hd; // @[dec_tlu_ctl.scala 2299:89] + wire _T_1105 = pmu_i0_itype_qual == 4'he; // @[dec_tlu_ctl.scala 2299:122] + wire _T_1106 = _T_1104 | _T_1105; // @[dec_tlu_ctl.scala 2299:101] + wire _T_1107 = mhpme3 == 10'h19; // @[dec_tlu_ctl.scala 2300:34] + wire _T_1109 = io_exu_pmu_i0_br_misp & io_tlu_i0_commit_cmt; // @[dec_tlu_ctl.scala 2300:95] + wire _T_1110 = mhpme3 == 10'h1a; // @[dec_tlu_ctl.scala 2301:34] + wire _T_1112 = io_exu_pmu_i0_br_ataken & io_tlu_i0_commit_cmt; // @[dec_tlu_ctl.scala 2301:97] + wire _T_1113 = mhpme3 == 10'h1b; // @[dec_tlu_ctl.scala 2302:34] + wire _T_1115 = io_dec_tlu_packet_r_pmu_i0_br_unpred & io_tlu_i0_commit_cmt; // @[dec_tlu_ctl.scala 2302:110] + wire _T_1116 = mhpme3 == 10'h1c; // @[dec_tlu_ctl.scala 2303:34] + wire _T_1120 = mhpme3 == 10'h1f; // @[dec_tlu_ctl.scala 2305:34] + wire _T_1122 = mhpme3 == 10'h20; // @[dec_tlu_ctl.scala 2306:34] + wire _T_1124 = mhpme3 == 10'h22; // @[dec_tlu_ctl.scala 2307:34] + wire _T_1126 = mhpme3 == 10'h23; // @[dec_tlu_ctl.scala 2308:34] + wire _T_1128 = mhpme3 == 10'h24; // @[dec_tlu_ctl.scala 2309:34] + wire _T_1130 = mhpme3 == 10'h25; // @[dec_tlu_ctl.scala 2310:34] + wire _T_1132 = io_i0_exception_valid_r | io_i0_trigger_hit_r; // @[dec_tlu_ctl.scala 2310:98] + wire _T_1133 = _T_1132 | io_lsu_exc_valid_r; // @[dec_tlu_ctl.scala 2310:120] + wire _T_1134 = mhpme3 == 10'h26; // @[dec_tlu_ctl.scala 2311:34] + wire _T_1136 = io_take_timer_int | io_take_int_timer0_int; // @[dec_tlu_ctl.scala 2311:92] + wire _T_1137 = _T_1136 | io_take_int_timer1_int; // @[dec_tlu_ctl.scala 2311:117] + wire _T_1138 = mhpme3 == 10'h27; // @[dec_tlu_ctl.scala 2312:34] + wire _T_1140 = mhpme3 == 10'h28; // @[dec_tlu_ctl.scala 2313:34] + wire _T_1142 = mhpme3 == 10'h29; // @[dec_tlu_ctl.scala 2314:34] + wire _T_1144 = io_dec_tlu_br0_error_r | io_dec_tlu_br0_start_error_r; // @[dec_tlu_ctl.scala 2314:97] + wire _T_1145 = _T_1144 & io_rfpc_i0_r; // @[dec_tlu_ctl.scala 2314:129] + wire _T_1146 = mhpme3 == 10'h2a; // @[dec_tlu_ctl.scala 2315:34] + wire _T_1148 = mhpme3 == 10'h2b; // @[dec_tlu_ctl.scala 2316:34] + wire _T_1150 = mhpme3 == 10'h2c; // @[dec_tlu_ctl.scala 2317:34] + wire _T_1152 = mhpme3 == 10'h2d; // @[dec_tlu_ctl.scala 2318:34] + wire _T_1154 = mhpme3 == 10'h2e; // @[dec_tlu_ctl.scala 2319:34] + wire _T_1156 = mhpme3 == 10'h2f; // @[dec_tlu_ctl.scala 2320:34] + wire _T_1158 = mhpme3 == 10'h30; // @[dec_tlu_ctl.scala 2321:34] + wire _T_1160 = mhpme3 == 10'h31; // @[dec_tlu_ctl.scala 2322:34] + wire _T_1164 = ~io_mstatus[0]; // @[dec_tlu_ctl.scala 2322:73] + wire _T_1165 = mhpme3 == 10'h32; // @[dec_tlu_ctl.scala 2323:34] + wire [5:0] _T_1172 = io_mip & mie; // @[dec_tlu_ctl.scala 2323:113] + wire _T_1173 = |_T_1172; // @[dec_tlu_ctl.scala 2323:125] + wire _T_1174 = _T_1164 & _T_1173; // @[dec_tlu_ctl.scala 2323:98] + wire _T_1175 = mhpme3 == 10'h36; // @[dec_tlu_ctl.scala 2324:34] + wire _T_1177 = pmu_i0_itype_qual == 4'hf; // @[dec_tlu_ctl.scala 2324:91] + wire _T_1178 = mhpme3 == 10'h37; // @[dec_tlu_ctl.scala 2325:34] + wire _T_1180 = io_tlu_i0_commit_cmt & io_lsu_pmu_load_external_r; // @[dec_tlu_ctl.scala 2325:94] + wire _T_1181 = mhpme3 == 10'h38; // @[dec_tlu_ctl.scala 2326:34] + wire _T_1183 = io_tlu_i0_commit_cmt & io_lsu_pmu_store_external_r; // @[dec_tlu_ctl.scala 2326:94] + wire _T_1184 = mhpme3 == 10'h200; // @[dec_tlu_ctl.scala 2328:34] + wire _T_1186 = mhpme3 == 10'h201; // @[dec_tlu_ctl.scala 2329:34] + wire _T_1188 = mhpme3 == 10'h202; // @[dec_tlu_ctl.scala 2330:34] + wire _T_1190 = mhpme3 == 10'h203; // @[dec_tlu_ctl.scala 2331:34] + wire _T_1192 = mhpme3 == 10'h204; // @[dec_tlu_ctl.scala 2332:34] + wire _T_1195 = _T_1029 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] + wire _T_1196 = _T_1031 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] + wire _T_1197 = _T_1033 & _T_1036; // @[Mux.scala 27:72] + wire _T_1198 = _T_1037 & _T_1042; // @[Mux.scala 27:72] + wire _T_1199 = _T_1043 & _T_1047; // @[Mux.scala 27:72] + wire _T_1200 = _T_1048 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] + wire _T_1201 = _T_1050 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] + wire _T_1202 = _T_1052 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] + wire _T_1203 = _T_1054 & _T_1056; // @[Mux.scala 27:72] + wire _T_1204 = _T_1057 & _T_1059; // @[Mux.scala 27:72] + wire _T_1205 = _T_1060 & _T_1062; // @[Mux.scala 27:72] + wire _T_1206 = _T_1063 & _T_1065; // @[Mux.scala 27:72] + wire _T_1207 = _T_1066 & _T_1069; // @[Mux.scala 27:72] + wire _T_1208 = _T_1070 & _T_1074; // @[Mux.scala 27:72] + wire _T_1209 = _T_1075 & _T_1077; // @[Mux.scala 27:72] + wire _T_1210 = _T_1078 & _T_1080; // @[Mux.scala 27:72] + wire _T_1211 = _T_1081 & _T_1083; // @[Mux.scala 27:72] + wire _T_1212 = _T_1084 & _T_1086; // @[Mux.scala 27:72] + wire _T_1213 = _T_1087 & _T_1089; // @[Mux.scala 27:72] + wire _T_1214 = _T_1090 & _T_1092; // @[Mux.scala 27:72] + wire _T_1215 = _T_1093 & _T_1095; // @[Mux.scala 27:72] + wire _T_1216 = _T_1096 & _T_1098; // @[Mux.scala 27:72] + wire _T_1217 = _T_1099 & _T_1101; // @[Mux.scala 27:72] + wire _T_1218 = _T_1102 & _T_1106; // @[Mux.scala 27:72] + wire _T_1219 = _T_1107 & _T_1109; // @[Mux.scala 27:72] + wire _T_1220 = _T_1110 & _T_1112; // @[Mux.scala 27:72] + wire _T_1221 = _T_1113 & _T_1115; // @[Mux.scala 27:72] + wire _T_1222 = _T_1116 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] + wire _T_1224 = _T_1120 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] + wire _T_1225 = _T_1122 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] + wire _T_1226 = _T_1124 & io_lsu_store_stall_any; // @[Mux.scala 27:72] + wire _T_1227 = _T_1126 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] + wire _T_1228 = _T_1128 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] + wire _T_1229 = _T_1130 & _T_1133; // @[Mux.scala 27:72] + wire _T_1230 = _T_1134 & _T_1137; // @[Mux.scala 27:72] + wire _T_1231 = _T_1138 & io_take_ext_int; // @[Mux.scala 27:72] + wire _T_1232 = _T_1140 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] + wire _T_1233 = _T_1142 & _T_1145; // @[Mux.scala 27:72] + wire _T_1234 = _T_1146 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_1235 = _T_1148 & io_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_1236 = _T_1150 & io_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] + wire _T_1237 = _T_1152 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_1238 = _T_1154 & io_lsu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_1239 = _T_1156 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_1240 = _T_1158 & io_lsu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_1241 = _T_1160 & _T_1164; // @[Mux.scala 27:72] + wire _T_1242 = _T_1165 & _T_1174; // @[Mux.scala 27:72] + wire _T_1243 = _T_1175 & _T_1177; // @[Mux.scala 27:72] + wire _T_1244 = _T_1178 & _T_1180; // @[Mux.scala 27:72] + wire _T_1245 = _T_1181 & _T_1183; // @[Mux.scala 27:72] + wire _T_1246 = _T_1184 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] + wire _T_1247 = _T_1186 & io_dma_pmu_any_read; // @[Mux.scala 27:72] + wire _T_1248 = _T_1188 & io_dma_pmu_any_write; // @[Mux.scala 27:72] + wire _T_1249 = _T_1190 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] + wire _T_1250 = _T_1192 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] + wire _T_1251 = _T_1027 | _T_1195; // @[Mux.scala 27:72] wire _T_1252 = _T_1251 | _T_1196; // @[Mux.scala 27:72] wire _T_1253 = _T_1252 | _T_1197; // @[Mux.scala 27:72] wire _T_1254 = _T_1253 | _T_1198; // @[Mux.scala 27:72] @@ -51626,8 +51625,8 @@ module csr_tlu( wire _T_1275 = _T_1274 | _T_1219; // @[Mux.scala 27:72] wire _T_1276 = _T_1275 | _T_1220; // @[Mux.scala 27:72] wire _T_1277 = _T_1276 | _T_1221; // @[Mux.scala 27:72] - wire _T_1278 = _T_1277 | _T_1201; // @[Mux.scala 27:72] - wire _T_1279 = _T_1278 | _T_1223; // @[Mux.scala 27:72] + wire _T_1278 = _T_1277 | _T_1222; // @[Mux.scala 27:72] + wire _T_1279 = _T_1278 | _T_1202; // @[Mux.scala 27:72] wire _T_1280 = _T_1279 | _T_1224; // @[Mux.scala 27:72] wire _T_1281 = _T_1280 | _T_1225; // @[Mux.scala 27:72] wire _T_1282 = _T_1281 | _T_1226; // @[Mux.scala 27:72] @@ -51654,122 +51653,122 @@ module csr_tlu( wire _T_1303 = _T_1302 | _T_1247; // @[Mux.scala 27:72] wire _T_1304 = _T_1303 | _T_1248; // @[Mux.scala 27:72] wire _T_1305 = _T_1304 | _T_1249; // @[Mux.scala 27:72] - wire mhpmc_inc_r_0 = _T_1025 & _T_1305; // @[dec_tlu_ctl.scala 2274:44] - wire _T_1309 = ~mcountinhibit[4]; // @[dec_tlu_ctl.scala 2274:24] + wire _T_1306 = _T_1305 | _T_1250; // @[Mux.scala 27:72] + wire mhpmc_inc_r_0 = _T_1026 & _T_1306; // @[dec_tlu_ctl.scala 2274:44] + wire _T_1310 = ~mcountinhibit[4]; // @[dec_tlu_ctl.scala 2274:24] reg [9:0] mhpme4; // @[Reg.scala 27:20] - wire _T_1310 = mhpme4 == 10'h1; // @[dec_tlu_ctl.scala 2275:34] - wire _T_1312 = mhpme4 == 10'h2; // @[dec_tlu_ctl.scala 2276:34] - wire _T_1314 = mhpme4 == 10'h3; // @[dec_tlu_ctl.scala 2277:34] - wire _T_1316 = mhpme4 == 10'h4; // @[dec_tlu_ctl.scala 2278:34] - wire _T_1320 = mhpme4 == 10'h5; // @[dec_tlu_ctl.scala 2279:34] - wire _T_1326 = mhpme4 == 10'h6; // @[dec_tlu_ctl.scala 2280:34] - wire _T_1331 = mhpme4 == 10'h7; // @[dec_tlu_ctl.scala 2281:34] - wire _T_1333 = mhpme4 == 10'h8; // @[dec_tlu_ctl.scala 2282:34] - wire _T_1335 = mhpme4 == 10'h1e; // @[dec_tlu_ctl.scala 2283:34] - wire _T_1337 = mhpme4 == 10'h9; // @[dec_tlu_ctl.scala 2284:34] - wire _T_1340 = mhpme4 == 10'ha; // @[dec_tlu_ctl.scala 2285:34] - wire _T_1343 = mhpme4 == 10'hb; // @[dec_tlu_ctl.scala 2286:34] - wire _T_1346 = mhpme4 == 10'hc; // @[dec_tlu_ctl.scala 2287:34] - wire _T_1349 = mhpme4 == 10'hd; // @[dec_tlu_ctl.scala 2288:34] - wire _T_1353 = mhpme4 == 10'he; // @[dec_tlu_ctl.scala 2289:34] - wire _T_1358 = mhpme4 == 10'hf; // @[dec_tlu_ctl.scala 2290:34] - wire _T_1361 = mhpme4 == 10'h10; // @[dec_tlu_ctl.scala 2291:34] - wire _T_1364 = mhpme4 == 10'h12; // @[dec_tlu_ctl.scala 2292:34] - wire _T_1367 = mhpme4 == 10'h11; // @[dec_tlu_ctl.scala 2293:34] - wire _T_1370 = mhpme4 == 10'h13; // @[dec_tlu_ctl.scala 2294:34] - wire _T_1373 = mhpme4 == 10'h14; // @[dec_tlu_ctl.scala 2295:34] - wire _T_1376 = mhpme4 == 10'h15; // @[dec_tlu_ctl.scala 2296:34] - wire _T_1379 = mhpme4 == 10'h16; // @[dec_tlu_ctl.scala 2297:34] - wire _T_1382 = mhpme4 == 10'h17; // @[dec_tlu_ctl.scala 2298:34] - wire _T_1385 = mhpme4 == 10'h18; // @[dec_tlu_ctl.scala 2299:34] - wire _T_1390 = mhpme4 == 10'h19; // @[dec_tlu_ctl.scala 2300:34] - wire _T_1393 = mhpme4 == 10'h1a; // @[dec_tlu_ctl.scala 2301:34] - wire _T_1396 = mhpme4 == 10'h1b; // @[dec_tlu_ctl.scala 2302:34] - wire _T_1399 = mhpme4 == 10'h1c; // @[dec_tlu_ctl.scala 2303:34] - wire _T_1403 = mhpme4 == 10'h1f; // @[dec_tlu_ctl.scala 2305:34] - wire _T_1405 = mhpme4 == 10'h20; // @[dec_tlu_ctl.scala 2306:34] - wire _T_1407 = mhpme4 == 10'h22; // @[dec_tlu_ctl.scala 2307:34] - wire _T_1409 = mhpme4 == 10'h23; // @[dec_tlu_ctl.scala 2308:34] - wire _T_1411 = mhpme4 == 10'h24; // @[dec_tlu_ctl.scala 2309:34] - wire _T_1413 = mhpme4 == 10'h25; // @[dec_tlu_ctl.scala 2310:34] - wire _T_1417 = mhpme4 == 10'h26; // @[dec_tlu_ctl.scala 2311:34] - wire _T_1421 = mhpme4 == 10'h27; // @[dec_tlu_ctl.scala 2312:34] - wire _T_1423 = mhpme4 == 10'h28; // @[dec_tlu_ctl.scala 2313:34] - wire _T_1425 = mhpme4 == 10'h29; // @[dec_tlu_ctl.scala 2314:34] - wire _T_1429 = mhpme4 == 10'h2a; // @[dec_tlu_ctl.scala 2315:34] - wire _T_1431 = mhpme4 == 10'h2b; // @[dec_tlu_ctl.scala 2316:34] - wire _T_1433 = mhpme4 == 10'h2c; // @[dec_tlu_ctl.scala 2317:34] - wire _T_1435 = mhpme4 == 10'h2d; // @[dec_tlu_ctl.scala 2318:34] - wire _T_1437 = mhpme4 == 10'h2e; // @[dec_tlu_ctl.scala 2319:34] - wire _T_1439 = mhpme4 == 10'h2f; // @[dec_tlu_ctl.scala 2320:34] - wire _T_1441 = mhpme4 == 10'h30; // @[dec_tlu_ctl.scala 2321:34] - wire _T_1443 = mhpme4 == 10'h31; // @[dec_tlu_ctl.scala 2322:34] - wire _T_1448 = mhpme4 == 10'h32; // @[dec_tlu_ctl.scala 2323:34] - wire _T_1458 = mhpme4 == 10'h36; // @[dec_tlu_ctl.scala 2324:34] - wire _T_1461 = mhpme4 == 10'h37; // @[dec_tlu_ctl.scala 2325:34] - wire _T_1464 = mhpme4 == 10'h38; // @[dec_tlu_ctl.scala 2326:34] - wire _T_1467 = mhpme4 == 10'h200; // @[dec_tlu_ctl.scala 2328:34] - wire _T_1469 = mhpme4 == 10'h201; // @[dec_tlu_ctl.scala 2329:34] - wire _T_1471 = mhpme4 == 10'h202; // @[dec_tlu_ctl.scala 2330:34] - wire _T_1473 = mhpme4 == 10'h203; // @[dec_tlu_ctl.scala 2331:34] - wire _T_1475 = mhpme4 == 10'h204; // @[dec_tlu_ctl.scala 2332:34] - wire _T_1478 = _T_1312 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] - wire _T_1479 = _T_1314 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] - wire _T_1480 = _T_1316 & _T_1035; // @[Mux.scala 27:72] - wire _T_1481 = _T_1320 & _T_1041; // @[Mux.scala 27:72] - wire _T_1482 = _T_1326 & _T_1046; // @[Mux.scala 27:72] - wire _T_1483 = _T_1331 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] - wire _T_1484 = _T_1333 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] - wire _T_1485 = _T_1335 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] - wire _T_1486 = _T_1337 & _T_1055; // @[Mux.scala 27:72] - wire _T_1487 = _T_1340 & _T_1058; // @[Mux.scala 27:72] - wire _T_1488 = _T_1343 & _T_1061; // @[Mux.scala 27:72] - wire _T_1489 = _T_1346 & _T_1064; // @[Mux.scala 27:72] - wire _T_1490 = _T_1349 & _T_1068; // @[Mux.scala 27:72] - wire _T_1491 = _T_1353 & _T_1073; // @[Mux.scala 27:72] - wire _T_1492 = _T_1358 & _T_1076; // @[Mux.scala 27:72] - wire _T_1493 = _T_1361 & _T_1079; // @[Mux.scala 27:72] - wire _T_1494 = _T_1364 & _T_1082; // @[Mux.scala 27:72] - wire _T_1495 = _T_1367 & _T_1085; // @[Mux.scala 27:72] - wire _T_1496 = _T_1370 & _T_1088; // @[Mux.scala 27:72] - wire _T_1497 = _T_1373 & _T_1091; // @[Mux.scala 27:72] - wire _T_1498 = _T_1376 & _T_1094; // @[Mux.scala 27:72] - wire _T_1499 = _T_1379 & _T_1097; // @[Mux.scala 27:72] - wire _T_1500 = _T_1382 & _T_1100; // @[Mux.scala 27:72] - wire _T_1501 = _T_1385 & _T_1105; // @[Mux.scala 27:72] - wire _T_1502 = _T_1390 & _T_1108; // @[Mux.scala 27:72] - wire _T_1503 = _T_1393 & _T_1111; // @[Mux.scala 27:72] - wire _T_1504 = _T_1396 & _T_1114; // @[Mux.scala 27:72] - wire _T_1505 = _T_1399 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] - wire _T_1507 = _T_1403 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] - wire _T_1508 = _T_1405 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] - wire _T_1509 = _T_1407 & io_lsu_store_stall_any; // @[Mux.scala 27:72] - wire _T_1510 = _T_1409 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] - wire _T_1511 = _T_1411 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] - wire _T_1512 = _T_1413 & _T_1132; // @[Mux.scala 27:72] - wire _T_1513 = _T_1417 & _T_1136; // @[Mux.scala 27:72] - wire _T_1514 = _T_1421 & io_take_ext_int; // @[Mux.scala 27:72] - wire _T_1515 = _T_1423 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] - wire _T_1516 = _T_1425 & _T_1144; // @[Mux.scala 27:72] - wire _T_1517 = _T_1429 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_1518 = _T_1431 & io_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_1519 = _T_1433 & io_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] - wire _T_1520 = _T_1435 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_1521 = _T_1437 & io_lsu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_1522 = _T_1439 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_1523 = _T_1441 & io_lsu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_1524 = _T_1443 & _T_1163; // @[Mux.scala 27:72] - wire _T_1525 = _T_1448 & _T_1173; // @[Mux.scala 27:72] - wire _T_1526 = _T_1458 & _T_1176; // @[Mux.scala 27:72] - wire _T_1527 = _T_1461 & _T_1179; // @[Mux.scala 27:72] - wire _T_1528 = _T_1464 & _T_1182; // @[Mux.scala 27:72] - wire _T_1529 = _T_1467 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] - wire _T_1530 = _T_1469 & io_dma_pmu_any_read; // @[Mux.scala 27:72] - wire _T_1531 = _T_1471 & io_dma_pmu_any_write; // @[Mux.scala 27:72] - wire _T_1532 = _T_1473 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] - wire _T_1533 = _T_1475 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] - wire _T_1534 = _T_1310 | _T_1478; // @[Mux.scala 27:72] - wire _T_1535 = _T_1534 | _T_1479; // @[Mux.scala 27:72] + wire _T_1311 = mhpme4 == 10'h1; // @[dec_tlu_ctl.scala 2275:34] + wire _T_1313 = mhpme4 == 10'h2; // @[dec_tlu_ctl.scala 2276:34] + wire _T_1315 = mhpme4 == 10'h3; // @[dec_tlu_ctl.scala 2277:34] + wire _T_1317 = mhpme4 == 10'h4; // @[dec_tlu_ctl.scala 2278:34] + wire _T_1321 = mhpme4 == 10'h5; // @[dec_tlu_ctl.scala 2279:34] + wire _T_1327 = mhpme4 == 10'h6; // @[dec_tlu_ctl.scala 2280:34] + wire _T_1332 = mhpme4 == 10'h7; // @[dec_tlu_ctl.scala 2281:34] + wire _T_1334 = mhpme4 == 10'h8; // @[dec_tlu_ctl.scala 2282:34] + wire _T_1336 = mhpme4 == 10'h1e; // @[dec_tlu_ctl.scala 2283:34] + wire _T_1338 = mhpme4 == 10'h9; // @[dec_tlu_ctl.scala 2284:34] + wire _T_1341 = mhpme4 == 10'ha; // @[dec_tlu_ctl.scala 2285:34] + wire _T_1344 = mhpme4 == 10'hb; // @[dec_tlu_ctl.scala 2286:34] + wire _T_1347 = mhpme4 == 10'hc; // @[dec_tlu_ctl.scala 2287:34] + wire _T_1350 = mhpme4 == 10'hd; // @[dec_tlu_ctl.scala 2288:34] + wire _T_1354 = mhpme4 == 10'he; // @[dec_tlu_ctl.scala 2289:34] + wire _T_1359 = mhpme4 == 10'hf; // @[dec_tlu_ctl.scala 2290:34] + wire _T_1362 = mhpme4 == 10'h10; // @[dec_tlu_ctl.scala 2291:34] + wire _T_1365 = mhpme4 == 10'h12; // @[dec_tlu_ctl.scala 2292:34] + wire _T_1368 = mhpme4 == 10'h11; // @[dec_tlu_ctl.scala 2293:34] + wire _T_1371 = mhpme4 == 10'h13; // @[dec_tlu_ctl.scala 2294:34] + wire _T_1374 = mhpme4 == 10'h14; // @[dec_tlu_ctl.scala 2295:34] + wire _T_1377 = mhpme4 == 10'h15; // @[dec_tlu_ctl.scala 2296:34] + wire _T_1380 = mhpme4 == 10'h16; // @[dec_tlu_ctl.scala 2297:34] + wire _T_1383 = mhpme4 == 10'h17; // @[dec_tlu_ctl.scala 2298:34] + wire _T_1386 = mhpme4 == 10'h18; // @[dec_tlu_ctl.scala 2299:34] + wire _T_1391 = mhpme4 == 10'h19; // @[dec_tlu_ctl.scala 2300:34] + wire _T_1394 = mhpme4 == 10'h1a; // @[dec_tlu_ctl.scala 2301:34] + wire _T_1397 = mhpme4 == 10'h1b; // @[dec_tlu_ctl.scala 2302:34] + wire _T_1400 = mhpme4 == 10'h1c; // @[dec_tlu_ctl.scala 2303:34] + wire _T_1404 = mhpme4 == 10'h1f; // @[dec_tlu_ctl.scala 2305:34] + wire _T_1406 = mhpme4 == 10'h20; // @[dec_tlu_ctl.scala 2306:34] + wire _T_1408 = mhpme4 == 10'h22; // @[dec_tlu_ctl.scala 2307:34] + wire _T_1410 = mhpme4 == 10'h23; // @[dec_tlu_ctl.scala 2308:34] + wire _T_1412 = mhpme4 == 10'h24; // @[dec_tlu_ctl.scala 2309:34] + wire _T_1414 = mhpme4 == 10'h25; // @[dec_tlu_ctl.scala 2310:34] + wire _T_1418 = mhpme4 == 10'h26; // @[dec_tlu_ctl.scala 2311:34] + wire _T_1422 = mhpme4 == 10'h27; // @[dec_tlu_ctl.scala 2312:34] + wire _T_1424 = mhpme4 == 10'h28; // @[dec_tlu_ctl.scala 2313:34] + wire _T_1426 = mhpme4 == 10'h29; // @[dec_tlu_ctl.scala 2314:34] + wire _T_1430 = mhpme4 == 10'h2a; // @[dec_tlu_ctl.scala 2315:34] + wire _T_1432 = mhpme4 == 10'h2b; // @[dec_tlu_ctl.scala 2316:34] + wire _T_1434 = mhpme4 == 10'h2c; // @[dec_tlu_ctl.scala 2317:34] + wire _T_1436 = mhpme4 == 10'h2d; // @[dec_tlu_ctl.scala 2318:34] + wire _T_1438 = mhpme4 == 10'h2e; // @[dec_tlu_ctl.scala 2319:34] + wire _T_1440 = mhpme4 == 10'h2f; // @[dec_tlu_ctl.scala 2320:34] + wire _T_1442 = mhpme4 == 10'h30; // @[dec_tlu_ctl.scala 2321:34] + wire _T_1444 = mhpme4 == 10'h31; // @[dec_tlu_ctl.scala 2322:34] + wire _T_1449 = mhpme4 == 10'h32; // @[dec_tlu_ctl.scala 2323:34] + wire _T_1459 = mhpme4 == 10'h36; // @[dec_tlu_ctl.scala 2324:34] + wire _T_1462 = mhpme4 == 10'h37; // @[dec_tlu_ctl.scala 2325:34] + wire _T_1465 = mhpme4 == 10'h38; // @[dec_tlu_ctl.scala 2326:34] + wire _T_1468 = mhpme4 == 10'h200; // @[dec_tlu_ctl.scala 2328:34] + wire _T_1470 = mhpme4 == 10'h201; // @[dec_tlu_ctl.scala 2329:34] + wire _T_1472 = mhpme4 == 10'h202; // @[dec_tlu_ctl.scala 2330:34] + wire _T_1474 = mhpme4 == 10'h203; // @[dec_tlu_ctl.scala 2331:34] + wire _T_1476 = mhpme4 == 10'h204; // @[dec_tlu_ctl.scala 2332:34] + wire _T_1479 = _T_1313 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] + wire _T_1480 = _T_1315 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] + wire _T_1481 = _T_1317 & _T_1036; // @[Mux.scala 27:72] + wire _T_1482 = _T_1321 & _T_1042; // @[Mux.scala 27:72] + wire _T_1483 = _T_1327 & _T_1047; // @[Mux.scala 27:72] + wire _T_1484 = _T_1332 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] + wire _T_1485 = _T_1334 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] + wire _T_1486 = _T_1336 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] + wire _T_1487 = _T_1338 & _T_1056; // @[Mux.scala 27:72] + wire _T_1488 = _T_1341 & _T_1059; // @[Mux.scala 27:72] + wire _T_1489 = _T_1344 & _T_1062; // @[Mux.scala 27:72] + wire _T_1490 = _T_1347 & _T_1065; // @[Mux.scala 27:72] + wire _T_1491 = _T_1350 & _T_1069; // @[Mux.scala 27:72] + wire _T_1492 = _T_1354 & _T_1074; // @[Mux.scala 27:72] + wire _T_1493 = _T_1359 & _T_1077; // @[Mux.scala 27:72] + wire _T_1494 = _T_1362 & _T_1080; // @[Mux.scala 27:72] + wire _T_1495 = _T_1365 & _T_1083; // @[Mux.scala 27:72] + wire _T_1496 = _T_1368 & _T_1086; // @[Mux.scala 27:72] + wire _T_1497 = _T_1371 & _T_1089; // @[Mux.scala 27:72] + wire _T_1498 = _T_1374 & _T_1092; // @[Mux.scala 27:72] + wire _T_1499 = _T_1377 & _T_1095; // @[Mux.scala 27:72] + wire _T_1500 = _T_1380 & _T_1098; // @[Mux.scala 27:72] + wire _T_1501 = _T_1383 & _T_1101; // @[Mux.scala 27:72] + wire _T_1502 = _T_1386 & _T_1106; // @[Mux.scala 27:72] + wire _T_1503 = _T_1391 & _T_1109; // @[Mux.scala 27:72] + wire _T_1504 = _T_1394 & _T_1112; // @[Mux.scala 27:72] + wire _T_1505 = _T_1397 & _T_1115; // @[Mux.scala 27:72] + wire _T_1506 = _T_1400 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] + wire _T_1508 = _T_1404 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] + wire _T_1509 = _T_1406 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] + wire _T_1510 = _T_1408 & io_lsu_store_stall_any; // @[Mux.scala 27:72] + wire _T_1511 = _T_1410 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] + wire _T_1512 = _T_1412 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] + wire _T_1513 = _T_1414 & _T_1133; // @[Mux.scala 27:72] + wire _T_1514 = _T_1418 & _T_1137; // @[Mux.scala 27:72] + wire _T_1515 = _T_1422 & io_take_ext_int; // @[Mux.scala 27:72] + wire _T_1516 = _T_1424 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] + wire _T_1517 = _T_1426 & _T_1145; // @[Mux.scala 27:72] + wire _T_1518 = _T_1430 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_1519 = _T_1432 & io_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_1520 = _T_1434 & io_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] + wire _T_1521 = _T_1436 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_1522 = _T_1438 & io_lsu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_1523 = _T_1440 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_1524 = _T_1442 & io_lsu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_1525 = _T_1444 & _T_1164; // @[Mux.scala 27:72] + wire _T_1526 = _T_1449 & _T_1174; // @[Mux.scala 27:72] + wire _T_1527 = _T_1459 & _T_1177; // @[Mux.scala 27:72] + wire _T_1528 = _T_1462 & _T_1180; // @[Mux.scala 27:72] + wire _T_1529 = _T_1465 & _T_1183; // @[Mux.scala 27:72] + wire _T_1530 = _T_1468 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] + wire _T_1531 = _T_1470 & io_dma_pmu_any_read; // @[Mux.scala 27:72] + wire _T_1532 = _T_1472 & io_dma_pmu_any_write; // @[Mux.scala 27:72] + wire _T_1533 = _T_1474 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] + wire _T_1534 = _T_1476 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] + wire _T_1535 = _T_1311 | _T_1479; // @[Mux.scala 27:72] wire _T_1536 = _T_1535 | _T_1480; // @[Mux.scala 27:72] wire _T_1537 = _T_1536 | _T_1481; // @[Mux.scala 27:72] wire _T_1538 = _T_1537 | _T_1482; // @[Mux.scala 27:72] @@ -51796,8 +51795,8 @@ module csr_tlu( wire _T_1559 = _T_1558 | _T_1503; // @[Mux.scala 27:72] wire _T_1560 = _T_1559 | _T_1504; // @[Mux.scala 27:72] wire _T_1561 = _T_1560 | _T_1505; // @[Mux.scala 27:72] - wire _T_1562 = _T_1561 | _T_1485; // @[Mux.scala 27:72] - wire _T_1563 = _T_1562 | _T_1507; // @[Mux.scala 27:72] + wire _T_1562 = _T_1561 | _T_1506; // @[Mux.scala 27:72] + wire _T_1563 = _T_1562 | _T_1486; // @[Mux.scala 27:72] wire _T_1564 = _T_1563 | _T_1508; // @[Mux.scala 27:72] wire _T_1565 = _T_1564 | _T_1509; // @[Mux.scala 27:72] wire _T_1566 = _T_1565 | _T_1510; // @[Mux.scala 27:72] @@ -51824,122 +51823,122 @@ module csr_tlu( wire _T_1587 = _T_1586 | _T_1531; // @[Mux.scala 27:72] wire _T_1588 = _T_1587 | _T_1532; // @[Mux.scala 27:72] wire _T_1589 = _T_1588 | _T_1533; // @[Mux.scala 27:72] - wire mhpmc_inc_r_1 = _T_1309 & _T_1589; // @[dec_tlu_ctl.scala 2274:44] - wire _T_1593 = ~mcountinhibit[5]; // @[dec_tlu_ctl.scala 2274:24] + wire _T_1590 = _T_1589 | _T_1534; // @[Mux.scala 27:72] + wire mhpmc_inc_r_1 = _T_1310 & _T_1590; // @[dec_tlu_ctl.scala 2274:44] + wire _T_1594 = ~mcountinhibit[5]; // @[dec_tlu_ctl.scala 2274:24] reg [9:0] mhpme5; // @[Reg.scala 27:20] - wire _T_1594 = mhpme5 == 10'h1; // @[dec_tlu_ctl.scala 2275:34] - wire _T_1596 = mhpme5 == 10'h2; // @[dec_tlu_ctl.scala 2276:34] - wire _T_1598 = mhpme5 == 10'h3; // @[dec_tlu_ctl.scala 2277:34] - wire _T_1600 = mhpme5 == 10'h4; // @[dec_tlu_ctl.scala 2278:34] - wire _T_1604 = mhpme5 == 10'h5; // @[dec_tlu_ctl.scala 2279:34] - wire _T_1610 = mhpme5 == 10'h6; // @[dec_tlu_ctl.scala 2280:34] - wire _T_1615 = mhpme5 == 10'h7; // @[dec_tlu_ctl.scala 2281:34] - wire _T_1617 = mhpme5 == 10'h8; // @[dec_tlu_ctl.scala 2282:34] - wire _T_1619 = mhpme5 == 10'h1e; // @[dec_tlu_ctl.scala 2283:34] - wire _T_1621 = mhpme5 == 10'h9; // @[dec_tlu_ctl.scala 2284:34] - wire _T_1624 = mhpme5 == 10'ha; // @[dec_tlu_ctl.scala 2285:34] - wire _T_1627 = mhpme5 == 10'hb; // @[dec_tlu_ctl.scala 2286:34] - wire _T_1630 = mhpme5 == 10'hc; // @[dec_tlu_ctl.scala 2287:34] - wire _T_1633 = mhpme5 == 10'hd; // @[dec_tlu_ctl.scala 2288:34] - wire _T_1637 = mhpme5 == 10'he; // @[dec_tlu_ctl.scala 2289:34] - wire _T_1642 = mhpme5 == 10'hf; // @[dec_tlu_ctl.scala 2290:34] - wire _T_1645 = mhpme5 == 10'h10; // @[dec_tlu_ctl.scala 2291:34] - wire _T_1648 = mhpme5 == 10'h12; // @[dec_tlu_ctl.scala 2292:34] - wire _T_1651 = mhpme5 == 10'h11; // @[dec_tlu_ctl.scala 2293:34] - wire _T_1654 = mhpme5 == 10'h13; // @[dec_tlu_ctl.scala 2294:34] - wire _T_1657 = mhpme5 == 10'h14; // @[dec_tlu_ctl.scala 2295:34] - wire _T_1660 = mhpme5 == 10'h15; // @[dec_tlu_ctl.scala 2296:34] - wire _T_1663 = mhpme5 == 10'h16; // @[dec_tlu_ctl.scala 2297:34] - wire _T_1666 = mhpme5 == 10'h17; // @[dec_tlu_ctl.scala 2298:34] - wire _T_1669 = mhpme5 == 10'h18; // @[dec_tlu_ctl.scala 2299:34] - wire _T_1674 = mhpme5 == 10'h19; // @[dec_tlu_ctl.scala 2300:34] - wire _T_1677 = mhpme5 == 10'h1a; // @[dec_tlu_ctl.scala 2301:34] - wire _T_1680 = mhpme5 == 10'h1b; // @[dec_tlu_ctl.scala 2302:34] - wire _T_1683 = mhpme5 == 10'h1c; // @[dec_tlu_ctl.scala 2303:34] - wire _T_1687 = mhpme5 == 10'h1f; // @[dec_tlu_ctl.scala 2305:34] - wire _T_1689 = mhpme5 == 10'h20; // @[dec_tlu_ctl.scala 2306:34] - wire _T_1691 = mhpme5 == 10'h22; // @[dec_tlu_ctl.scala 2307:34] - wire _T_1693 = mhpme5 == 10'h23; // @[dec_tlu_ctl.scala 2308:34] - wire _T_1695 = mhpme5 == 10'h24; // @[dec_tlu_ctl.scala 2309:34] - wire _T_1697 = mhpme5 == 10'h25; // @[dec_tlu_ctl.scala 2310:34] - wire _T_1701 = mhpme5 == 10'h26; // @[dec_tlu_ctl.scala 2311:34] - wire _T_1705 = mhpme5 == 10'h27; // @[dec_tlu_ctl.scala 2312:34] - wire _T_1707 = mhpme5 == 10'h28; // @[dec_tlu_ctl.scala 2313:34] - wire _T_1709 = mhpme5 == 10'h29; // @[dec_tlu_ctl.scala 2314:34] - wire _T_1713 = mhpme5 == 10'h2a; // @[dec_tlu_ctl.scala 2315:34] - wire _T_1715 = mhpme5 == 10'h2b; // @[dec_tlu_ctl.scala 2316:34] - wire _T_1717 = mhpme5 == 10'h2c; // @[dec_tlu_ctl.scala 2317:34] - wire _T_1719 = mhpme5 == 10'h2d; // @[dec_tlu_ctl.scala 2318:34] - wire _T_1721 = mhpme5 == 10'h2e; // @[dec_tlu_ctl.scala 2319:34] - wire _T_1723 = mhpme5 == 10'h2f; // @[dec_tlu_ctl.scala 2320:34] - wire _T_1725 = mhpme5 == 10'h30; // @[dec_tlu_ctl.scala 2321:34] - wire _T_1727 = mhpme5 == 10'h31; // @[dec_tlu_ctl.scala 2322:34] - wire _T_1732 = mhpme5 == 10'h32; // @[dec_tlu_ctl.scala 2323:34] - wire _T_1742 = mhpme5 == 10'h36; // @[dec_tlu_ctl.scala 2324:34] - wire _T_1745 = mhpme5 == 10'h37; // @[dec_tlu_ctl.scala 2325:34] - wire _T_1748 = mhpme5 == 10'h38; // @[dec_tlu_ctl.scala 2326:34] - wire _T_1751 = mhpme5 == 10'h200; // @[dec_tlu_ctl.scala 2328:34] - wire _T_1753 = mhpme5 == 10'h201; // @[dec_tlu_ctl.scala 2329:34] - wire _T_1755 = mhpme5 == 10'h202; // @[dec_tlu_ctl.scala 2330:34] - wire _T_1757 = mhpme5 == 10'h203; // @[dec_tlu_ctl.scala 2331:34] - wire _T_1759 = mhpme5 == 10'h204; // @[dec_tlu_ctl.scala 2332:34] - wire _T_1762 = _T_1596 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] - wire _T_1763 = _T_1598 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] - wire _T_1764 = _T_1600 & _T_1035; // @[Mux.scala 27:72] - wire _T_1765 = _T_1604 & _T_1041; // @[Mux.scala 27:72] - wire _T_1766 = _T_1610 & _T_1046; // @[Mux.scala 27:72] - wire _T_1767 = _T_1615 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] - wire _T_1768 = _T_1617 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] - wire _T_1769 = _T_1619 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] - wire _T_1770 = _T_1621 & _T_1055; // @[Mux.scala 27:72] - wire _T_1771 = _T_1624 & _T_1058; // @[Mux.scala 27:72] - wire _T_1772 = _T_1627 & _T_1061; // @[Mux.scala 27:72] - wire _T_1773 = _T_1630 & _T_1064; // @[Mux.scala 27:72] - wire _T_1774 = _T_1633 & _T_1068; // @[Mux.scala 27:72] - wire _T_1775 = _T_1637 & _T_1073; // @[Mux.scala 27:72] - wire _T_1776 = _T_1642 & _T_1076; // @[Mux.scala 27:72] - wire _T_1777 = _T_1645 & _T_1079; // @[Mux.scala 27:72] - wire _T_1778 = _T_1648 & _T_1082; // @[Mux.scala 27:72] - wire _T_1779 = _T_1651 & _T_1085; // @[Mux.scala 27:72] - wire _T_1780 = _T_1654 & _T_1088; // @[Mux.scala 27:72] - wire _T_1781 = _T_1657 & _T_1091; // @[Mux.scala 27:72] - wire _T_1782 = _T_1660 & _T_1094; // @[Mux.scala 27:72] - wire _T_1783 = _T_1663 & _T_1097; // @[Mux.scala 27:72] - wire _T_1784 = _T_1666 & _T_1100; // @[Mux.scala 27:72] - wire _T_1785 = _T_1669 & _T_1105; // @[Mux.scala 27:72] - wire _T_1786 = _T_1674 & _T_1108; // @[Mux.scala 27:72] - wire _T_1787 = _T_1677 & _T_1111; // @[Mux.scala 27:72] - wire _T_1788 = _T_1680 & _T_1114; // @[Mux.scala 27:72] - wire _T_1789 = _T_1683 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] - wire _T_1791 = _T_1687 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] - wire _T_1792 = _T_1689 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] - wire _T_1793 = _T_1691 & io_lsu_store_stall_any; // @[Mux.scala 27:72] - wire _T_1794 = _T_1693 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] - wire _T_1795 = _T_1695 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] - wire _T_1796 = _T_1697 & _T_1132; // @[Mux.scala 27:72] - wire _T_1797 = _T_1701 & _T_1136; // @[Mux.scala 27:72] - wire _T_1798 = _T_1705 & io_take_ext_int; // @[Mux.scala 27:72] - wire _T_1799 = _T_1707 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] - wire _T_1800 = _T_1709 & _T_1144; // @[Mux.scala 27:72] - wire _T_1801 = _T_1713 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_1802 = _T_1715 & io_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_1803 = _T_1717 & io_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] - wire _T_1804 = _T_1719 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_1805 = _T_1721 & io_lsu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_1806 = _T_1723 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_1807 = _T_1725 & io_lsu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_1808 = _T_1727 & _T_1163; // @[Mux.scala 27:72] - wire _T_1809 = _T_1732 & _T_1173; // @[Mux.scala 27:72] - wire _T_1810 = _T_1742 & _T_1176; // @[Mux.scala 27:72] - wire _T_1811 = _T_1745 & _T_1179; // @[Mux.scala 27:72] - wire _T_1812 = _T_1748 & _T_1182; // @[Mux.scala 27:72] - wire _T_1813 = _T_1751 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] - wire _T_1814 = _T_1753 & io_dma_pmu_any_read; // @[Mux.scala 27:72] - wire _T_1815 = _T_1755 & io_dma_pmu_any_write; // @[Mux.scala 27:72] - wire _T_1816 = _T_1757 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] - wire _T_1817 = _T_1759 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] - wire _T_1818 = _T_1594 | _T_1762; // @[Mux.scala 27:72] - wire _T_1819 = _T_1818 | _T_1763; // @[Mux.scala 27:72] + wire _T_1595 = mhpme5 == 10'h1; // @[dec_tlu_ctl.scala 2275:34] + wire _T_1597 = mhpme5 == 10'h2; // @[dec_tlu_ctl.scala 2276:34] + wire _T_1599 = mhpme5 == 10'h3; // @[dec_tlu_ctl.scala 2277:34] + wire _T_1601 = mhpme5 == 10'h4; // @[dec_tlu_ctl.scala 2278:34] + wire _T_1605 = mhpme5 == 10'h5; // @[dec_tlu_ctl.scala 2279:34] + wire _T_1611 = mhpme5 == 10'h6; // @[dec_tlu_ctl.scala 2280:34] + wire _T_1616 = mhpme5 == 10'h7; // @[dec_tlu_ctl.scala 2281:34] + wire _T_1618 = mhpme5 == 10'h8; // @[dec_tlu_ctl.scala 2282:34] + wire _T_1620 = mhpme5 == 10'h1e; // @[dec_tlu_ctl.scala 2283:34] + wire _T_1622 = mhpme5 == 10'h9; // @[dec_tlu_ctl.scala 2284:34] + wire _T_1625 = mhpme5 == 10'ha; // @[dec_tlu_ctl.scala 2285:34] + wire _T_1628 = mhpme5 == 10'hb; // @[dec_tlu_ctl.scala 2286:34] + wire _T_1631 = mhpme5 == 10'hc; // @[dec_tlu_ctl.scala 2287:34] + wire _T_1634 = mhpme5 == 10'hd; // @[dec_tlu_ctl.scala 2288:34] + wire _T_1638 = mhpme5 == 10'he; // @[dec_tlu_ctl.scala 2289:34] + wire _T_1643 = mhpme5 == 10'hf; // @[dec_tlu_ctl.scala 2290:34] + wire _T_1646 = mhpme5 == 10'h10; // @[dec_tlu_ctl.scala 2291:34] + wire _T_1649 = mhpme5 == 10'h12; // @[dec_tlu_ctl.scala 2292:34] + wire _T_1652 = mhpme5 == 10'h11; // @[dec_tlu_ctl.scala 2293:34] + wire _T_1655 = mhpme5 == 10'h13; // @[dec_tlu_ctl.scala 2294:34] + wire _T_1658 = mhpme5 == 10'h14; // @[dec_tlu_ctl.scala 2295:34] + wire _T_1661 = mhpme5 == 10'h15; // @[dec_tlu_ctl.scala 2296:34] + wire _T_1664 = mhpme5 == 10'h16; // @[dec_tlu_ctl.scala 2297:34] + wire _T_1667 = mhpme5 == 10'h17; // @[dec_tlu_ctl.scala 2298:34] + wire _T_1670 = mhpme5 == 10'h18; // @[dec_tlu_ctl.scala 2299:34] + wire _T_1675 = mhpme5 == 10'h19; // @[dec_tlu_ctl.scala 2300:34] + wire _T_1678 = mhpme5 == 10'h1a; // @[dec_tlu_ctl.scala 2301:34] + wire _T_1681 = mhpme5 == 10'h1b; // @[dec_tlu_ctl.scala 2302:34] + wire _T_1684 = mhpme5 == 10'h1c; // @[dec_tlu_ctl.scala 2303:34] + wire _T_1688 = mhpme5 == 10'h1f; // @[dec_tlu_ctl.scala 2305:34] + wire _T_1690 = mhpme5 == 10'h20; // @[dec_tlu_ctl.scala 2306:34] + wire _T_1692 = mhpme5 == 10'h22; // @[dec_tlu_ctl.scala 2307:34] + wire _T_1694 = mhpme5 == 10'h23; // @[dec_tlu_ctl.scala 2308:34] + wire _T_1696 = mhpme5 == 10'h24; // @[dec_tlu_ctl.scala 2309:34] + wire _T_1698 = mhpme5 == 10'h25; // @[dec_tlu_ctl.scala 2310:34] + wire _T_1702 = mhpme5 == 10'h26; // @[dec_tlu_ctl.scala 2311:34] + wire _T_1706 = mhpme5 == 10'h27; // @[dec_tlu_ctl.scala 2312:34] + wire _T_1708 = mhpme5 == 10'h28; // @[dec_tlu_ctl.scala 2313:34] + wire _T_1710 = mhpme5 == 10'h29; // @[dec_tlu_ctl.scala 2314:34] + wire _T_1714 = mhpme5 == 10'h2a; // @[dec_tlu_ctl.scala 2315:34] + wire _T_1716 = mhpme5 == 10'h2b; // @[dec_tlu_ctl.scala 2316:34] + wire _T_1718 = mhpme5 == 10'h2c; // @[dec_tlu_ctl.scala 2317:34] + wire _T_1720 = mhpme5 == 10'h2d; // @[dec_tlu_ctl.scala 2318:34] + wire _T_1722 = mhpme5 == 10'h2e; // @[dec_tlu_ctl.scala 2319:34] + wire _T_1724 = mhpme5 == 10'h2f; // @[dec_tlu_ctl.scala 2320:34] + wire _T_1726 = mhpme5 == 10'h30; // @[dec_tlu_ctl.scala 2321:34] + wire _T_1728 = mhpme5 == 10'h31; // @[dec_tlu_ctl.scala 2322:34] + wire _T_1733 = mhpme5 == 10'h32; // @[dec_tlu_ctl.scala 2323:34] + wire _T_1743 = mhpme5 == 10'h36; // @[dec_tlu_ctl.scala 2324:34] + wire _T_1746 = mhpme5 == 10'h37; // @[dec_tlu_ctl.scala 2325:34] + wire _T_1749 = mhpme5 == 10'h38; // @[dec_tlu_ctl.scala 2326:34] + wire _T_1752 = mhpme5 == 10'h200; // @[dec_tlu_ctl.scala 2328:34] + wire _T_1754 = mhpme5 == 10'h201; // @[dec_tlu_ctl.scala 2329:34] + wire _T_1756 = mhpme5 == 10'h202; // @[dec_tlu_ctl.scala 2330:34] + wire _T_1758 = mhpme5 == 10'h203; // @[dec_tlu_ctl.scala 2331:34] + wire _T_1760 = mhpme5 == 10'h204; // @[dec_tlu_ctl.scala 2332:34] + wire _T_1763 = _T_1597 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] + wire _T_1764 = _T_1599 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] + wire _T_1765 = _T_1601 & _T_1036; // @[Mux.scala 27:72] + wire _T_1766 = _T_1605 & _T_1042; // @[Mux.scala 27:72] + wire _T_1767 = _T_1611 & _T_1047; // @[Mux.scala 27:72] + wire _T_1768 = _T_1616 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] + wire _T_1769 = _T_1618 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] + wire _T_1770 = _T_1620 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] + wire _T_1771 = _T_1622 & _T_1056; // @[Mux.scala 27:72] + wire _T_1772 = _T_1625 & _T_1059; // @[Mux.scala 27:72] + wire _T_1773 = _T_1628 & _T_1062; // @[Mux.scala 27:72] + wire _T_1774 = _T_1631 & _T_1065; // @[Mux.scala 27:72] + wire _T_1775 = _T_1634 & _T_1069; // @[Mux.scala 27:72] + wire _T_1776 = _T_1638 & _T_1074; // @[Mux.scala 27:72] + wire _T_1777 = _T_1643 & _T_1077; // @[Mux.scala 27:72] + wire _T_1778 = _T_1646 & _T_1080; // @[Mux.scala 27:72] + wire _T_1779 = _T_1649 & _T_1083; // @[Mux.scala 27:72] + wire _T_1780 = _T_1652 & _T_1086; // @[Mux.scala 27:72] + wire _T_1781 = _T_1655 & _T_1089; // @[Mux.scala 27:72] + wire _T_1782 = _T_1658 & _T_1092; // @[Mux.scala 27:72] + wire _T_1783 = _T_1661 & _T_1095; // @[Mux.scala 27:72] + wire _T_1784 = _T_1664 & _T_1098; // @[Mux.scala 27:72] + wire _T_1785 = _T_1667 & _T_1101; // @[Mux.scala 27:72] + wire _T_1786 = _T_1670 & _T_1106; // @[Mux.scala 27:72] + wire _T_1787 = _T_1675 & _T_1109; // @[Mux.scala 27:72] + wire _T_1788 = _T_1678 & _T_1112; // @[Mux.scala 27:72] + wire _T_1789 = _T_1681 & _T_1115; // @[Mux.scala 27:72] + wire _T_1790 = _T_1684 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] + wire _T_1792 = _T_1688 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] + wire _T_1793 = _T_1690 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] + wire _T_1794 = _T_1692 & io_lsu_store_stall_any; // @[Mux.scala 27:72] + wire _T_1795 = _T_1694 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] + wire _T_1796 = _T_1696 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] + wire _T_1797 = _T_1698 & _T_1133; // @[Mux.scala 27:72] + wire _T_1798 = _T_1702 & _T_1137; // @[Mux.scala 27:72] + wire _T_1799 = _T_1706 & io_take_ext_int; // @[Mux.scala 27:72] + wire _T_1800 = _T_1708 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] + wire _T_1801 = _T_1710 & _T_1145; // @[Mux.scala 27:72] + wire _T_1802 = _T_1714 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_1803 = _T_1716 & io_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_1804 = _T_1718 & io_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] + wire _T_1805 = _T_1720 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_1806 = _T_1722 & io_lsu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_1807 = _T_1724 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_1808 = _T_1726 & io_lsu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_1809 = _T_1728 & _T_1164; // @[Mux.scala 27:72] + wire _T_1810 = _T_1733 & _T_1174; // @[Mux.scala 27:72] + wire _T_1811 = _T_1743 & _T_1177; // @[Mux.scala 27:72] + wire _T_1812 = _T_1746 & _T_1180; // @[Mux.scala 27:72] + wire _T_1813 = _T_1749 & _T_1183; // @[Mux.scala 27:72] + wire _T_1814 = _T_1752 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] + wire _T_1815 = _T_1754 & io_dma_pmu_any_read; // @[Mux.scala 27:72] + wire _T_1816 = _T_1756 & io_dma_pmu_any_write; // @[Mux.scala 27:72] + wire _T_1817 = _T_1758 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] + wire _T_1818 = _T_1760 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] + wire _T_1819 = _T_1595 | _T_1763; // @[Mux.scala 27:72] wire _T_1820 = _T_1819 | _T_1764; // @[Mux.scala 27:72] wire _T_1821 = _T_1820 | _T_1765; // @[Mux.scala 27:72] wire _T_1822 = _T_1821 | _T_1766; // @[Mux.scala 27:72] @@ -51966,8 +51965,8 @@ module csr_tlu( wire _T_1843 = _T_1842 | _T_1787; // @[Mux.scala 27:72] wire _T_1844 = _T_1843 | _T_1788; // @[Mux.scala 27:72] wire _T_1845 = _T_1844 | _T_1789; // @[Mux.scala 27:72] - wire _T_1846 = _T_1845 | _T_1769; // @[Mux.scala 27:72] - wire _T_1847 = _T_1846 | _T_1791; // @[Mux.scala 27:72] + wire _T_1846 = _T_1845 | _T_1790; // @[Mux.scala 27:72] + wire _T_1847 = _T_1846 | _T_1770; // @[Mux.scala 27:72] wire _T_1848 = _T_1847 | _T_1792; // @[Mux.scala 27:72] wire _T_1849 = _T_1848 | _T_1793; // @[Mux.scala 27:72] wire _T_1850 = _T_1849 | _T_1794; // @[Mux.scala 27:72] @@ -51994,122 +51993,122 @@ module csr_tlu( wire _T_1871 = _T_1870 | _T_1815; // @[Mux.scala 27:72] wire _T_1872 = _T_1871 | _T_1816; // @[Mux.scala 27:72] wire _T_1873 = _T_1872 | _T_1817; // @[Mux.scala 27:72] - wire mhpmc_inc_r_2 = _T_1593 & _T_1873; // @[dec_tlu_ctl.scala 2274:44] - wire _T_1877 = ~mcountinhibit[6]; // @[dec_tlu_ctl.scala 2274:24] + wire _T_1874 = _T_1873 | _T_1818; // @[Mux.scala 27:72] + wire mhpmc_inc_r_2 = _T_1594 & _T_1874; // @[dec_tlu_ctl.scala 2274:44] + wire _T_1878 = ~mcountinhibit[6]; // @[dec_tlu_ctl.scala 2274:24] reg [9:0] mhpme6; // @[Reg.scala 27:20] - wire _T_1878 = mhpme6 == 10'h1; // @[dec_tlu_ctl.scala 2275:34] - wire _T_1880 = mhpme6 == 10'h2; // @[dec_tlu_ctl.scala 2276:34] - wire _T_1882 = mhpme6 == 10'h3; // @[dec_tlu_ctl.scala 2277:34] - wire _T_1884 = mhpme6 == 10'h4; // @[dec_tlu_ctl.scala 2278:34] - wire _T_1888 = mhpme6 == 10'h5; // @[dec_tlu_ctl.scala 2279:34] - wire _T_1894 = mhpme6 == 10'h6; // @[dec_tlu_ctl.scala 2280:34] - wire _T_1899 = mhpme6 == 10'h7; // @[dec_tlu_ctl.scala 2281:34] - wire _T_1901 = mhpme6 == 10'h8; // @[dec_tlu_ctl.scala 2282:34] - wire _T_1903 = mhpme6 == 10'h1e; // @[dec_tlu_ctl.scala 2283:34] - wire _T_1905 = mhpme6 == 10'h9; // @[dec_tlu_ctl.scala 2284:34] - wire _T_1908 = mhpme6 == 10'ha; // @[dec_tlu_ctl.scala 2285:34] - wire _T_1911 = mhpme6 == 10'hb; // @[dec_tlu_ctl.scala 2286:34] - wire _T_1914 = mhpme6 == 10'hc; // @[dec_tlu_ctl.scala 2287:34] - wire _T_1917 = mhpme6 == 10'hd; // @[dec_tlu_ctl.scala 2288:34] - wire _T_1921 = mhpme6 == 10'he; // @[dec_tlu_ctl.scala 2289:34] - wire _T_1926 = mhpme6 == 10'hf; // @[dec_tlu_ctl.scala 2290:34] - wire _T_1929 = mhpme6 == 10'h10; // @[dec_tlu_ctl.scala 2291:34] - wire _T_1932 = mhpme6 == 10'h12; // @[dec_tlu_ctl.scala 2292:34] - wire _T_1935 = mhpme6 == 10'h11; // @[dec_tlu_ctl.scala 2293:34] - wire _T_1938 = mhpme6 == 10'h13; // @[dec_tlu_ctl.scala 2294:34] - wire _T_1941 = mhpme6 == 10'h14; // @[dec_tlu_ctl.scala 2295:34] - wire _T_1944 = mhpme6 == 10'h15; // @[dec_tlu_ctl.scala 2296:34] - wire _T_1947 = mhpme6 == 10'h16; // @[dec_tlu_ctl.scala 2297:34] - wire _T_1950 = mhpme6 == 10'h17; // @[dec_tlu_ctl.scala 2298:34] - wire _T_1953 = mhpme6 == 10'h18; // @[dec_tlu_ctl.scala 2299:34] - wire _T_1958 = mhpme6 == 10'h19; // @[dec_tlu_ctl.scala 2300:34] - wire _T_1961 = mhpme6 == 10'h1a; // @[dec_tlu_ctl.scala 2301:34] - wire _T_1964 = mhpme6 == 10'h1b; // @[dec_tlu_ctl.scala 2302:34] - wire _T_1967 = mhpme6 == 10'h1c; // @[dec_tlu_ctl.scala 2303:34] - wire _T_1971 = mhpme6 == 10'h1f; // @[dec_tlu_ctl.scala 2305:34] - wire _T_1973 = mhpme6 == 10'h20; // @[dec_tlu_ctl.scala 2306:34] - wire _T_1975 = mhpme6 == 10'h22; // @[dec_tlu_ctl.scala 2307:34] - wire _T_1977 = mhpme6 == 10'h23; // @[dec_tlu_ctl.scala 2308:34] - wire _T_1979 = mhpme6 == 10'h24; // @[dec_tlu_ctl.scala 2309:34] - wire _T_1981 = mhpme6 == 10'h25; // @[dec_tlu_ctl.scala 2310:34] - wire _T_1985 = mhpme6 == 10'h26; // @[dec_tlu_ctl.scala 2311:34] - wire _T_1989 = mhpme6 == 10'h27; // @[dec_tlu_ctl.scala 2312:34] - wire _T_1991 = mhpme6 == 10'h28; // @[dec_tlu_ctl.scala 2313:34] - wire _T_1993 = mhpme6 == 10'h29; // @[dec_tlu_ctl.scala 2314:34] - wire _T_1997 = mhpme6 == 10'h2a; // @[dec_tlu_ctl.scala 2315:34] - wire _T_1999 = mhpme6 == 10'h2b; // @[dec_tlu_ctl.scala 2316:34] - wire _T_2001 = mhpme6 == 10'h2c; // @[dec_tlu_ctl.scala 2317:34] - wire _T_2003 = mhpme6 == 10'h2d; // @[dec_tlu_ctl.scala 2318:34] - wire _T_2005 = mhpme6 == 10'h2e; // @[dec_tlu_ctl.scala 2319:34] - wire _T_2007 = mhpme6 == 10'h2f; // @[dec_tlu_ctl.scala 2320:34] - wire _T_2009 = mhpme6 == 10'h30; // @[dec_tlu_ctl.scala 2321:34] - wire _T_2011 = mhpme6 == 10'h31; // @[dec_tlu_ctl.scala 2322:34] - wire _T_2016 = mhpme6 == 10'h32; // @[dec_tlu_ctl.scala 2323:34] - wire _T_2026 = mhpme6 == 10'h36; // @[dec_tlu_ctl.scala 2324:34] - wire _T_2029 = mhpme6 == 10'h37; // @[dec_tlu_ctl.scala 2325:34] - wire _T_2032 = mhpme6 == 10'h38; // @[dec_tlu_ctl.scala 2326:34] - wire _T_2035 = mhpme6 == 10'h200; // @[dec_tlu_ctl.scala 2328:34] - wire _T_2037 = mhpme6 == 10'h201; // @[dec_tlu_ctl.scala 2329:34] - wire _T_2039 = mhpme6 == 10'h202; // @[dec_tlu_ctl.scala 2330:34] - wire _T_2041 = mhpme6 == 10'h203; // @[dec_tlu_ctl.scala 2331:34] - wire _T_2043 = mhpme6 == 10'h204; // @[dec_tlu_ctl.scala 2332:34] - wire _T_2046 = _T_1880 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] - wire _T_2047 = _T_1882 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] - wire _T_2048 = _T_1884 & _T_1035; // @[Mux.scala 27:72] - wire _T_2049 = _T_1888 & _T_1041; // @[Mux.scala 27:72] - wire _T_2050 = _T_1894 & _T_1046; // @[Mux.scala 27:72] - wire _T_2051 = _T_1899 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] - wire _T_2052 = _T_1901 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] - wire _T_2053 = _T_1903 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] - wire _T_2054 = _T_1905 & _T_1055; // @[Mux.scala 27:72] - wire _T_2055 = _T_1908 & _T_1058; // @[Mux.scala 27:72] - wire _T_2056 = _T_1911 & _T_1061; // @[Mux.scala 27:72] - wire _T_2057 = _T_1914 & _T_1064; // @[Mux.scala 27:72] - wire _T_2058 = _T_1917 & _T_1068; // @[Mux.scala 27:72] - wire _T_2059 = _T_1921 & _T_1073; // @[Mux.scala 27:72] - wire _T_2060 = _T_1926 & _T_1076; // @[Mux.scala 27:72] - wire _T_2061 = _T_1929 & _T_1079; // @[Mux.scala 27:72] - wire _T_2062 = _T_1932 & _T_1082; // @[Mux.scala 27:72] - wire _T_2063 = _T_1935 & _T_1085; // @[Mux.scala 27:72] - wire _T_2064 = _T_1938 & _T_1088; // @[Mux.scala 27:72] - wire _T_2065 = _T_1941 & _T_1091; // @[Mux.scala 27:72] - wire _T_2066 = _T_1944 & _T_1094; // @[Mux.scala 27:72] - wire _T_2067 = _T_1947 & _T_1097; // @[Mux.scala 27:72] - wire _T_2068 = _T_1950 & _T_1100; // @[Mux.scala 27:72] - wire _T_2069 = _T_1953 & _T_1105; // @[Mux.scala 27:72] - wire _T_2070 = _T_1958 & _T_1108; // @[Mux.scala 27:72] - wire _T_2071 = _T_1961 & _T_1111; // @[Mux.scala 27:72] - wire _T_2072 = _T_1964 & _T_1114; // @[Mux.scala 27:72] - wire _T_2073 = _T_1967 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] - wire _T_2075 = _T_1971 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] - wire _T_2076 = _T_1973 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] - wire _T_2077 = _T_1975 & io_lsu_store_stall_any; // @[Mux.scala 27:72] - wire _T_2078 = _T_1977 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] - wire _T_2079 = _T_1979 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] - wire _T_2080 = _T_1981 & _T_1132; // @[Mux.scala 27:72] - wire _T_2081 = _T_1985 & _T_1136; // @[Mux.scala 27:72] - wire _T_2082 = _T_1989 & io_take_ext_int; // @[Mux.scala 27:72] - wire _T_2083 = _T_1991 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] - wire _T_2084 = _T_1993 & _T_1144; // @[Mux.scala 27:72] - wire _T_2085 = _T_1997 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_2086 = _T_1999 & io_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] - wire _T_2087 = _T_2001 & io_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] - wire _T_2088 = _T_2003 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_2089 = _T_2005 & io_lsu_pmu_bus_error; // @[Mux.scala 27:72] - wire _T_2090 = _T_2007 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_2091 = _T_2009 & io_lsu_pmu_bus_busy; // @[Mux.scala 27:72] - wire _T_2092 = _T_2011 & _T_1163; // @[Mux.scala 27:72] - wire _T_2093 = _T_2016 & _T_1173; // @[Mux.scala 27:72] - wire _T_2094 = _T_2026 & _T_1176; // @[Mux.scala 27:72] - wire _T_2095 = _T_2029 & _T_1179; // @[Mux.scala 27:72] - wire _T_2096 = _T_2032 & _T_1182; // @[Mux.scala 27:72] - wire _T_2097 = _T_2035 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] - wire _T_2098 = _T_2037 & io_dma_pmu_any_read; // @[Mux.scala 27:72] - wire _T_2099 = _T_2039 & io_dma_pmu_any_write; // @[Mux.scala 27:72] - wire _T_2100 = _T_2041 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] - wire _T_2101 = _T_2043 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] - wire _T_2102 = _T_1878 | _T_2046; // @[Mux.scala 27:72] - wire _T_2103 = _T_2102 | _T_2047; // @[Mux.scala 27:72] + wire _T_1879 = mhpme6 == 10'h1; // @[dec_tlu_ctl.scala 2275:34] + wire _T_1881 = mhpme6 == 10'h2; // @[dec_tlu_ctl.scala 2276:34] + wire _T_1883 = mhpme6 == 10'h3; // @[dec_tlu_ctl.scala 2277:34] + wire _T_1885 = mhpme6 == 10'h4; // @[dec_tlu_ctl.scala 2278:34] + wire _T_1889 = mhpme6 == 10'h5; // @[dec_tlu_ctl.scala 2279:34] + wire _T_1895 = mhpme6 == 10'h6; // @[dec_tlu_ctl.scala 2280:34] + wire _T_1900 = mhpme6 == 10'h7; // @[dec_tlu_ctl.scala 2281:34] + wire _T_1902 = mhpme6 == 10'h8; // @[dec_tlu_ctl.scala 2282:34] + wire _T_1904 = mhpme6 == 10'h1e; // @[dec_tlu_ctl.scala 2283:34] + wire _T_1906 = mhpme6 == 10'h9; // @[dec_tlu_ctl.scala 2284:34] + wire _T_1909 = mhpme6 == 10'ha; // @[dec_tlu_ctl.scala 2285:34] + wire _T_1912 = mhpme6 == 10'hb; // @[dec_tlu_ctl.scala 2286:34] + wire _T_1915 = mhpme6 == 10'hc; // @[dec_tlu_ctl.scala 2287:34] + wire _T_1918 = mhpme6 == 10'hd; // @[dec_tlu_ctl.scala 2288:34] + wire _T_1922 = mhpme6 == 10'he; // @[dec_tlu_ctl.scala 2289:34] + wire _T_1927 = mhpme6 == 10'hf; // @[dec_tlu_ctl.scala 2290:34] + wire _T_1930 = mhpme6 == 10'h10; // @[dec_tlu_ctl.scala 2291:34] + wire _T_1933 = mhpme6 == 10'h12; // @[dec_tlu_ctl.scala 2292:34] + wire _T_1936 = mhpme6 == 10'h11; // @[dec_tlu_ctl.scala 2293:34] + wire _T_1939 = mhpme6 == 10'h13; // @[dec_tlu_ctl.scala 2294:34] + wire _T_1942 = mhpme6 == 10'h14; // @[dec_tlu_ctl.scala 2295:34] + wire _T_1945 = mhpme6 == 10'h15; // @[dec_tlu_ctl.scala 2296:34] + wire _T_1948 = mhpme6 == 10'h16; // @[dec_tlu_ctl.scala 2297:34] + wire _T_1951 = mhpme6 == 10'h17; // @[dec_tlu_ctl.scala 2298:34] + wire _T_1954 = mhpme6 == 10'h18; // @[dec_tlu_ctl.scala 2299:34] + wire _T_1959 = mhpme6 == 10'h19; // @[dec_tlu_ctl.scala 2300:34] + wire _T_1962 = mhpme6 == 10'h1a; // @[dec_tlu_ctl.scala 2301:34] + wire _T_1965 = mhpme6 == 10'h1b; // @[dec_tlu_ctl.scala 2302:34] + wire _T_1968 = mhpme6 == 10'h1c; // @[dec_tlu_ctl.scala 2303:34] + wire _T_1972 = mhpme6 == 10'h1f; // @[dec_tlu_ctl.scala 2305:34] + wire _T_1974 = mhpme6 == 10'h20; // @[dec_tlu_ctl.scala 2306:34] + wire _T_1976 = mhpme6 == 10'h22; // @[dec_tlu_ctl.scala 2307:34] + wire _T_1978 = mhpme6 == 10'h23; // @[dec_tlu_ctl.scala 2308:34] + wire _T_1980 = mhpme6 == 10'h24; // @[dec_tlu_ctl.scala 2309:34] + wire _T_1982 = mhpme6 == 10'h25; // @[dec_tlu_ctl.scala 2310:34] + wire _T_1986 = mhpme6 == 10'h26; // @[dec_tlu_ctl.scala 2311:34] + wire _T_1990 = mhpme6 == 10'h27; // @[dec_tlu_ctl.scala 2312:34] + wire _T_1992 = mhpme6 == 10'h28; // @[dec_tlu_ctl.scala 2313:34] + wire _T_1994 = mhpme6 == 10'h29; // @[dec_tlu_ctl.scala 2314:34] + wire _T_1998 = mhpme6 == 10'h2a; // @[dec_tlu_ctl.scala 2315:34] + wire _T_2000 = mhpme6 == 10'h2b; // @[dec_tlu_ctl.scala 2316:34] + wire _T_2002 = mhpme6 == 10'h2c; // @[dec_tlu_ctl.scala 2317:34] + wire _T_2004 = mhpme6 == 10'h2d; // @[dec_tlu_ctl.scala 2318:34] + wire _T_2006 = mhpme6 == 10'h2e; // @[dec_tlu_ctl.scala 2319:34] + wire _T_2008 = mhpme6 == 10'h2f; // @[dec_tlu_ctl.scala 2320:34] + wire _T_2010 = mhpme6 == 10'h30; // @[dec_tlu_ctl.scala 2321:34] + wire _T_2012 = mhpme6 == 10'h31; // @[dec_tlu_ctl.scala 2322:34] + wire _T_2017 = mhpme6 == 10'h32; // @[dec_tlu_ctl.scala 2323:34] + wire _T_2027 = mhpme6 == 10'h36; // @[dec_tlu_ctl.scala 2324:34] + wire _T_2030 = mhpme6 == 10'h37; // @[dec_tlu_ctl.scala 2325:34] + wire _T_2033 = mhpme6 == 10'h38; // @[dec_tlu_ctl.scala 2326:34] + wire _T_2036 = mhpme6 == 10'h200; // @[dec_tlu_ctl.scala 2328:34] + wire _T_2038 = mhpme6 == 10'h201; // @[dec_tlu_ctl.scala 2329:34] + wire _T_2040 = mhpme6 == 10'h202; // @[dec_tlu_ctl.scala 2330:34] + wire _T_2042 = mhpme6 == 10'h203; // @[dec_tlu_ctl.scala 2331:34] + wire _T_2044 = mhpme6 == 10'h204; // @[dec_tlu_ctl.scala 2332:34] + wire _T_2047 = _T_1881 & io_ifu_pmu_ic_hit; // @[Mux.scala 27:72] + wire _T_2048 = _T_1883 & io_ifu_pmu_ic_miss; // @[Mux.scala 27:72] + wire _T_2049 = _T_1885 & _T_1036; // @[Mux.scala 27:72] + wire _T_2050 = _T_1889 & _T_1042; // @[Mux.scala 27:72] + wire _T_2051 = _T_1895 & _T_1047; // @[Mux.scala 27:72] + wire _T_2052 = _T_1900 & io_ifu_pmu_instr_aligned; // @[Mux.scala 27:72] + wire _T_2053 = _T_1902 & io_dec_pmu_instr_decoded; // @[Mux.scala 27:72] + wire _T_2054 = _T_1904 & io_dec_pmu_decode_stall; // @[Mux.scala 27:72] + wire _T_2055 = _T_1906 & _T_1056; // @[Mux.scala 27:72] + wire _T_2056 = _T_1909 & _T_1059; // @[Mux.scala 27:72] + wire _T_2057 = _T_1912 & _T_1062; // @[Mux.scala 27:72] + wire _T_2058 = _T_1915 & _T_1065; // @[Mux.scala 27:72] + wire _T_2059 = _T_1918 & _T_1069; // @[Mux.scala 27:72] + wire _T_2060 = _T_1922 & _T_1074; // @[Mux.scala 27:72] + wire _T_2061 = _T_1927 & _T_1077; // @[Mux.scala 27:72] + wire _T_2062 = _T_1930 & _T_1080; // @[Mux.scala 27:72] + wire _T_2063 = _T_1933 & _T_1083; // @[Mux.scala 27:72] + wire _T_2064 = _T_1936 & _T_1086; // @[Mux.scala 27:72] + wire _T_2065 = _T_1939 & _T_1089; // @[Mux.scala 27:72] + wire _T_2066 = _T_1942 & _T_1092; // @[Mux.scala 27:72] + wire _T_2067 = _T_1945 & _T_1095; // @[Mux.scala 27:72] + wire _T_2068 = _T_1948 & _T_1098; // @[Mux.scala 27:72] + wire _T_2069 = _T_1951 & _T_1101; // @[Mux.scala 27:72] + wire _T_2070 = _T_1954 & _T_1106; // @[Mux.scala 27:72] + wire _T_2071 = _T_1959 & _T_1109; // @[Mux.scala 27:72] + wire _T_2072 = _T_1962 & _T_1112; // @[Mux.scala 27:72] + wire _T_2073 = _T_1965 & _T_1115; // @[Mux.scala 27:72] + wire _T_2074 = _T_1968 & io_ifu_pmu_fetch_stall; // @[Mux.scala 27:72] + wire _T_2076 = _T_1972 & io_dec_pmu_postsync_stall; // @[Mux.scala 27:72] + wire _T_2077 = _T_1974 & io_dec_pmu_presync_stall; // @[Mux.scala 27:72] + wire _T_2078 = _T_1976 & io_lsu_store_stall_any; // @[Mux.scala 27:72] + wire _T_2079 = _T_1978 & io_dma_dccm_stall_any; // @[Mux.scala 27:72] + wire _T_2080 = _T_1980 & io_dma_iccm_stall_any; // @[Mux.scala 27:72] + wire _T_2081 = _T_1982 & _T_1133; // @[Mux.scala 27:72] + wire _T_2082 = _T_1986 & _T_1137; // @[Mux.scala 27:72] + wire _T_2083 = _T_1990 & io_take_ext_int; // @[Mux.scala 27:72] + wire _T_2084 = _T_1992 & io_tlu_flush_lower_r; // @[Mux.scala 27:72] + wire _T_2085 = _T_1994 & _T_1145; // @[Mux.scala 27:72] + wire _T_2086 = _T_1998 & io_ifu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_2087 = _T_2000 & io_lsu_pmu_bus_trxn; // @[Mux.scala 27:72] + wire _T_2088 = _T_2002 & io_lsu_pmu_bus_misaligned; // @[Mux.scala 27:72] + wire _T_2089 = _T_2004 & io_ifu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_2090 = _T_2006 & io_lsu_pmu_bus_error; // @[Mux.scala 27:72] + wire _T_2091 = _T_2008 & io_ifu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_2092 = _T_2010 & io_lsu_pmu_bus_busy; // @[Mux.scala 27:72] + wire _T_2093 = _T_2012 & _T_1164; // @[Mux.scala 27:72] + wire _T_2094 = _T_2017 & _T_1174; // @[Mux.scala 27:72] + wire _T_2095 = _T_2027 & _T_1177; // @[Mux.scala 27:72] + wire _T_2096 = _T_2030 & _T_1180; // @[Mux.scala 27:72] + wire _T_2097 = _T_2033 & _T_1183; // @[Mux.scala 27:72] + wire _T_2098 = _T_2036 & io_dec_tlu_pmu_fw_halted; // @[Mux.scala 27:72] + wire _T_2099 = _T_2038 & io_dma_pmu_any_read; // @[Mux.scala 27:72] + wire _T_2100 = _T_2040 & io_dma_pmu_any_write; // @[Mux.scala 27:72] + wire _T_2101 = _T_2042 & io_dma_pmu_dccm_read; // @[Mux.scala 27:72] + wire _T_2102 = _T_2044 & io_dma_pmu_dccm_write; // @[Mux.scala 27:72] + wire _T_2103 = _T_1879 | _T_2047; // @[Mux.scala 27:72] wire _T_2104 = _T_2103 | _T_2048; // @[Mux.scala 27:72] wire _T_2105 = _T_2104 | _T_2049; // @[Mux.scala 27:72] wire _T_2106 = _T_2105 | _T_2050; // @[Mux.scala 27:72] @@ -52136,8 +52135,8 @@ module csr_tlu( wire _T_2127 = _T_2126 | _T_2071; // @[Mux.scala 27:72] wire _T_2128 = _T_2127 | _T_2072; // @[Mux.scala 27:72] wire _T_2129 = _T_2128 | _T_2073; // @[Mux.scala 27:72] - wire _T_2130 = _T_2129 | _T_2053; // @[Mux.scala 27:72] - wire _T_2131 = _T_2130 | _T_2075; // @[Mux.scala 27:72] + wire _T_2130 = _T_2129 | _T_2074; // @[Mux.scala 27:72] + wire _T_2131 = _T_2130 | _T_2054; // @[Mux.scala 27:72] wire _T_2132 = _T_2131 | _T_2076; // @[Mux.scala 27:72] wire _T_2133 = _T_2132 | _T_2077; // @[Mux.scala 27:72] wire _T_2134 = _T_2133 | _T_2078; // @[Mux.scala 27:72] @@ -52164,187 +52163,187 @@ module csr_tlu( wire _T_2155 = _T_2154 | _T_2099; // @[Mux.scala 27:72] wire _T_2156 = _T_2155 | _T_2100; // @[Mux.scala 27:72] wire _T_2157 = _T_2156 | _T_2101; // @[Mux.scala 27:72] - wire mhpmc_inc_r_3 = _T_1877 & _T_2157; // @[dec_tlu_ctl.scala 2274:44] + wire _T_2158 = _T_2157 | _T_2102; // @[Mux.scala 27:72] + wire mhpmc_inc_r_3 = _T_1878 & _T_2158; // @[dec_tlu_ctl.scala 2274:44] reg mhpmc_inc_r_d1_0; // @[dec_tlu_ctl.scala 2335:53] reg mhpmc_inc_r_d1_1; // @[dec_tlu_ctl.scala 2336:53] reg mhpmc_inc_r_d1_2; // @[dec_tlu_ctl.scala 2337:53] reg mhpmc_inc_r_d1_3; // @[dec_tlu_ctl.scala 2338:53] reg perfcnt_halted_d1; // @[dec_tlu_ctl.scala 2339:56] wire perfcnt_halted = _T_85 | io_dec_tlu_pmu_fw_halted; // @[dec_tlu_ctl.scala 2342:67] - wire _T_2169 = ~_T_85; // @[dec_tlu_ctl.scala 2343:37] - wire [3:0] _T_2171 = _T_2169 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] - wire [3:0] _T_2178 = {mhpme6[9],mhpme5[9],mhpme4[9],mhpme3[9]}; // @[Cat.scala 29:58] - wire [3:0] perfcnt_during_sleep = _T_2171 & _T_2178; // @[dec_tlu_ctl.scala 2343:86] - wire _T_2180 = ~perfcnt_during_sleep[0]; // @[dec_tlu_ctl.scala 2345:67] - wire _T_2181 = perfcnt_halted_d1 & _T_2180; // @[dec_tlu_ctl.scala 2345:65] - wire _T_2182 = ~_T_2181; // @[dec_tlu_ctl.scala 2345:45] - wire _T_2185 = ~perfcnt_during_sleep[1]; // @[dec_tlu_ctl.scala 2346:67] - wire _T_2186 = perfcnt_halted_d1 & _T_2185; // @[dec_tlu_ctl.scala 2346:65] - wire _T_2187 = ~_T_2186; // @[dec_tlu_ctl.scala 2346:45] - wire _T_2190 = ~perfcnt_during_sleep[2]; // @[dec_tlu_ctl.scala 2347:67] - wire _T_2191 = perfcnt_halted_d1 & _T_2190; // @[dec_tlu_ctl.scala 2347:65] - wire _T_2192 = ~_T_2191; // @[dec_tlu_ctl.scala 2347:45] - wire _T_2195 = ~perfcnt_during_sleep[3]; // @[dec_tlu_ctl.scala 2348:67] - wire _T_2196 = perfcnt_halted_d1 & _T_2195; // @[dec_tlu_ctl.scala 2348:65] - wire _T_2197 = ~_T_2196; // @[dec_tlu_ctl.scala 2348:45] - wire _T_2200 = io_dec_csr_wraddr_r == 12'hb03; // @[dec_tlu_ctl.scala 2354:72] - wire mhpmc3_wr_en0 = io_dec_csr_wen_r_mod & _T_2200; // @[dec_tlu_ctl.scala 2354:43] - wire _T_2201 = ~perfcnt_halted; // @[dec_tlu_ctl.scala 2355:23] - wire _T_2203 = _T_2201 | perfcnt_during_sleep[0]; // @[dec_tlu_ctl.scala 2355:39] - wire _T_2204 = |mhpmc_inc_r_0; // @[dec_tlu_ctl.scala 2355:86] - wire mhpmc3_wr_en1 = _T_2203 & _T_2204; // @[dec_tlu_ctl.scala 2355:66] + wire _T_2170 = ~_T_85; // @[dec_tlu_ctl.scala 2343:37] + wire [3:0] _T_2172 = _T_2170 ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] + wire [3:0] _T_2179 = {mhpme6[9],mhpme5[9],mhpme4[9],mhpme3[9]}; // @[Cat.scala 29:58] + wire [3:0] perfcnt_during_sleep = _T_2172 & _T_2179; // @[dec_tlu_ctl.scala 2343:86] + wire _T_2181 = ~perfcnt_during_sleep[0]; // @[dec_tlu_ctl.scala 2345:67] + wire _T_2182 = perfcnt_halted_d1 & _T_2181; // @[dec_tlu_ctl.scala 2345:65] + wire _T_2183 = ~_T_2182; // @[dec_tlu_ctl.scala 2345:45] + wire _T_2186 = ~perfcnt_during_sleep[1]; // @[dec_tlu_ctl.scala 2346:67] + wire _T_2187 = perfcnt_halted_d1 & _T_2186; // @[dec_tlu_ctl.scala 2346:65] + wire _T_2188 = ~_T_2187; // @[dec_tlu_ctl.scala 2346:45] + wire _T_2191 = ~perfcnt_during_sleep[2]; // @[dec_tlu_ctl.scala 2347:67] + wire _T_2192 = perfcnt_halted_d1 & _T_2191; // @[dec_tlu_ctl.scala 2347:65] + wire _T_2193 = ~_T_2192; // @[dec_tlu_ctl.scala 2347:45] + wire _T_2196 = ~perfcnt_during_sleep[3]; // @[dec_tlu_ctl.scala 2348:67] + wire _T_2197 = perfcnt_halted_d1 & _T_2196; // @[dec_tlu_ctl.scala 2348:65] + wire _T_2198 = ~_T_2197; // @[dec_tlu_ctl.scala 2348:45] + wire _T_2201 = io_dec_csr_wraddr_r == 12'hb03; // @[dec_tlu_ctl.scala 2354:72] + wire mhpmc3_wr_en0 = io_dec_csr_wen_r_mod & _T_2201; // @[dec_tlu_ctl.scala 2354:43] + wire _T_2202 = ~perfcnt_halted; // @[dec_tlu_ctl.scala 2355:23] + wire _T_2204 = _T_2202 | perfcnt_during_sleep[0]; // @[dec_tlu_ctl.scala 2355:39] + wire _T_2205 = |mhpmc_inc_r_0; // @[dec_tlu_ctl.scala 2355:86] + wire mhpmc3_wr_en1 = _T_2204 & _T_2205; // @[dec_tlu_ctl.scala 2355:66] reg [31:0] mhpmc3h; // @[lib.scala 358:16] reg [31:0] mhpmc3; // @[lib.scala 358:16] - wire [63:0] _T_2207 = {mhpmc3h,mhpmc3}; // @[Cat.scala 29:58] - wire [63:0] _T_2208 = {63'h0,mhpmc_inc_r_0}; // @[Cat.scala 29:58] - wire [63:0] mhpmc3_incr = _T_2207 + _T_2208; // @[dec_tlu_ctl.scala 2359:49] - wire _T_2216 = io_dec_csr_wraddr_r == 12'hb83; // @[dec_tlu_ctl.scala 2364:73] - wire mhpmc3h_wr_en0 = io_dec_csr_wen_r_mod & _T_2216; // @[dec_tlu_ctl.scala 2364:44] - wire _T_2222 = io_dec_csr_wraddr_r == 12'hb04; // @[dec_tlu_ctl.scala 2373:72] - wire mhpmc4_wr_en0 = io_dec_csr_wen_r_mod & _T_2222; // @[dec_tlu_ctl.scala 2373:43] - wire _T_2225 = _T_2201 | perfcnt_during_sleep[1]; // @[dec_tlu_ctl.scala 2374:39] - wire _T_2226 = |mhpmc_inc_r_1; // @[dec_tlu_ctl.scala 2374:86] - wire mhpmc4_wr_en1 = _T_2225 & _T_2226; // @[dec_tlu_ctl.scala 2374:66] + wire [63:0] _T_2208 = {mhpmc3h,mhpmc3}; // @[Cat.scala 29:58] + wire [63:0] _T_2209 = {63'h0,mhpmc_inc_r_0}; // @[Cat.scala 29:58] + wire [63:0] mhpmc3_incr = _T_2208 + _T_2209; // @[dec_tlu_ctl.scala 2359:49] + wire _T_2217 = io_dec_csr_wraddr_r == 12'hb83; // @[dec_tlu_ctl.scala 2364:73] + wire mhpmc3h_wr_en0 = io_dec_csr_wen_r_mod & _T_2217; // @[dec_tlu_ctl.scala 2364:44] + wire _T_2223 = io_dec_csr_wraddr_r == 12'hb04; // @[dec_tlu_ctl.scala 2373:72] + wire mhpmc4_wr_en0 = io_dec_csr_wen_r_mod & _T_2223; // @[dec_tlu_ctl.scala 2373:43] + wire _T_2226 = _T_2202 | perfcnt_during_sleep[1]; // @[dec_tlu_ctl.scala 2374:39] + wire _T_2227 = |mhpmc_inc_r_1; // @[dec_tlu_ctl.scala 2374:86] + wire mhpmc4_wr_en1 = _T_2226 & _T_2227; // @[dec_tlu_ctl.scala 2374:66] reg [31:0] mhpmc4h; // @[lib.scala 358:16] reg [31:0] mhpmc4; // @[lib.scala 358:16] - wire [63:0] _T_2229 = {mhpmc4h,mhpmc4}; // @[Cat.scala 29:58] - wire [63:0] _T_2230 = {63'h0,mhpmc_inc_r_1}; // @[Cat.scala 29:58] - wire [63:0] mhpmc4_incr = _T_2229 + _T_2230; // @[dec_tlu_ctl.scala 2379:49] - wire _T_2239 = io_dec_csr_wraddr_r == 12'hb84; // @[dec_tlu_ctl.scala 2383:73] - wire mhpmc4h_wr_en0 = io_dec_csr_wen_r_mod & _T_2239; // @[dec_tlu_ctl.scala 2383:44] - wire _T_2245 = io_dec_csr_wraddr_r == 12'hb05; // @[dec_tlu_ctl.scala 2392:72] - wire mhpmc5_wr_en0 = io_dec_csr_wen_r_mod & _T_2245; // @[dec_tlu_ctl.scala 2392:43] - wire _T_2248 = _T_2201 | perfcnt_during_sleep[2]; // @[dec_tlu_ctl.scala 2393:39] - wire _T_2249 = |mhpmc_inc_r_2; // @[dec_tlu_ctl.scala 2393:86] - wire mhpmc5_wr_en1 = _T_2248 & _T_2249; // @[dec_tlu_ctl.scala 2393:66] + wire [63:0] _T_2230 = {mhpmc4h,mhpmc4}; // @[Cat.scala 29:58] + wire [63:0] _T_2231 = {63'h0,mhpmc_inc_r_1}; // @[Cat.scala 29:58] + wire [63:0] mhpmc4_incr = _T_2230 + _T_2231; // @[dec_tlu_ctl.scala 2379:49] + wire _T_2240 = io_dec_csr_wraddr_r == 12'hb84; // @[dec_tlu_ctl.scala 2383:73] + wire mhpmc4h_wr_en0 = io_dec_csr_wen_r_mod & _T_2240; // @[dec_tlu_ctl.scala 2383:44] + wire _T_2246 = io_dec_csr_wraddr_r == 12'hb05; // @[dec_tlu_ctl.scala 2392:72] + wire mhpmc5_wr_en0 = io_dec_csr_wen_r_mod & _T_2246; // @[dec_tlu_ctl.scala 2392:43] + wire _T_2249 = _T_2202 | perfcnt_during_sleep[2]; // @[dec_tlu_ctl.scala 2393:39] + wire _T_2250 = |mhpmc_inc_r_2; // @[dec_tlu_ctl.scala 2393:86] + wire mhpmc5_wr_en1 = _T_2249 & _T_2250; // @[dec_tlu_ctl.scala 2393:66] reg [31:0] mhpmc5h; // @[lib.scala 358:16] reg [31:0] mhpmc5; // @[lib.scala 358:16] - wire [63:0] _T_2252 = {mhpmc5h,mhpmc5}; // @[Cat.scala 29:58] - wire [63:0] _T_2253 = {63'h0,mhpmc_inc_r_2}; // @[Cat.scala 29:58] - wire [63:0] mhpmc5_incr = _T_2252 + _T_2253; // @[dec_tlu_ctl.scala 2396:49] - wire _T_2261 = io_dec_csr_wraddr_r == 12'hb85; // @[dec_tlu_ctl.scala 2401:73] - wire mhpmc5h_wr_en0 = io_dec_csr_wen_r_mod & _T_2261; // @[dec_tlu_ctl.scala 2401:44] - wire _T_2267 = io_dec_csr_wraddr_r == 12'hb06; // @[dec_tlu_ctl.scala 2410:72] - wire mhpmc6_wr_en0 = io_dec_csr_wen_r_mod & _T_2267; // @[dec_tlu_ctl.scala 2410:43] - wire _T_2270 = _T_2201 | perfcnt_during_sleep[3]; // @[dec_tlu_ctl.scala 2411:39] - wire _T_2271 = |mhpmc_inc_r_3; // @[dec_tlu_ctl.scala 2411:86] - wire mhpmc6_wr_en1 = _T_2270 & _T_2271; // @[dec_tlu_ctl.scala 2411:66] + wire [63:0] _T_2253 = {mhpmc5h,mhpmc5}; // @[Cat.scala 29:58] + wire [63:0] _T_2254 = {63'h0,mhpmc_inc_r_2}; // @[Cat.scala 29:58] + wire [63:0] mhpmc5_incr = _T_2253 + _T_2254; // @[dec_tlu_ctl.scala 2396:49] + wire _T_2262 = io_dec_csr_wraddr_r == 12'hb85; // @[dec_tlu_ctl.scala 2401:73] + wire mhpmc5h_wr_en0 = io_dec_csr_wen_r_mod & _T_2262; // @[dec_tlu_ctl.scala 2401:44] + wire _T_2268 = io_dec_csr_wraddr_r == 12'hb06; // @[dec_tlu_ctl.scala 2410:72] + wire mhpmc6_wr_en0 = io_dec_csr_wen_r_mod & _T_2268; // @[dec_tlu_ctl.scala 2410:43] + wire _T_2271 = _T_2202 | perfcnt_during_sleep[3]; // @[dec_tlu_ctl.scala 2411:39] + wire _T_2272 = |mhpmc_inc_r_3; // @[dec_tlu_ctl.scala 2411:86] + wire mhpmc6_wr_en1 = _T_2271 & _T_2272; // @[dec_tlu_ctl.scala 2411:66] reg [31:0] mhpmc6h; // @[lib.scala 358:16] reg [31:0] mhpmc6; // @[lib.scala 358:16] - wire [63:0] _T_2274 = {mhpmc6h,mhpmc6}; // @[Cat.scala 29:58] - wire [63:0] _T_2275 = {63'h0,mhpmc_inc_r_3}; // @[Cat.scala 29:58] - wire [63:0] mhpmc6_incr = _T_2274 + _T_2275; // @[dec_tlu_ctl.scala 2414:49] - wire _T_2283 = io_dec_csr_wraddr_r == 12'hb86; // @[dec_tlu_ctl.scala 2419:73] - wire mhpmc6h_wr_en0 = io_dec_csr_wen_r_mod & _T_2283; // @[dec_tlu_ctl.scala 2419:44] - wire _T_2289 = io_dec_csr_wrdata_r[9:0] > 10'h204; // @[dec_tlu_ctl.scala 2430:56] - wire _T_2291 = |io_dec_csr_wrdata_r[31:10]; // @[dec_tlu_ctl.scala 2430:102] - wire _T_2292 = _T_2289 | _T_2291; // @[dec_tlu_ctl.scala 2430:71] - wire _T_2295 = io_dec_csr_wraddr_r == 12'h323; // @[dec_tlu_ctl.scala 2432:70] - wire wr_mhpme3_r = io_dec_csr_wen_r_mod & _T_2295; // @[dec_tlu_ctl.scala 2432:41] - wire _T_2299 = io_dec_csr_wraddr_r == 12'h324; // @[dec_tlu_ctl.scala 2439:70] - wire wr_mhpme4_r = io_dec_csr_wen_r_mod & _T_2299; // @[dec_tlu_ctl.scala 2439:41] - wire _T_2303 = io_dec_csr_wraddr_r == 12'h325; // @[dec_tlu_ctl.scala 2446:70] - wire wr_mhpme5_r = io_dec_csr_wen_r_mod & _T_2303; // @[dec_tlu_ctl.scala 2446:41] - wire _T_2307 = io_dec_csr_wraddr_r == 12'h326; // @[dec_tlu_ctl.scala 2453:70] - wire wr_mhpme6_r = io_dec_csr_wen_r_mod & _T_2307; // @[dec_tlu_ctl.scala 2453:41] - wire _T_2311 = io_dec_csr_wraddr_r == 12'h320; // @[dec_tlu_ctl.scala 2470:77] - wire wr_mcountinhibit_r = io_dec_csr_wen_r_mod & _T_2311; // @[dec_tlu_ctl.scala 2470:48] - wire _T_2323 = io_i0_valid_wb | io_exc_or_int_valid_r_d1; // @[dec_tlu_ctl.scala 2485:51] - wire _T_2324 = _T_2323 | io_interrupt_valid_r_d1; // @[dec_tlu_ctl.scala 2485:78] - wire _T_2325 = _T_2324 | io_dec_tlu_i0_valid_wb1; // @[dec_tlu_ctl.scala 2485:104] - wire _T_2326 = _T_2325 | io_dec_tlu_i0_exc_valid_wb1; // @[dec_tlu_ctl.scala 2485:130] - wire _T_2327 = _T_2326 | io_dec_tlu_int_valid_wb1; // @[dec_tlu_ctl.scala 2486:32] - reg _T_2330; // @[dec_tlu_ctl.scala 2488:62] - wire _T_2331 = io_i0_exception_valid_r_d1 | io_lsu_i0_exc_r_d1; // @[dec_tlu_ctl.scala 2489:91] - wire _T_2332 = ~io_trigger_hit_dmode_r_d1; // @[dec_tlu_ctl.scala 2489:137] - wire _T_2333 = io_trigger_hit_r_d1 & _T_2332; // @[dec_tlu_ctl.scala 2489:135] - reg _T_2335; // @[dec_tlu_ctl.scala 2489:62] - reg [4:0] _T_2336; // @[dec_tlu_ctl.scala 2490:62] - reg _T_2337; // @[dec_tlu_ctl.scala 2491:62] - wire [31:0] _T_2343 = {io_core_id,4'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2352 = {21'h3,3'h0,io_mstatus[1],3'h0,io_mstatus[0],3'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2357 = {io_mtvec[30:1],1'h0,io_mtvec[0]}; // @[Cat.scala 29:58] - wire [31:0] _T_2370 = {1'h0,io_mip[5:3],16'h0,io_mip[2],3'h0,io_mip[1],3'h0,io_mip[0],3'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2383 = {1'h0,mie[5:3],16'h0,mie[2],3'h0,mie[1],3'h0,mie[0],3'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2395 = {io_mepc,1'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2400 = {28'h0,mscause}; // @[Cat.scala 29:58] - wire [31:0] _T_2408 = {meivt,10'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2411 = {meivt,meihap,2'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2414 = {28'h0,meicurpl}; // @[Cat.scala 29:58] - wire [31:0] _T_2417 = {28'h0,meicidpl}; // @[Cat.scala 29:58] - wire [31:0] _T_2420 = {28'h0,meipt}; // @[Cat.scala 29:58] - wire [31:0] _T_2423 = {23'h0,mcgc}; // @[Cat.scala 29:58] - wire [31:0] _T_2426 = {13'h0,_T_350,4'h0,mfdc_int[11:7],_T_353,mfdc_int[5:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_2430 = {16'h4000,io_dcsr[15:2],2'h3}; // @[Cat.scala 29:58] - wire [31:0] _T_2432 = {io_dpc,1'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2448 = {7'h0,dicawics[16],2'h0,dicawics[15:14],3'h0,dicawics[13:0],3'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2451 = {30'h0,mtsel}; // @[Cat.scala 29:58] - wire [31:0] _T_2480 = {26'h0,mfdht}; // @[Cat.scala 29:58] - wire [31:0] _T_2483 = {30'h0,mfdhs}; // @[Cat.scala 29:58] - wire [31:0] _T_2486 = {22'h0,mhpme3}; // @[Cat.scala 29:58] - wire [31:0] _T_2489 = {22'h0,mhpme4}; // @[Cat.scala 29:58] - wire [31:0] _T_2492 = {22'h0,mhpme5}; // @[Cat.scala 29:58] - wire [31:0] _T_2495 = {22'h0,mhpme6}; // @[Cat.scala 29:58] - wire [31:0] _T_2498 = {25'h0,temp_ncount6_2,1'h0,temp_ncount0}; // @[Cat.scala 29:58] - wire [31:0] _T_2501 = {30'h0,mpmc,1'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_2504 = io_csr_pkt_csr_misa ? 32'h40001104 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2505 = io_csr_pkt_csr_mvendorid ? 32'h45 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2506 = io_csr_pkt_csr_marchid ? 32'h10 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2507 = io_csr_pkt_csr_mimpid ? 32'h1 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2508 = io_csr_pkt_csr_mhartid ? _T_2343 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2509 = io_csr_pkt_csr_mstatus ? _T_2352 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2510 = io_csr_pkt_csr_mtvec ? _T_2357 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2511 = io_csr_pkt_csr_mip ? _T_2370 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2512 = io_csr_pkt_csr_mie ? _T_2383 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2513 = io_csr_pkt_csr_mcyclel ? mcyclel : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2514 = io_csr_pkt_csr_mcycleh ? mcycleh_inc : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2515 = io_csr_pkt_csr_minstretl ? minstretl : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2516 = io_csr_pkt_csr_minstreth ? minstreth_inc : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2517 = io_csr_pkt_csr_mscratch ? mscratch : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2518 = io_csr_pkt_csr_mepc ? _T_2395 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2519 = io_csr_pkt_csr_mcause ? mcause : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2520 = io_csr_pkt_csr_mscause ? _T_2400 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2521 = io_csr_pkt_csr_mtval ? mtval : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2522 = io_csr_pkt_csr_mrac ? mrac : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2523 = io_csr_pkt_csr_mdseac ? mdseac : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2524 = io_csr_pkt_csr_meivt ? _T_2408 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2525 = io_csr_pkt_csr_meihap ? _T_2411 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2526 = io_csr_pkt_csr_meicurpl ? _T_2414 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2527 = io_csr_pkt_csr_meicidpl ? _T_2417 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2528 = io_csr_pkt_csr_meipt ? _T_2420 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2529 = io_csr_pkt_csr_mcgc ? _T_2423 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2530 = io_csr_pkt_csr_mfdc ? _T_2426 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2531 = io_csr_pkt_csr_dcsr ? _T_2430 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2532 = io_csr_pkt_csr_dpc ? _T_2432 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2533 = io_csr_pkt_csr_dicad0 ? dicad0[31:0] : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2534 = io_csr_pkt_csr_dicad0h ? dicad0h : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2535 = io_csr_pkt_csr_dicad1 ? dicad1 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2536 = io_csr_pkt_csr_dicawics ? _T_2448 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2537 = io_csr_pkt_csr_mtsel ? _T_2451 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2538 = io_csr_pkt_csr_mtdata1 ? mtdata1_tsel_out : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2539 = io_csr_pkt_csr_mtdata2 ? mtdata2_tsel_out : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2540 = io_csr_pkt_csr_micect ? micect : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2541 = io_csr_pkt_csr_miccmect ? miccmect : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2542 = io_csr_pkt_csr_mdccmect ? mdccmect : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2543 = io_csr_pkt_csr_mhpmc3 ? mhpmc3 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2544 = io_csr_pkt_csr_mhpmc4 ? mhpmc4 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2545 = io_csr_pkt_csr_mhpmc5 ? mhpmc5 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2546 = io_csr_pkt_csr_mhpmc6 ? mhpmc6 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2547 = io_csr_pkt_csr_mhpmc3h ? mhpmc3h : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2548 = io_csr_pkt_csr_mhpmc4h ? mhpmc4h : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2549 = io_csr_pkt_csr_mhpmc5h ? mhpmc5h : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2550 = io_csr_pkt_csr_mhpmc6h ? mhpmc6h : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2551 = io_csr_pkt_csr_mfdht ? _T_2480 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2552 = io_csr_pkt_csr_mfdhs ? _T_2483 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2553 = io_csr_pkt_csr_mhpme3 ? _T_2486 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2554 = io_csr_pkt_csr_mhpme4 ? _T_2489 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2555 = io_csr_pkt_csr_mhpme5 ? _T_2492 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2556 = io_csr_pkt_csr_mhpme6 ? _T_2495 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2557 = io_csr_pkt_csr_mcountinhibit ? _T_2498 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2558 = io_csr_pkt_csr_mpmc ? _T_2501 : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2559 = io_dec_timer_read_d ? io_dec_timer_rddata_d : 32'h0; // @[Mux.scala 27:72] - wire [31:0] _T_2560 = _T_2504 | _T_2505; // @[Mux.scala 27:72] - wire [31:0] _T_2561 = _T_2560 | _T_2506; // @[Mux.scala 27:72] + wire [63:0] _T_2275 = {mhpmc6h,mhpmc6}; // @[Cat.scala 29:58] + wire [63:0] _T_2276 = {63'h0,mhpmc_inc_r_3}; // @[Cat.scala 29:58] + wire [63:0] mhpmc6_incr = _T_2275 + _T_2276; // @[dec_tlu_ctl.scala 2414:49] + wire _T_2284 = io_dec_csr_wraddr_r == 12'hb86; // @[dec_tlu_ctl.scala 2419:73] + wire mhpmc6h_wr_en0 = io_dec_csr_wen_r_mod & _T_2284; // @[dec_tlu_ctl.scala 2419:44] + wire _T_2290 = io_dec_csr_wrdata_r[9:0] > 10'h204; // @[dec_tlu_ctl.scala 2430:56] + wire _T_2292 = |io_dec_csr_wrdata_r[31:10]; // @[dec_tlu_ctl.scala 2430:102] + wire _T_2293 = _T_2290 | _T_2292; // @[dec_tlu_ctl.scala 2430:71] + wire _T_2296 = io_dec_csr_wraddr_r == 12'h323; // @[dec_tlu_ctl.scala 2432:70] + wire wr_mhpme3_r = io_dec_csr_wen_r_mod & _T_2296; // @[dec_tlu_ctl.scala 2432:41] + wire _T_2300 = io_dec_csr_wraddr_r == 12'h324; // @[dec_tlu_ctl.scala 2439:70] + wire wr_mhpme4_r = io_dec_csr_wen_r_mod & _T_2300; // @[dec_tlu_ctl.scala 2439:41] + wire _T_2304 = io_dec_csr_wraddr_r == 12'h325; // @[dec_tlu_ctl.scala 2446:70] + wire wr_mhpme5_r = io_dec_csr_wen_r_mod & _T_2304; // @[dec_tlu_ctl.scala 2446:41] + wire _T_2308 = io_dec_csr_wraddr_r == 12'h326; // @[dec_tlu_ctl.scala 2453:70] + wire wr_mhpme6_r = io_dec_csr_wen_r_mod & _T_2308; // @[dec_tlu_ctl.scala 2453:41] + wire _T_2312 = io_dec_csr_wraddr_r == 12'h320; // @[dec_tlu_ctl.scala 2470:77] + wire wr_mcountinhibit_r = io_dec_csr_wen_r_mod & _T_2312; // @[dec_tlu_ctl.scala 2470:48] + wire _T_2324 = io_i0_valid_wb | io_exc_or_int_valid_r_d1; // @[dec_tlu_ctl.scala 2485:51] + wire _T_2325 = _T_2324 | io_interrupt_valid_r_d1; // @[dec_tlu_ctl.scala 2485:78] + wire _T_2326 = _T_2325 | io_dec_tlu_i0_valid_wb1; // @[dec_tlu_ctl.scala 2485:104] + wire _T_2327 = _T_2326 | io_dec_tlu_i0_exc_valid_wb1; // @[dec_tlu_ctl.scala 2485:130] + wire _T_2328 = _T_2327 | io_dec_tlu_int_valid_wb1; // @[dec_tlu_ctl.scala 2486:32] + reg _T_2331; // @[dec_tlu_ctl.scala 2488:62] + wire _T_2332 = io_i0_exception_valid_r_d1 | io_lsu_i0_exc_r_d1; // @[dec_tlu_ctl.scala 2489:91] + wire _T_2333 = ~io_trigger_hit_dmode_r_d1; // @[dec_tlu_ctl.scala 2489:137] + wire _T_2334 = io_trigger_hit_r_d1 & _T_2333; // @[dec_tlu_ctl.scala 2489:135] + reg _T_2336; // @[dec_tlu_ctl.scala 2489:62] + reg [4:0] _T_2337; // @[dec_tlu_ctl.scala 2490:62] + reg _T_2338; // @[dec_tlu_ctl.scala 2491:62] + wire [31:0] _T_2344 = {io_core_id,4'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2353 = {21'h3,3'h0,io_mstatus[1],3'h0,io_mstatus[0],3'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2358 = {io_mtvec[30:1],1'h0,io_mtvec[0]}; // @[Cat.scala 29:58] + wire [31:0] _T_2371 = {1'h0,io_mip[5:3],16'h0,io_mip[2],3'h0,io_mip[1],3'h0,io_mip[0],3'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2384 = {1'h0,mie[5:3],16'h0,mie[2],3'h0,mie[1],3'h0,mie[0],3'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2396 = {io_mepc,1'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2401 = {28'h0,mscause}; // @[Cat.scala 29:58] + wire [31:0] _T_2409 = {meivt,10'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2412 = {meivt,meihap,2'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2415 = {28'h0,meicurpl}; // @[Cat.scala 29:58] + wire [31:0] _T_2418 = {28'h0,meicidpl}; // @[Cat.scala 29:58] + wire [31:0] _T_2421 = {28'h0,meipt}; // @[Cat.scala 29:58] + wire [31:0] _T_2424 = {23'h0,mcgc}; // @[Cat.scala 29:58] + wire [31:0] _T_2427 = {13'h0,_T_350,4'h0,mfdc_int[11:7],_T_353,mfdc_int[5:0]}; // @[Cat.scala 29:58] + wire [31:0] _T_2431 = {16'h4000,io_dcsr[15:2],2'h3}; // @[Cat.scala 29:58] + wire [31:0] _T_2433 = {io_dpc,1'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2449 = {7'h0,dicawics[16],2'h0,dicawics[15:14],3'h0,dicawics[13:0],3'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2452 = {30'h0,mtsel}; // @[Cat.scala 29:58] + wire [31:0] _T_2481 = {26'h0,mfdht}; // @[Cat.scala 29:58] + wire [31:0] _T_2484 = {30'h0,mfdhs}; // @[Cat.scala 29:58] + wire [31:0] _T_2487 = {22'h0,mhpme3}; // @[Cat.scala 29:58] + wire [31:0] _T_2490 = {22'h0,mhpme4}; // @[Cat.scala 29:58] + wire [31:0] _T_2493 = {22'h0,mhpme5}; // @[Cat.scala 29:58] + wire [31:0] _T_2496 = {22'h0,mhpme6}; // @[Cat.scala 29:58] + wire [31:0] _T_2499 = {25'h0,temp_ncount6_2,1'h0,temp_ncount0}; // @[Cat.scala 29:58] + wire [31:0] _T_2502 = {30'h0,mpmc,1'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_2505 = io_csr_pkt_csr_misa ? 32'h40001104 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2506 = io_csr_pkt_csr_mvendorid ? 32'h45 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2507 = io_csr_pkt_csr_marchid ? 32'h10 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2508 = io_csr_pkt_csr_mimpid ? 32'h1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2509 = io_csr_pkt_csr_mhartid ? _T_2344 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2510 = io_csr_pkt_csr_mstatus ? _T_2353 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2511 = io_csr_pkt_csr_mtvec ? _T_2358 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2512 = io_csr_pkt_csr_mip ? _T_2371 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2513 = io_csr_pkt_csr_mie ? _T_2384 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2514 = io_csr_pkt_csr_mcyclel ? mcyclel : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2515 = io_csr_pkt_csr_mcycleh ? mcycleh_inc : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2516 = io_csr_pkt_csr_minstretl ? minstretl : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2517 = io_csr_pkt_csr_minstreth ? minstreth_inc : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2518 = io_csr_pkt_csr_mscratch ? mscratch : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2519 = io_csr_pkt_csr_mepc ? _T_2396 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2520 = io_csr_pkt_csr_mcause ? mcause : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2521 = io_csr_pkt_csr_mscause ? _T_2401 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2522 = io_csr_pkt_csr_mtval ? mtval : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2523 = io_csr_pkt_csr_mrac ? mrac : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2524 = io_csr_pkt_csr_mdseac ? mdseac : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2525 = io_csr_pkt_csr_meivt ? _T_2409 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2526 = io_csr_pkt_csr_meihap ? _T_2412 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2527 = io_csr_pkt_csr_meicurpl ? _T_2415 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2528 = io_csr_pkt_csr_meicidpl ? _T_2418 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2529 = io_csr_pkt_csr_meipt ? _T_2421 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2530 = io_csr_pkt_csr_mcgc ? _T_2424 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2531 = io_csr_pkt_csr_mfdc ? _T_2427 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2532 = io_csr_pkt_csr_dcsr ? _T_2431 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2533 = io_csr_pkt_csr_dpc ? _T_2433 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2534 = io_csr_pkt_csr_dicad0 ? dicad0[31:0] : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2535 = io_csr_pkt_csr_dicad0h ? dicad0h : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2536 = io_csr_pkt_csr_dicad1 ? dicad1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2537 = io_csr_pkt_csr_dicawics ? _T_2449 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2538 = io_csr_pkt_csr_mtsel ? _T_2452 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2539 = io_csr_pkt_csr_mtdata1 ? mtdata1_tsel_out : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2540 = io_csr_pkt_csr_mtdata2 ? mtdata2_tsel_out : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2541 = io_csr_pkt_csr_micect ? micect : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2542 = io_csr_pkt_csr_miccmect ? miccmect : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2543 = io_csr_pkt_csr_mdccmect ? mdccmect : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2544 = io_csr_pkt_csr_mhpmc3 ? mhpmc3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2545 = io_csr_pkt_csr_mhpmc4 ? mhpmc4 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2546 = io_csr_pkt_csr_mhpmc5 ? mhpmc5 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2547 = io_csr_pkt_csr_mhpmc6 ? mhpmc6 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2548 = io_csr_pkt_csr_mhpmc3h ? mhpmc3h : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2549 = io_csr_pkt_csr_mhpmc4h ? mhpmc4h : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2550 = io_csr_pkt_csr_mhpmc5h ? mhpmc5h : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2551 = io_csr_pkt_csr_mhpmc6h ? mhpmc6h : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2552 = io_csr_pkt_csr_mfdht ? _T_2481 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2553 = io_csr_pkt_csr_mfdhs ? _T_2484 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2554 = io_csr_pkt_csr_mhpme3 ? _T_2487 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2555 = io_csr_pkt_csr_mhpme4 ? _T_2490 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2556 = io_csr_pkt_csr_mhpme5 ? _T_2493 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2557 = io_csr_pkt_csr_mhpme6 ? _T_2496 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2558 = io_csr_pkt_csr_mcountinhibit ? _T_2499 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2559 = io_csr_pkt_csr_mpmc ? _T_2502 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2560 = io_dec_timer_read_d ? io_dec_timer_rddata_d : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_2561 = _T_2505 | _T_2506; // @[Mux.scala 27:72] wire [31:0] _T_2562 = _T_2561 | _T_2507; // @[Mux.scala 27:72] wire [31:0] _T_2563 = _T_2562 | _T_2508; // @[Mux.scala 27:72] wire [31:0] _T_2564 = _T_2563 | _T_2509; // @[Mux.scala 27:72] @@ -52397,6 +52396,7 @@ module csr_tlu( wire [31:0] _T_2611 = _T_2610 | _T_2556; // @[Mux.scala 27:72] wire [31:0] _T_2612 = _T_2611 | _T_2557; // @[Mux.scala 27:72] wire [31:0] _T_2613 = _T_2612 | _T_2558; // @[Mux.scala 27:72] + wire [31:0] _T_2614 = _T_2613 | _T_2559; // @[Mux.scala 27:72] rvclkhdr rvclkhdr ( // @[lib.scala 352:23] .io_l1clk(rvclkhdr_io_l1clk), .io_clk(rvclkhdr_io_clk), @@ -52607,7 +52607,7 @@ module csr_tlu( .io_en(rvclkhdr_34_io_en), .io_scan_mode(rvclkhdr_34_io_scan_mode) ); - assign io_dec_tlu_ic_diag_pkt_icache_wrdata = {_T_763,dicad0[31:0]}; // @[dec_tlu_ctl.scala 2155:56] + assign io_dec_tlu_ic_diag_pkt_icache_wrdata = {_T_764,dicad0[31:0]}; // @[dec_tlu_ctl.scala 2155:56] assign io_dec_tlu_ic_diag_pkt_icache_dicawics = dicawics; // @[dec_tlu_ctl.scala 2158:41] assign io_dec_tlu_ic_diag_pkt_icache_rd_valid = icache_rd_valid_f; // @[dec_tlu_ctl.scala 2166:41] assign io_dec_tlu_ic_diag_pkt_icache_wr_valid = icache_wr_valid_f; // @[dec_tlu_ctl.scala 2167:41] @@ -52639,15 +52639,15 @@ module csr_tlu( assign io_trigger_pkt_any_3_execute = io_mtdata1_t_3[2]; // @[dec_tlu_ctl.scala 2235:40] assign io_trigger_pkt_any_3_m = io_mtdata1_t_3[3]; // @[dec_tlu_ctl.scala 2236:40] assign io_trigger_pkt_any_3_tdata2 = mtdata2_t_3; // @[dec_tlu_ctl.scala 2249:51] - assign io_dec_tlu_int_valid_wb1 = _T_2337; // @[dec_tlu_ctl.scala 2491:30] - assign io_dec_tlu_i0_exc_valid_wb1 = _T_2335; // @[dec_tlu_ctl.scala 2489:30] - assign io_dec_tlu_i0_valid_wb1 = _T_2330; // @[dec_tlu_ctl.scala 2488:30] + assign io_dec_tlu_int_valid_wb1 = _T_2338; // @[dec_tlu_ctl.scala 2491:30] + assign io_dec_tlu_i0_exc_valid_wb1 = _T_2336; // @[dec_tlu_ctl.scala 2489:30] + assign io_dec_tlu_i0_valid_wb1 = _T_2331; // @[dec_tlu_ctl.scala 2488:30] assign io_dec_tlu_mtval_wb1 = mtval; // @[dec_tlu_ctl.scala 2493:24] - assign io_dec_tlu_exc_cause_wb1 = _T_2336; // @[dec_tlu_ctl.scala 2490:30] - assign io_dec_tlu_perfcnt0 = mhpmc_inc_r_d1_0 & _T_2182; // @[dec_tlu_ctl.scala 2345:22] - assign io_dec_tlu_perfcnt1 = mhpmc_inc_r_d1_1 & _T_2187; // @[dec_tlu_ctl.scala 2346:22] - assign io_dec_tlu_perfcnt2 = mhpmc_inc_r_d1_2 & _T_2192; // @[dec_tlu_ctl.scala 2347:22] - assign io_dec_tlu_perfcnt3 = mhpmc_inc_r_d1_3 & _T_2197; // @[dec_tlu_ctl.scala 2348:22] + assign io_dec_tlu_exc_cause_wb1 = _T_2337; // @[dec_tlu_ctl.scala 2490:30] + assign io_dec_tlu_perfcnt0 = mhpmc_inc_r_d1_0 & _T_2183; // @[dec_tlu_ctl.scala 2345:22] + assign io_dec_tlu_perfcnt1 = mhpmc_inc_r_d1_1 & _T_2188; // @[dec_tlu_ctl.scala 2346:22] + assign io_dec_tlu_perfcnt2 = mhpmc_inc_r_d1_2 & _T_2193; // @[dec_tlu_ctl.scala 2347:22] + assign io_dec_tlu_perfcnt3 = mhpmc_inc_r_d1_3 & _T_2198; // @[dec_tlu_ctl.scala 2348:22] assign io_dec_tlu_misc_clk_override = mcgc[8]; // @[dec_tlu_ctl.scala 1718:31] assign io_dec_tlu_dec_clk_override = mcgc[7]; // @[dec_tlu_ctl.scala 1719:31] assign io_dec_tlu_lsu_clk_override = mcgc[4]; // @[dec_tlu_ctl.scala 1721:31] @@ -52655,7 +52655,7 @@ module csr_tlu( assign io_dec_tlu_pic_clk_override = mcgc[2]; // @[dec_tlu_ctl.scala 1723:31] assign io_dec_tlu_dccm_clk_override = mcgc[1]; // @[dec_tlu_ctl.scala 1724:31] assign io_dec_tlu_icm_clk_override = mcgc[0]; // @[dec_tlu_ctl.scala 1725:31] - assign io_dec_csr_rddata_d = _T_2613 | _T_2559; // @[dec_tlu_ctl.scala 2498:21] + assign io_dec_csr_rddata_d = _T_2614 | _T_2560; // @[dec_tlu_ctl.scala 2498:21] assign io_dec_tlu_pipelining_disable = mfdc[0]; // @[dec_tlu_ctl.scala 1768:39] assign io_dec_tlu_wr_pause_r = _T_370 & _T_371; // @[dec_tlu_ctl.scala 1777:24] assign io_dec_tlu_meipt = meipt; // @[dec_tlu_ctl.scala 2006:19] @@ -52682,10 +52682,10 @@ module csr_tlu( assign io_mdseac_locked_ns = mdseac_en | _T_489; // @[dec_tlu_ctl.scala 1825:22] assign io_force_halt = mfdht[0] & _T_609; // @[dec_tlu_ctl.scala 1933:16] assign io_dpc = _T_726; // @[dec_tlu_ctl.scala 2070:9] - assign io_mtdata1_t_0 = _T_872; // @[dec_tlu_ctl.scala 2226:39] - assign io_mtdata1_t_1 = _T_873; // @[dec_tlu_ctl.scala 2226:39] - assign io_mtdata1_t_2 = _T_874; // @[dec_tlu_ctl.scala 2226:39] - assign io_mtdata1_t_3 = _T_875; // @[dec_tlu_ctl.scala 2226:39] + assign io_mtdata1_t_0 = _T_873; // @[dec_tlu_ctl.scala 2226:39] + assign io_mtdata1_t_1 = _T_874; // @[dec_tlu_ctl.scala 2226:39] + assign io_mtdata1_t_2 = _T_875; // @[dec_tlu_ctl.scala 2226:39] + assign io_mtdata1_t_3 = _T_876; // @[dec_tlu_ctl.scala 2226:39] assign rvclkhdr_io_clk = clock; // @[lib.scala 354:18] assign rvclkhdr_io_en = io_dec_csr_wen_r_mod & _T_58; // @[lib.scala 355:17] assign rvclkhdr_io_scan_mode = io_scan_mode; // @[lib.scala 356:24] @@ -52753,16 +52753,16 @@ module csr_tlu( assign rvclkhdr_21_io_en = wr_dicad0h_r | io_ifu_ic_debug_rd_data_valid; // @[lib.scala 355:17] assign rvclkhdr_21_io_scan_mode = io_scan_mode; // @[lib.scala 356:24] assign rvclkhdr_22_io_clk = clock; // @[lib.scala 354:18] - assign rvclkhdr_22_io_en = _T_971 & _T_807; // @[lib.scala 355:17] + assign rvclkhdr_22_io_en = _T_972 & _T_808; // @[lib.scala 355:17] assign rvclkhdr_22_io_scan_mode = io_scan_mode; // @[lib.scala 356:24] assign rvclkhdr_23_io_clk = clock; // @[lib.scala 354:18] - assign rvclkhdr_23_io_en = _T_980 & _T_816; // @[lib.scala 355:17] + assign rvclkhdr_23_io_en = _T_981 & _T_817; // @[lib.scala 355:17] assign rvclkhdr_23_io_scan_mode = io_scan_mode; // @[lib.scala 356:24] assign rvclkhdr_24_io_clk = clock; // @[lib.scala 354:18] - assign rvclkhdr_24_io_en = _T_989 & _T_825; // @[lib.scala 355:17] + assign rvclkhdr_24_io_en = _T_990 & _T_826; // @[lib.scala 355:17] assign rvclkhdr_24_io_scan_mode = io_scan_mode; // @[lib.scala 356:24] assign rvclkhdr_25_io_clk = clock; // @[lib.scala 354:18] - assign rvclkhdr_25_io_en = _T_998 & _T_834; // @[lib.scala 355:17] + assign rvclkhdr_25_io_en = _T_999 & _T_835; // @[lib.scala 355:17] assign rvclkhdr_25_io_scan_mode = io_scan_mode; // @[lib.scala 356:24] assign rvclkhdr_26_io_clk = clock; // @[lib.scala 354:18] assign rvclkhdr_26_io_en = mhpmc3_wr_en0 | mhpmc3_wr_en1; // @[lib.scala 355:17] @@ -52789,7 +52789,7 @@ module csr_tlu( assign rvclkhdr_33_io_en = mhpmc6h_wr_en0 | mhpmc6_wr_en1; // @[lib.scala 355:17] assign rvclkhdr_33_io_scan_mode = io_scan_mode; // @[lib.scala 356:24] assign rvclkhdr_34_io_clk = clock; // @[lib.scala 328:17] - assign rvclkhdr_34_io_en = _T_2327 | io_clk_override; // @[lib.scala 329:16] + assign rvclkhdr_34_io_en = _T_2328 | io_clk_override; // @[lib.scala 329:16] assign rvclkhdr_34_io_scan_mode = io_scan_mode; // @[lib.scala 330:23] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE @@ -52909,7 +52909,7 @@ initial begin _RAND_40 = {1{`RANDOM}}; dicad0h = _RAND_40[31:0]; _RAND_41 = {1{`RANDOM}}; - _T_758 = _RAND_41[31:0]; + _T_759 = _RAND_41[6:0]; _RAND_42 = {1{`RANDOM}}; icache_rd_valid_f = _RAND_42[0:0]; _RAND_43 = {1{`RANDOM}}; @@ -52917,13 +52917,13 @@ initial begin _RAND_44 = {1{`RANDOM}}; mtsel = _RAND_44[1:0]; _RAND_45 = {1{`RANDOM}}; - _T_872 = _RAND_45[9:0]; + _T_873 = _RAND_45[9:0]; _RAND_46 = {1{`RANDOM}}; - _T_873 = _RAND_46[9:0]; + _T_874 = _RAND_46[9:0]; _RAND_47 = {1{`RANDOM}}; - _T_874 = _RAND_47[9:0]; + _T_875 = _RAND_47[9:0]; _RAND_48 = {1{`RANDOM}}; - _T_875 = _RAND_48[9:0]; + _T_876 = _RAND_48[9:0]; _RAND_49 = {1{`RANDOM}}; mtdata2_t_0 = _RAND_49[31:0]; _RAND_50 = {1{`RANDOM}}; @@ -52967,13 +52967,13 @@ initial begin _RAND_69 = {1{`RANDOM}}; mhpmc6 = _RAND_69[31:0]; _RAND_70 = {1{`RANDOM}}; - _T_2330 = _RAND_70[0:0]; + _T_2331 = _RAND_70[0:0]; _RAND_71 = {1{`RANDOM}}; - _T_2335 = _RAND_71[0:0]; + _T_2336 = _RAND_71[0:0]; _RAND_72 = {1{`RANDOM}}; - _T_2336 = _RAND_72[4:0]; + _T_2337 = _RAND_72[4:0]; _RAND_73 = {1{`RANDOM}}; - _T_2337 = _RAND_73[0:0]; + _T_2338 = _RAND_73[0:0]; `endif // RANDOMIZE_REG_INIT if (reset) begin mpmc_b = 1'h0; @@ -53099,7 +53099,7 @@ initial begin dicad0h = 32'h0; end if (reset) begin - _T_758 = 32'h0; + _T_759 = 7'h0; end if (reset) begin icache_rd_valid_f = 1'h0; @@ -53110,9 +53110,6 @@ initial begin if (reset) begin mtsel = 2'h0; end - if (reset) begin - _T_872 = 10'h0; - end if (reset) begin _T_873 = 10'h0; end @@ -53122,6 +53119,9 @@ initial begin if (reset) begin _T_875 = 10'h0; end + if (reset) begin + _T_876 = 10'h0; + end if (reset) begin mtdata2_t_0 = 32'h0; end @@ -53186,16 +53186,16 @@ initial begin mhpmc6 = 32'h0; end if (reset) begin - _T_2330 = 1'h0; + _T_2331 = 1'h0; end if (reset) begin - _T_2335 = 1'h0; + _T_2336 = 1'h0; end if (reset) begin - _T_2336 = 5'h0; + _T_2337 = 5'h0; end if (reset) begin - _T_2337 = 1'h0; + _T_2338 = 1'h0; end `endif // RANDOMIZE end // initial @@ -53526,12 +53526,12 @@ end // initial end always @(posedge io_active_clk or posedge reset) begin if (reset) begin - _T_758 <= 32'h0; - end else if (_T_756) begin + _T_759 <= 7'h0; + end else if (_T_757) begin if (_T_752) begin - _T_758 <= io_dec_csr_wrdata_r; + _T_759 <= io_dec_csr_wrdata_r[6:0]; end else begin - _T_758 <= {{25'd0}, io_ifu_ic_debug_rd_data[70:64]}; + _T_759 <= io_ifu_ic_debug_rd_data[70:64]; end end end @@ -53539,14 +53539,14 @@ end // initial if (reset) begin icache_rd_valid_f <= 1'h0; end else begin - icache_rd_valid_f <= _T_768 & _T_770; + icache_rd_valid_f <= _T_769 & _T_771; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin icache_wr_valid_f <= 1'h0; end else begin - icache_wr_valid_f <= _T_663 & _T_773; + icache_wr_valid_f <= _T_663 & _T_774; end end always @(posedge io_csr_wr_clk or posedge reset) begin @@ -53556,40 +53556,40 @@ end // initial mtsel <= io_dec_csr_wrdata_r[1:0]; end end - always @(posedge io_active_clk or posedge reset) begin - if (reset) begin - _T_872 <= 10'h0; - end else if (wr_mtdata1_t_r_0) begin - _T_872 <= tdata_wrdata_r; - end else begin - _T_872 <= _T_843; - end - end always @(posedge io_active_clk or posedge reset) begin if (reset) begin _T_873 <= 10'h0; - end else if (wr_mtdata1_t_r_1) begin + end else if (wr_mtdata1_t_r_0) begin _T_873 <= tdata_wrdata_r; end else begin - _T_873 <= _T_852; + _T_873 <= _T_844; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin _T_874 <= 10'h0; - end else if (wr_mtdata1_t_r_2) begin + end else if (wr_mtdata1_t_r_1) begin _T_874 <= tdata_wrdata_r; end else begin - _T_874 <= _T_861; + _T_874 <= _T_853; end end always @(posedge io_active_clk or posedge reset) begin if (reset) begin _T_875 <= 10'h0; - end else if (wr_mtdata1_t_r_3) begin + end else if (wr_mtdata1_t_r_2) begin _T_875 <= tdata_wrdata_r; end else begin - _T_875 <= _T_870; + _T_875 <= _T_862; + end + end + always @(posedge io_active_clk or posedge reset) begin + if (reset) begin + _T_876 <= 10'h0; + end else if (wr_mtdata1_t_r_3) begin + _T_876 <= tdata_wrdata_r; + end else begin + _T_876 <= _T_871; end end always @(posedge rvclkhdr_22_io_l1clk or posedge reset) begin @@ -53624,7 +53624,7 @@ end // initial if (reset) begin mhpme3 <= 10'h0; end else if (wr_mhpme3_r) begin - if (_T_2292) begin + if (_T_2293) begin mhpme3 <= 10'h204; end else begin mhpme3 <= io_dec_csr_wrdata_r[9:0]; @@ -53635,7 +53635,7 @@ end // initial if (reset) begin mhpme4 <= 10'h0; end else if (wr_mhpme4_r) begin - if (_T_2292) begin + if (_T_2293) begin mhpme4 <= 10'h204; end else begin mhpme4 <= io_dec_csr_wrdata_r[9:0]; @@ -53646,7 +53646,7 @@ end // initial if (reset) begin mhpme5 <= 10'h0; end else if (wr_mhpme5_r) begin - if (_T_2292) begin + if (_T_2293) begin mhpme5 <= 10'h204; end else begin mhpme5 <= io_dec_csr_wrdata_r[9:0]; @@ -53657,7 +53657,7 @@ end // initial if (reset) begin mhpme6 <= 10'h0; end else if (wr_mhpme6_r) begin - if (_T_2292) begin + if (_T_2293) begin mhpme6 <= 10'h204; end else begin mhpme6 <= io_dec_csr_wrdata_r[9:0]; @@ -53668,28 +53668,28 @@ end // initial if (reset) begin mhpmc_inc_r_d1_0 <= 1'h0; end else begin - mhpmc_inc_r_d1_0 <= _T_1025 & _T_1305; + mhpmc_inc_r_d1_0 <= _T_1026 & _T_1306; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin mhpmc_inc_r_d1_1 <= 1'h0; end else begin - mhpmc_inc_r_d1_1 <= _T_1309 & _T_1589; + mhpmc_inc_r_d1_1 <= _T_1310 & _T_1590; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin mhpmc_inc_r_d1_2 <= 1'h0; end else begin - mhpmc_inc_r_d1_2 <= _T_1593 & _T_1873; + mhpmc_inc_r_d1_2 <= _T_1594 & _T_1874; end end always @(posedge io_free_clk or posedge reset) begin if (reset) begin mhpmc_inc_r_d1_3 <= 1'h0; end else begin - mhpmc_inc_r_d1_3 <= _T_1877 & _T_2157; + mhpmc_inc_r_d1_3 <= _T_1878 & _T_2158; end end always @(posedge io_free_clk or posedge reset) begin @@ -53773,30 +53773,30 @@ end // initial end always @(posedge rvclkhdr_34_io_l1clk or posedge reset) begin if (reset) begin - _T_2330 <= 1'h0; + _T_2331 <= 1'h0; end else begin - _T_2330 <= io_i0_valid_wb; + _T_2331 <= io_i0_valid_wb; end end always @(posedge rvclkhdr_34_io_l1clk or posedge reset) begin if (reset) begin - _T_2335 <= 1'h0; + _T_2336 <= 1'h0; end else begin - _T_2335 <= _T_2331 | _T_2333; + _T_2336 <= _T_2332 | _T_2334; end end always @(posedge rvclkhdr_34_io_l1clk or posedge reset) begin if (reset) begin - _T_2336 <= 5'h0; + _T_2337 <= 5'h0; end else begin - _T_2336 <= io_exc_cause_wb; + _T_2337 <= io_exc_cause_wb; end end always @(posedge rvclkhdr_34_io_l1clk or posedge reset) begin if (reset) begin - _T_2337 <= 1'h0; + _T_2338 <= 1'h0; end else begin - _T_2337 <= io_interrupt_valid_r_d1; + _T_2338 <= io_interrupt_valid_r_d1; end end endmodule diff --git a/src/main/scala/dbg/dbg.scala b/src/main/scala/dbg/dbg.scala index 0f860ae7..84b4c230 100644 --- a/src/main/scala/dbg/dbg.scala +++ b/src/main/scala/dbg/dbg.scala @@ -235,7 +235,7 @@ class dbg extends Module with lib with RequireAsyncReset { val command_wren = (io.dmi_reg_addr === "h17".U) & io.dmi_reg_en & io.dmi_reg_wr_en & (dbg_state === state_t.halted) val command_din = Cat(io.dmi_reg_wdata(31, 24), 0.U(1.W), io.dmi_reg_wdata(22, 20), 0.U(3.W), io.dmi_reg_wdata(16, 0)) val command_reg = withReset((!dbg_dm_rst_l).asAsyncReset()) { - RegEnable(command_din, 0.U, command_wren) + rvdffe(command_din, command_wren,clock,io.scan_mode) } // dmcommand_reg val data0_reg_wren0 = io.dmi_reg_en & io.dmi_reg_wr_en & (io.dmi_reg_addr === "h4".U) & (dbg_state === state_t.halted) @@ -244,7 +244,7 @@ class dbg extends Module with lib with RequireAsyncReset { val data0_reg_wren = data0_reg_wren0 | data0_reg_wren1 val data0_din = Fill(32, data0_reg_wren0) & io.dmi_reg_wdata | Fill(32, data0_reg_wren1) & io.core_dbg_rddata val data0_reg = withReset((!dbg_dm_rst_l).asAsyncReset()) { - RegEnable(data0_din, 0.U, data0_reg_wren) + rvdffe(data0_din,data0_reg_wren,clock,io.scan_mode) } // dbg_data0_reg val data1_reg_wren = (io.dmi_reg_en & io.dmi_reg_wr_en & (io.dmi_reg_addr === "h5".U) & (dbg_state === state_t.halted)) @@ -450,6 +450,3 @@ class dbg extends Module with lib with RequireAsyncReset { io.dbg_dma.dbg_ib.dbg_cmd_write := io.dbg_dec.dbg_ib.dbg_cmd_write io.dbg_dma.dbg_ib.dbg_cmd_type := io.dbg_dec.dbg_ib.dbg_cmd_type } -object dbg extends App { - println((new chisel3.stage.ChiselStage).emitVerilog(new dbg())) -} \ No newline at end of file diff --git a/src/main/scala/dec/dec_tlu_ctl.scala b/src/main/scala/dec/dec_tlu_ctl.scala index 9b7e2f7e..95f35604 100644 --- a/src/main/scala/dec/dec_tlu_ctl.scala +++ b/src/main/scala/dec/dec_tlu_ctl.scala @@ -2127,7 +2127,7 @@ miccme_ce_req := (("hffffffff".U(32.W) << miccmect(31,27)) & Cat(0.U(5.W), miccm val dicad1_raw = WireInit(UInt(7.W),0.U) val wr_dicad1_r = io.allow_dbg_halt_csr_write & io.dec_csr_wen_r_mod & (io.dec_csr_wraddr_r(11,0) === DICAD1) - val dicad1_ns = Mux(wr_dicad1_r.asBool, io.dec_csr_wrdata_r, io.ifu_ic_debug_rd_data(70,64)) + val dicad1_ns = Mux(wr_dicad1_r.asBool, io.dec_csr_wrdata_r(6,0), io.ifu_ic_debug_rd_data(70,64)) dicad1_raw := withClock(io.active_clk){RegEnable(dicad1_ns,0.U,(wr_dicad1_r | io.ifu_ic_debug_rd_data_valid).asBool)} dicad1 := Cat(0.U(25.W), dicad1_raw) diff --git a/src/main/scala/dma_ctrl.scala b/src/main/scala/dma_ctrl.scala index 711fcd0c..58a8952c 100644 --- a/src/main/scala/dma_ctrl.scala +++ b/src/main/scala/dma_ctrl.scala @@ -294,7 +294,7 @@ class dma_ctrl extends Module with lib with RequireAsyncReset { num_fifo_vld := num_fifo_vld_tmp + num_fifo_vld_tmp2 - val fifo_full_spec = (num_fifo_vld_tmp2 >= DMA_BUF_DEPTH.asUInt()) + val fifo_full_spec = (num_fifo_vld >= DMA_BUF_DEPTH.asUInt()) val dma_fifo_ready = ~(fifo_full | dbg_dma_bubble_bus) @@ -310,7 +310,11 @@ class dma_ctrl extends Module with lib with RequireAsyncReset { (io.lsu_dma.dma_lsc_ctl.dma_mem_write & (dma_mem_sz_int(2, 0) === 2.U) & (Mux1H(Seq((dma_mem_addr_int(2,0) === 0.U) -> (dma_mem_byteen(3,0)), (dma_mem_addr_int(2,0) === 1.U) -> (dma_mem_byteen(4,1)), (dma_mem_addr_int(2,0) === 2.U) -> (dma_mem_byteen(5,2)), - (dma_mem_addr_int(2,0) === 3.U) -> (dma_mem_byteen(6,3)))) =/= 15.U)) | // Write byte enables not aligned for word store + (dma_mem_addr_int(2,0) === 3.U) -> (dma_mem_byteen(6,3)), + (dma_mem_addr_int(2,0) === 4.U) -> (dma_mem_byteen(7,4)), + (dma_mem_addr_int(2,0) === 5.U) -> (dma_mem_byteen(7,5)), + (dma_mem_addr_int(2,0) === 6.U) -> (dma_mem_byteen(7,6)), + (dma_mem_addr_int(2,0) === 7.U) -> (dma_mem_byteen(7)))) =/= "hf".U)) | // Write byte enables not aligned for word store (io.lsu_dma.dma_lsc_ctl.dma_mem_write & (dma_mem_sz_int(2, 0) === 3.U) & !((dma_mem_byteen(7,0) === "h0f".U) | (dma_mem_byteen(7,0) === "hf0".U) | (dma_mem_byteen(7,0) === "hff".U)))) // Write byte enables not aligned for dword store diff --git a/src/main/scala/ifu/ifu.scala b/src/main/scala/ifu/ifu.scala index 87944d78..3da88b43 100644 --- a/src/main/scala/ifu/ifu.scala +++ b/src/main/scala/ifu/ifu.scala @@ -13,16 +13,14 @@ class ifu extends Module with lib with RequireAsyncReset { val exu_flush_path_final = Input(UInt(31.W)) val free_clk = Input(Clock()) val active_clk = Input(Clock()) - val ifu_dec = new ifu_dec() - val exu_ifu = new exu_ifu() - val iccm = new iccm_mem() - val ic = new ic_mem() - // AXI Write Channel - val ifu = new axi_channels(IFU_BUS_TAG) + val ifu_dec = new ifu_dec() // IFU and DEC interconnects + val exu_ifu = new exu_ifu() // IFU and EXU interconnects + val iccm = new iccm_mem() // ICCM memory signals + val ic = new ic_mem() // I$ memory signals + val ifu = new axi_channels(IFU_BUS_TAG) // AXI Write Channel val ifu_bus_clk_en = Input(Bool()) - // DMA signals - val ifu_dma = new ifu_dma() - // ICCM + val ifu_dma = new ifu_dma() // DMA signals + // ICCM DMA signals val iccm_dma_ecc_error = Output(Bool()) val iccm_dma_rvalid = Output(Bool()) val iccm_dma_rdata = Output(UInt(64.W)) @@ -87,7 +85,8 @@ class ifu extends Module with lib with RequireAsyncReset { bp_ctl.io.exu_bp <> io.exu_ifu.exu_bp bp_ctl.io.exu_flush_final := io.exu_flush_final bp_ctl.io.dec_tlu_flush_lower_wb := io.dec_tlu_flush_lower_wb - // mem-ctl wiring + + // mem-ctl Inputs mem_ctl.io.free_clk := io.free_clk mem_ctl.io.active_clk := io.active_clk mem_ctl.io.exu_flush_final := io.exu_flush_final @@ -110,6 +109,7 @@ class ifu extends Module with lib with RequireAsyncReset { mem_ctl.io.dec_tlu_flush_lower_wb := io.dec_tlu_flush_lower_wb mem_ctl.io.scan_mode := io.scan_mode + // DMA to the ICCM io.iccm_dma_ecc_error := mem_ctl.io.iccm_dma_ecc_error io.iccm_dma_rvalid := mem_ctl.io.iccm_dma_rvalid io.iccm_dma_rdata := mem_ctl.io.iccm_dma_rdata diff --git a/src/main/scala/ifu/ifu_aln_ctl.scala b/src/main/scala/ifu/ifu_aln_ctl.scala index aab9d239..3ced6243 100644 --- a/src/main/scala/ifu/ifu_aln_ctl.scala +++ b/src/main/scala/ifu/ifu_aln_ctl.scala @@ -8,27 +8,27 @@ class ifu_aln_ctl extends Module with lib with RequireAsyncReset { val io = IO(new Bundle{ val scan_mode = Input(Bool()) val active_clk = Input(Clock()) - val ifu_async_error_start = Input(Bool()) - val iccm_rd_ecc_double_err = Input(Bool()) - val ic_access_fault_f = Input(Bool()) - val ic_access_fault_type_f = Input(UInt(2.W)) - val ifu_bp_fghr_f = Input(UInt(BHT_GHR_SIZE.W)) - val ifu_bp_btb_target_f = Input(UInt(31.W)) - val ifu_bp_poffset_f = Input(UInt(12.W)) - val ifu_bp_hist0_f = Input(UInt(2.W)) - val ifu_bp_hist1_f = Input(UInt(2.W)) - val ifu_bp_pc4_f = Input(UInt(2.W)) - val ifu_bp_way_f = Input(UInt(2.W)) - val ifu_bp_valid_f = Input(UInt(2.W)) - val ifu_bp_ret_f = Input(UInt(2.W)) - val exu_flush_final = Input(Bool()) - val dec_aln = new dec_aln() - val ifu_fetch_data_f = Input(UInt(32.W)) - val ifu_fetch_val = Input(UInt(2.W)) - val ifu_fetch_pc = Input(UInt(31.W)) + val ifu_async_error_start = Input(Bool()) // Error coming from mem-ctl + val iccm_rd_ecc_double_err = Input(Bool()) // ICCM double error coming from mem-ctl + val ic_access_fault_f = Input(Bool()) // Access fault in I$ + val ic_access_fault_type_f = Input(UInt(2.W)) // Type of access fault occured + val ifu_bp_fghr_f = Input(UInt(BHT_GHR_SIZE.W)) // Data coming from the branch predictor to put in the FP + val ifu_bp_btb_target_f = Input(UInt(31.W)) // Target for the instruction enqueue in the FP + val ifu_bp_poffset_f = Input(UInt(12.W)) // Offset to the current PC for branch + val ifu_bp_hist0_f = Input(UInt(2.W)) // History to EXU + val ifu_bp_hist1_f = Input(UInt(2.W)) // History to EXU + val ifu_bp_pc4_f = Input(UInt(2.W)) // PC4 + val ifu_bp_way_f = Input(UInt(2.W)) // Way to help in miss prediction + val ifu_bp_valid_f = Input(UInt(2.W)) // Valid Branch prediction + val ifu_bp_ret_f = Input(UInt(2.W)) // BP ret + val exu_flush_final = Input(Bool()) // Miss prediction + val dec_aln = new dec_aln() // Data going to the dec from the ALN + val ifu_fetch_data_f = Input(UInt(32.W)) // PC of the current instruction in the FP + val ifu_fetch_val = Input(UInt(2.W)) // PC boundary i.e 'x' of 2 or 4 + val ifu_fetch_pc = Input(UInt(31.W)) // Current PC ///////////////////////////////////////////////// - val ifu_fb_consume1 = Output(Bool()) - val ifu_fb_consume2 = Output(Bool()) + val ifu_fb_consume1 = Output(Bool()) // FP used 1 + val ifu_fb_consume2 = Output(Bool()) // FP used 2 }) val MHI = 46+BHT_GHR_SIZE // 54 @@ -95,12 +95,16 @@ class ifu_aln_ctl extends Module with lib with RequireAsyncReset { val shift_2B = WireInit(Bool(), 0.U) val f0_shift_2B = WireInit(Bool(), 0.U) + // Stall if there is an error in the instrucion error_stall_in := (error_stall | io.ifu_async_error_start) & !io.exu_flush_final + // Flop the stall until flush error_stall := withClock(io.active_clk) {RegNext(error_stall_in, init = 0.U)} + // Write Ptr of the FP val wrptr = withClock(io.active_clk) {RegNext(wrptr_in, init = 0.U)} + // Read Ptr of the FP val rdptr = withClock(io.active_clk) {RegNext(rdptr_in, init = 0.U)} - + // Fetch Instruction boundary val f2val = withClock(io.active_clk) {RegNext(f2val_in, init = 0.U)} val f1val = withClock(io.active_clk) {RegNext(f1val_in, init = 0.U)} val f0val = withClock(io.active_clk) {RegNext(f0val_in, init = 0.U)} @@ -108,30 +112,34 @@ class ifu_aln_ctl extends Module with lib with RequireAsyncReset { val q2off = withClock(io.active_clk) {RegNext(q2off_in, init = 0.U)} val q1off = withClock(io.active_clk) {RegNext(q1off_in, init = 0.U)} val q0off = withClock(io.active_clk) {RegNext(q0off_in, init = 0.U)} - + // Instrution PC to the FP val f2pc = rvdffe(io.ifu_fetch_pc, f2_wr_en.asBool, clock, io.scan_mode) val f1pc = rvdffe(f1pc_in, f1_shift_wr_en.asBool, clock, io.scan_mode) val f0pc = rvdffe(f0pc_in, f0_shift_wr_en.asBool, clock, io.scan_mode) - + // Branch data to the FP brdata2 := rvdffe(brdata_in, qwen(2), clock, io.scan_mode) brdata1 := rvdffe(brdata_in, qwen(1), clock, io.scan_mode) brdata0 := rvdffe(brdata_in, qwen(0), clock, io.scan_mode) - + // Miscalanious data to the FP including error's misc2 := rvdffe(misc_data_in, qwen(2), clock, io.scan_mode) misc1 := rvdffe(misc_data_in, qwen(1), clock, io.scan_mode) misc0 := rvdffe(misc_data_in, qwen(0), clock, io.scan_mode) - + // Instruction in the FP q2 := rvdffe(io.ifu_fetch_data_f, qwen(2), clock, io.scan_mode) q1 := rvdffe(io.ifu_fetch_data_f, qwen(1), clock, io.scan_mode) q0 := rvdffe(io.ifu_fetch_data_f, qwen(0), clock, io.scan_mode) + // Shift FP logic f2_wr_en := fetch_to_f2 f1_shift_wr_en := fetch_to_f1 | shift_f2_f1 | f1_shift_2B f0_shift_wr_en := fetch_to_f0 | shift_f2_f0 | shift_f1_f0 | shift_2B | shift_4B - + // FP read enable .. 3-bit for Implemenation of 1HMux val qren = Cat(rdptr === 2.U, rdptr === 1.U, rdptr === 0.U) + // FP write enable .. 3-bit for Implemenation of 1HMux qwen := Cat(wrptr === 2.U & ifvalid, wrptr === 1.U & ifvalid, wrptr === 0.U & ifvalid) + // Read Pointer calculation + // Next rdptr = # of consume + current ptr location (Rounding it from 2) rdptr_in := Mux1H(Seq((qren(0) & io.ifu_fb_consume1 & !io.exu_flush_final).asBool -> 1.U, (qren(1) & io.ifu_fb_consume1 & !io.exu_flush_final).asBool -> 2.U, (qren(2) & io.ifu_fb_consume1 & !io.exu_flush_final).asBool -> 0.U, @@ -140,6 +148,7 @@ class ifu_aln_ctl extends Module with lib with RequireAsyncReset { (qren(2) & io.ifu_fb_consume2 & !io.exu_flush_final).asBool -> 1.U, (!io.ifu_fb_consume1 & !io.ifu_fb_consume2 & !io.exu_flush_final).asBool -> rdptr)) + // As there is only 1 enqueue so each time move by 1 wrptr_in := Mux1H(Seq((qwen(0) & !io.exu_flush_final).asBool -> 1.U, (qwen(1) & !io.exu_flush_final).asBool -> 2.U, (qwen(2) & !io.exu_flush_final).asBool -> 0.U, @@ -166,7 +175,7 @@ class ifu_aln_ctl extends Module with lib with RequireAsyncReset { val q0sel = Cat(q0ptr, !q0ptr) val q1sel = Cat(q1ptr, !q1ptr) - + // Misc data error, access-fault, type of fault, target, offset and ghr value misc_data_in := Cat(io.iccm_rd_ecc_double_err, io.ic_access_fault_f, io.ic_access_fault_type_f, io.ifu_bp_btb_target_f, io.ifu_bp_poffset_f, io.ifu_bp_fghr_f) @@ -192,10 +201,11 @@ class ifu_aln_ctl extends Module with lib with RequireAsyncReset { val f0poffset = misc0eff(BHT_GHR_SIZE+11, BHT_GHR_SIZE) val f0fghr = misc0eff(BHT_GHR_SIZE-1, 0) + // Branch information brdata_in := Cat(io.ifu_bp_hist1_f(1),io.ifu_bp_hist0_f(1),io.ifu_bp_pc4_f(1),io.ifu_bp_way_f(1),io.ifu_bp_valid_f(1), io.ifu_bp_ret_f(1), io.ifu_bp_hist1_f(0),io.ifu_bp_hist0_f(0),io.ifu_bp_pc4_f(0),io.ifu_bp_way_f(0), io.ifu_bp_valid_f(0),io.ifu_bp_ret_f(0)) - + // Effective branch information val brdataeff = Mux1H(Seq(qren(0).asBool->Cat(brdata1,brdata0), qren(1).asBool->Cat(brdata2,brdata1), qren(2).asBool->Cat(brdata0,brdata2))) @@ -227,11 +237,13 @@ class ifu_aln_ctl extends Module with lib with RequireAsyncReset { val consume_fb0 = !sf0val(0) & f0val(0) val consume_fb1 = !sf1val(0) & f1val(0) + // Depending on type of instruction and boundary determine how many FP to consume io.ifu_fb_consume1 := consume_fb0 & !consume_fb1 & !io.exu_flush_final io.ifu_fb_consume2 := consume_fb0 & consume_fb1 & !io.exu_flush_final ifvalid := io.ifu_fetch_val(0) + // Shift logic for each dequeue shift_f1_f0 := !sf0_valid & sf1_valid shift_f2_f0 := !sf0_valid & !sf1_valid & f2_valid shift_f2_f1 := !sf0_valid & sf1_valid & f2_valid @@ -285,6 +297,7 @@ class ifu_aln_ctl extends Module with lib with RequireAsyncReset { q1final := Mux1H(Seq(q1sel(0).asBool->q1eff(15,0), q1sel(1).asBool->q1eff(31,16))) + // Alinging the data according to the boundary of PC val aligndata = Mux1H(Seq(f0val(1).asBool -> q0final, (~f0val(1) & f0val(0)).asBool -> Cat(q1final(15,0),q0final(15,0)))) alignval := Mux1H(Seq(f0val(1).asBool->3.U, (!f0val(1) & f0val(0)) -> Cat(f1val(0),1.U))) @@ -317,6 +330,7 @@ class ifu_aln_ctl extends Module with lib with RequireAsyncReset { io.dec_aln.aln_dec.ifu_i0_cinst := aligndata(15,0) + // Instruction is compressed or not first4B := aligndata(1,0) === 3.U val first2B = ~first4B @@ -334,11 +348,12 @@ class ifu_aln_ctl extends Module with lib with RequireAsyncReset { io.dec_aln.aln_ib.ifu_i0_dbecc := Mux1H(Seq(first4B.asBool->aligndbecc.orR, first2B.asBool->aligndbecc(0))) val ifirst = aligndata - + // Expander from 16-bit to 32-bit val decompressed = Module(new ifu_compress_ctl()) io.dec_aln.aln_ib.ifu_i0_instr := Mux1H(Seq(first4B.asBool -> ifirst, first2B.asBool -> decompressed.io.dout)) + // Hashing the PC val firstpc_hash = btb_addr_hash(f0pc) val secondpc_hash = btb_addr_hash(secondpc) diff --git a/src/main/scala/ifu/ifu_ifc_ctl.scala b/src/main/scala/ifu/ifu_ifc_ctl.scala index d029ec93..419ca64d 100644 --- a/src/main/scala/ifu/ifu_ifc_ctl.scala +++ b/src/main/scala/ifu/ifu_ifc_ctl.scala @@ -7,32 +7,32 @@ import chisel3.util._ class ifu_ifc_ctl extends Module with lib with RequireAsyncReset { val io = IO(new Bundle{ - val exu_flush_final = Input(Bool()) - val exu_flush_path_final = Input(UInt(31.W)) + val exu_flush_final = Input(Bool()) // Miss Prediction for EXU + val exu_flush_path_final = Input(UInt(31.W)) // Replay PC val free_clk = Input(Clock()) val active_clk = Input(Clock()) val scan_mode = Input(Bool()) val ic_hit_f = Input(Bool()) - val ifu_ic_mb_empty = Input(Bool()) - val ifu_fb_consume1 = Input(Bool()) - val ifu_fb_consume2 = Input(Bool()) - val ifu_bp_hit_taken_f = Input(Bool()) - val ifu_bp_btb_target_f = Input(UInt(31.W)) - val ic_dma_active = Input(Bool()) + val ifu_ic_mb_empty = Input(Bool()) // Miss buffer of mem-ctl empty + val ifu_fb_consume1 = Input(Bool()) // Consume 1 fetch from FP + val ifu_fb_consume2 = Input(Bool()) // Consume 2 fetch from FP + val ifu_bp_hit_taken_f = Input(Bool()) // Branch taken from BP + val ifu_bp_btb_target_f = Input(UInt(31.W)) // Predicted PC + val ic_dma_active = Input(Bool()) // DMA for I$ val ic_write_stall = Input(Bool()) - val dec_ifc = new dec_ifc() - val dma_ifc = new dma_ifc() - val ifc_fetch_addr_f = Output(UInt(31.W)) - val ifc_fetch_addr_bf = Output(UInt(31.W)) + val dec_ifc = new dec_ifc() // DEC to IFC Bundle + val dma_ifc = new dma_ifc() // DMA to IFC Bundle + val ifc_fetch_addr_f = Output(UInt(31.W)) // Previous PC + val ifc_fetch_addr_bf = Output(UInt(31.W)) // Next PC - val ifc_fetch_req_f = Output(Bool()) + val ifc_fetch_req_f = Output(Bool()) // Fetch State - val ifc_fetch_uncacheable_bf = Output(Bool()) + val ifc_fetch_uncacheable_bf = Output(Bool()) // Fetch req for uncacheable val ifc_fetch_req_bf = Output(Bool()) val ifc_fetch_req_bf_raw = Output(Bool()) - val ifc_iccm_access_bf = Output(Bool()) - val ifc_region_acc_fault_bf = Output(Bool()) - val ifc_dma_access_ok = Output(Bool()) + val ifc_iccm_access_bf = Output(Bool()) // ICCM access + val ifc_region_acc_fault_bf = Output(Bool()) // Region access fault + val ifc_dma_access_ok = Output(Bool()) // DMA accesing }) val fetch_addr_bf = WireInit(UInt(31.W), init = 0.U) @@ -69,6 +69,7 @@ class ifu_ifc_ctl extends Module with lib with RequireAsyncReset { val sel_next_addr_bf = !io.exu_flush_final & io.ifc_fetch_req_f & !io.ifu_bp_hit_taken_f & io.ic_hit_f // TODO: Make an assertion for the 1H-Mux under here + // Next PC calculation io.ifc_fetch_addr_bf := Mux1H(Seq(io.exu_flush_final.asBool -> io.exu_flush_path_final, // Replay PC sel_last_addr_bf.asBool -> io.ifc_fetch_addr_f, // Hold the current PC sel_btb_addr_bf.asBool -> io.ifu_bp_btb_target_f, // Take the predicted PC @@ -77,6 +78,7 @@ class ifu_ifc_ctl extends Module with lib with RequireAsyncReset { val address_upper = io.ifc_fetch_addr_f(30,1)+1.U fetch_addr_next_0 := !(address_upper(ICACHE_TAG_INDEX_LO-2) ^ io.ifc_fetch_addr_f(ICACHE_TAG_INDEX_LO-1)) & io.ifc_fetch_addr_f(0) + // Next PC to check from which boundary it is comming from fetch_addr_next := Cat(address_upper, fetch_addr_next_0) io.ifc_fetch_req_bf_raw := ~idle @@ -103,12 +105,14 @@ class ifu_ifc_ctl extends Module with lib with RequireAsyncReset { flush_fb := io.exu_flush_final + // Checking FP for PMU fb_right := ( io.ifu_fb_consume1 & !io.ifu_fb_consume2 & (!io.ifc_fetch_req_f | miss_f)) | (io.ifu_fb_consume2 & io.ifc_fetch_req_f) fb_right2 := (io.ifu_fb_consume2 & (~io.ifc_fetch_req_f | miss_f)) fb_left := io.ifc_fetch_req_f & !(io.ifu_fb_consume1 | io.ifu_fb_consume2) & !miss_f + // Shifting the fb to remember the FP state fb_write_ns := Mux1H(Seq(flush_fb.asBool -> 1.U(4.W), (!flush_fb & fb_right).asBool -> Cat(0.U(1.W), fb_write_f(3,1)), (!flush_fb & fb_right2).asBool -> Cat(0.U(2.W), fb_write_f(3,2)), @@ -126,6 +130,7 @@ class ifu_ifc_ctl extends Module with lib with RequireAsyncReset { io.dec_ifc.ifu_pmu_fetch_stall := wfm | (io.ifc_fetch_req_bf_raw & ((fb_full_f & !(io.ifu_fb_consume2 | io.ifu_fb_consume1 | io.exu_flush_final)) | dma_stall)) + // Checking the next PC range and its region to access the ICCM or I$ val (iccm_acc_in_region_bf, iccm_acc_in_range_bf) = if(ICCM_ENABLE) rvrangecheck(ICCM_SADR, ICCM_SIZE, Cat(io.ifc_fetch_addr_bf,0.U)) else (0.U, 0.U) diff --git a/src/main/scala/ifu/ifu_mem_ctl.scala b/src/main/scala/ifu/ifu_mem_ctl.scala index bd88f99f..c03d78db 100644 --- a/src/main/scala/ifu/ifu_mem_ctl.scala +++ b/src/main/scala/ifu/ifu_mem_ctl.scala @@ -54,26 +54,7 @@ class mem_ctl_io extends Bundle with lib{ class ifu_mem_ctl extends Module with lib with RequireAsyncReset { val io = IO(new mem_ctl_io) - io.ifu_axi.w.valid := 0.U - io.ifu_axi.w.bits.data := 0.U - io.ifu_axi.aw.bits.qos := 0.U - io.ifu_axi.aw.bits.addr := 0.U - io.ifu_axi.aw.bits.prot := 0.U - io.ifu_axi.aw.bits.len := 0.U - io.ifu_axi.ar.bits.lock := 0.U - io.ifu_axi.aw.bits.region := 0.U - io.ifu_axi.aw.bits.id := 0.U - io.ifu_axi.aw.valid := 0.U - io.ifu_axi.w.bits.strb := 0.U - io.ifu_axi.aw.bits.cache := 0.U - io.ifu_axi.ar.bits.qos := 0.U - io.ifu_axi.aw.bits.lock := 0.U - io.ifu_axi.b.ready := 0.U - io.ifu_axi.ar.bits.len := 0.U - io.ifu_axi.aw.bits.size := 0.U - io.ifu_axi.ar.bits.prot := 0.U - io.ifu_axi.aw.bits.burst := 0.U - io.ifu_axi.w.bits.last := 0.U + val idle_C :: crit_byp_ok_C :: hit_u_miss_C :: miss_wait_C :: crit_wrd_rdy_C :: scnd_miss_C :: stream_C :: stall_scnd_miss_C :: Nil = Enum(8) val err_stop_idle_C :: err_fetch1_C :: err_fetch2_C :: err_stop_fetch_C :: Nil = Enum(4) val err_idle_C :: ic_wff_C :: ecc_wff_C :: ecc_cor_C :: dma_sb_err_C :: Nil = Enum(5) @@ -104,6 +85,7 @@ class ifu_mem_ctl extends Module with lib with RequireAsyncReset { val ic_miss_under_miss_f = WireInit(Bool(), false.B) val ic_ignore_2nd_miss_f = WireInit(Bool(), false.B) val ic_debug_rd_en_ff = WireInit(Bool(), false.B) + val debug_data_clk = rvclkhdr(clock, ic_debug_rd_en_ff, io.scan_mode) val flush_final_f = withClock(io.free_clk){RegNext(io.exu_flush_final, 0.U)} val fetch_bf_f_c1_clken = io.ifc_fetch_req_bf_raw | ifc_fetch_req_f | miss_pending | io.exu_flush_final | scnd_miss_req @@ -120,11 +102,11 @@ class ifu_mem_ctl extends Module with lib with RequireAsyncReset { val ifu_bp_hit_taken_q_f = io.ifu_bp_hit_taken_f & io.ic_hit_f ///////////////////////////////// MISS FSM ///////////////////////////////// switch(miss_state){ - is (idle_C){ + is (idle_C){ // Idle meaning there is not pending miss miss_nxtstate := Mux((ic_act_miss_f & !io.exu_flush_final).asBool, crit_byp_ok_C, hit_u_miss_C) miss_state_en := ic_act_miss_f & !io.dec_mem_ctrl.dec_tlu_force_halt} - is (crit_byp_ok_C){ + is (crit_byp_ok_C){ // Miss started meaning each beat is checked if, it is the critical word miss_nxtstate := Mux((io.dec_mem_ctrl.dec_tlu_force_halt | (ic_byp_hit_f & (last_data_recieved_ff | (bus_ifu_wr_en_ff & last_beat)) & uncacheable_miss_ff)).asBool, idle_C, Mux((ic_byp_hit_f & !last_data_recieved_ff & uncacheable_miss_ff).asBool, miss_wait_C, Mux((!ic_byp_hit_f & !io.exu_flush_final & (bus_ifu_wr_en_ff & last_beat) & uncacheable_miss_ff).asBool, crit_wrd_rdy_C, @@ -135,35 +117,36 @@ class ifu_mem_ctl extends Module with lib with RequireAsyncReset { Mux(((io.exu_flush_final | ifu_bp_hit_taken_q_f) & !(bus_ifu_wr_en_ff & last_beat)).asBool, hit_u_miss_C, idle_C)))))))) miss_state_en := io.dec_mem_ctrl.dec_tlu_force_halt | io.exu_flush_final | ic_byp_hit_f | ifu_bp_hit_taken_q_f | (bus_ifu_wr_en_ff & last_beat) | (bus_ifu_wr_en_ff & !uncacheable_miss_ff) } - is (crit_wrd_rdy_C){ + is (crit_wrd_rdy_C){ // Critical word hit but not complete, its going to be available in next cycle miss_nxtstate := idle_C miss_state_en := io.exu_flush_final | flush_final_f | ic_byp_hit_f | io.dec_mem_ctrl.dec_tlu_force_halt } - is (stream_C){ + is (stream_C){ // The miss was a miss of uncacheable range miss_nxtstate := Mux(((io.exu_flush_final | ifu_bp_hit_taken_q_f | stream_eol_f)&(!(bus_ifu_wr_en_ff & last_beat)) & !io.dec_mem_ctrl.dec_tlu_force_halt).asBool, hit_u_miss_C, idle_C) miss_state_en := io.exu_flush_final | ifu_bp_hit_taken_q_f | stream_eol_f | (bus_ifu_wr_en_ff & last_beat) | io.dec_mem_ctrl.dec_tlu_force_halt } - is (miss_wait_C){ + is (miss_wait_C){ // Critial word hit but the miss is not complete miss_nxtstate := Mux((io.exu_flush_final & !(bus_ifu_wr_en_ff & last_beat) & !io.dec_mem_ctrl.dec_tlu_force_halt).asBool, hit_u_miss_C, idle_C) miss_state_en := io.exu_flush_final | (bus_ifu_wr_en_ff & last_beat) | io.dec_mem_ctrl.dec_tlu_force_halt } - is (hit_u_miss_C){ + is (hit_u_miss_C){ // The critical word was a hit taken, or miss due to a miss predicted pc occured miss_nxtstate := Mux((ic_miss_under_miss_f & !(bus_ifu_wr_en_ff & last_beat) & !io.dec_mem_ctrl.dec_tlu_force_halt).asBool, scnd_miss_C, Mux((ic_ignore_2nd_miss_f & !(bus_ifu_wr_en_ff & last_beat) & !io.dec_mem_ctrl.dec_tlu_force_halt).asBool, stall_scnd_miss_C, idle_C)) miss_state_en := (bus_ifu_wr_en_ff & last_beat) | ic_miss_under_miss_f | ic_ignore_2nd_miss_f | io.dec_mem_ctrl.dec_tlu_force_halt } - is (scnd_miss_C){ + is (scnd_miss_C){ // Miss of the different pc occured miss_nxtstate := Mux(io.dec_mem_ctrl.dec_tlu_force_halt, idle_C, Mux(io.exu_flush_final, Mux((bus_ifu_wr_en_ff & last_beat).asBool, idle_C, hit_u_miss_C), crit_byp_ok_C)) miss_state_en := (bus_ifu_wr_en_ff & last_beat) | io.exu_flush_final | io.dec_mem_ctrl.dec_tlu_force_halt } - is (stall_scnd_miss_C){ + is (stall_scnd_miss_C){ // Miss from the same pc occured miss_nxtstate := Mux(io.dec_mem_ctrl.dec_tlu_force_halt, idle_C, Mux(io.exu_flush_final, Mux((bus_ifu_wr_en_ff & last_beat).asBool, idle_C, hit_u_miss_C), idle_C)) miss_state_en := (bus_ifu_wr_en_ff & last_beat) | io.exu_flush_final | io.dec_mem_ctrl.dec_tlu_force_halt } } miss_state := withClock(io.free_clk){RegEnable(miss_nxtstate, 0.U, miss_state_en.asBool)} + // Calculation all the relevant signals for the miss FSM val crit_byp_hit_f = WireInit(Bool(), 0.U) val way_status_mb_scnd_ff = WireInit(UInt(ICACHE_STATUS_BITS.W), 0.U) val way_status = WireInit(UInt(ICACHE_STATUS_BITS.W), 0.U) @@ -262,6 +245,8 @@ class ifu_mem_ctl extends Module with lib with RequireAsyncReset { sel_mb_addr_ff := withClock(io.free_clk){RegNext(sel_mb_addr, 0.U)} val ifu_bus_rdata_ff = WireInit(UInt(64.W), 0.U) val ic_miss_buff_half = WireInit(UInt(64.W), 0.U) + + // Ecc of the read data from the AXI val ic_wr_ecc = rvecc_encode_64(ifu_bus_rdata_ff) val ic_miss_buff_ecc = rvecc_encode_64(ic_miss_buff_half) val ic_wr_16bytes_data = WireInit(UInt((ICACHE_BANKS_WAY * (if(ICACHE_ECC) 71 else 68)).W), 0.U) @@ -271,6 +256,7 @@ class ifu_mem_ctl extends Module with lib with RequireAsyncReset { io.dec_mem_ctrl.ifu_ic_error_start := ((if(ICACHE_ECC)io.ic.eccerr.orR()else io.ic.parerr.orR()) & ic_act_hit_f) | ic_rd_parity_final_err val ic_debug_tag_val_rd_out = WireInit(Bool(), 0.U) val ic_debug_ict_array_sel_ff = WireInit(Bool(), 0.U) + val ifu_ic_debug_rd_data_in = Mux(ic_debug_ict_array_sel_ff.asBool, if(ICACHE_ECC) Cat(0.U(2.W),io.ic.tag_debug_rd_data(25,21),0.U(32.W),io.ic.tag_debug_rd_data(20,0), 0.U((7-ICACHE_STATUS_BITS).W), way_status, 0.U(3.W),ic_debug_tag_val_rd_out) else Cat(0.U(6.W),io.ic.tag_debug_rd_data(21),0.U(32.W),io.ic.tag_debug_rd_data(20,0),0.U(7-ICACHE_STATUS_BITS),way_status ,0.U(3.W) ,ic_debug_tag_val_rd_out) , io.ic.debug_rd_data) @@ -395,6 +381,7 @@ class ifu_mem_ctl extends Module with lib with RequireAsyncReset { ic_miss_buff_half := Cat(Mux1H((0 until 2*ICACHE_NUM_BEATS).map(i=>(Cat(other_tag,1.U)===i.U).asBool->ic_miss_buff_data(i))), Mux1H((0 until 2*ICACHE_NUM_BEATS).map(i=>(Cat(other_tag,0.U)===i.U).asBool->ic_miss_buff_data(i)))) + // Parity check for the I$ logic ic_rd_parity_final_err := io.ic.tag_perr & sel_ic_data & !(ifc_region_acc_fault_final_f | ifc_bus_acc_fault_f) val ifu_ic_rw_int_addr_ff = WireInit(UInt((ICACHE_INDEX_HI-ICACHE_TAG_INDEX_LO+1).W), 0.U) @@ -408,7 +395,7 @@ class ifu_mem_ctl extends Module with lib with RequireAsyncReset { io.iccm.buf_correct_ecc := iccm_correct_ecc & !dma_sb_err_state_ff dma_sb_err_state_ff := withClock(io.active_clk){RegNext(dma_sb_err_state, false.B)} - ///////////////////////////////// ERROR FSM ///////////////////////////////// + ///////////////////////////////// PARITY ERROR FSM ///////////////////////////////// val perr_nxtstate = WireInit(UInt(3.W), 0.U) val perr_state_en = WireInit(Bool(), false.B) val iccm_error_start = WireInit(Bool(), false.B) @@ -487,6 +474,26 @@ class ifu_mem_ctl extends Module with lib with RequireAsyncReset { val bus_cmd_req_in = (ic_act_miss_f | bus_cmd_req_hold) & !bus_cmd_sent & !io.dec_mem_ctrl.dec_tlu_force_halt bus_cmd_req_hold := withClock(io.free_clk){RegNext(bus_cmd_req_in, false.B)} // AXI Read-Channel + io.ifu_axi.w.valid := 0.U + io.ifu_axi.w.bits.data := 0.U + io.ifu_axi.aw.bits.qos := 0.U + io.ifu_axi.aw.bits.addr := 0.U + io.ifu_axi.aw.bits.prot := 0.U + io.ifu_axi.aw.bits.len := 0.U + io.ifu_axi.ar.bits.lock := 0.U + io.ifu_axi.aw.bits.region := 0.U + io.ifu_axi.aw.bits.id := 0.U + io.ifu_axi.aw.valid := 0.U + io.ifu_axi.w.bits.strb := 0.U + io.ifu_axi.aw.bits.cache := 0.U + io.ifu_axi.ar.bits.qos := 0.U + io.ifu_axi.aw.bits.lock := 0.U + io.ifu_axi.b.ready := 0.U + io.ifu_axi.ar.bits.len := 0.U + io.ifu_axi.aw.bits.size := 0.U + io.ifu_axi.ar.bits.prot := 0.U + io.ifu_axi.aw.bits.burst := 0.U + io.ifu_axi.w.bits.last := 0.U io.ifu_axi.ar.valid := ifu_bus_cmd_valid io.ifu_axi.ar.bits.id := bus_rd_addr_count & Fill(IFU_BUS_TAG, ifu_bus_cmd_valid) io.ifu_axi.ar.bits.addr := Cat(ifu_ic_req_addr_f, 0.U(3.W)) & Fill(32, ifu_bus_cmd_valid) @@ -516,6 +523,7 @@ class ifu_mem_ctl extends Module with lib with RequireAsyncReset { val ifu_bus_arready = ifu_bus_arready_unq & bus_ifu_bus_clk_en val ifu_bus_arready_ff = ifu_bus_arready_unq_ff & bus_ifu_bus_clk_en_ff val ifu_bus_rvalid_ff = ifu_bus_rvalid_unq_ff & bus_ifu_bus_clk_en_ff + // Write signals to write to the bus bus_cmd_sent := ifu_bus_arvalid & ifu_bus_arready & miss_pending & !io.dec_mem_ctrl.dec_tlu_force_halt val bus_last_data_beat = WireInit(Bool(), false.B) val bus_inc_data_beat_cnt = bus_ifu_wr_en_ff & !bus_last_data_beat & !io.dec_mem_ctrl.dec_tlu_force_halt @@ -594,7 +602,7 @@ class ifu_mem_ctl extends Module with lib with RequireAsyncReset { val ic_fetch_val_int_f = Cat(0.U(2.W), io.ic_fetch_val_f) val ic_fetch_val_shift_right = ic_fetch_val_int_f << ifu_fetch_addr_int_f(0) val iccm_rdmux_data = io.iccm.rd_data_ecc - + // ICCM ECC Check logic val iccm_ecc_word_enable = (0 until 2).map(i=>((ic_fetch_val_shift_right((2*i+1),(2*i)).orR & !io.exu_flush_final & sel_iccm_data) | iccm_dma_rvalid_in) & !io.dec_mem_ctrl.dec_tlu_core_ecc_disable).reverse.reduce(Cat(_,_)) val ecc_decoded = (0 until 2).map(i=>rvecc_decode(iccm_ecc_word_enable(i), iccm_rdmux_data((39*i+31),(39*i)), iccm_rdmux_data((39*i+38),(39*i+32)), 0.U)) val iccm_corrected_ecc = Wire(Vec(2, UInt(7.W))) @@ -628,7 +636,7 @@ class ifu_mem_ctl extends Module with lib with RequireAsyncReset { io.ic.wr_en := bus_ic_wr_en & Fill(ICACHE_NUM_WAYS, write_ic_16_bytes) io.ic_write_stall := write_ic_16_bytes & !((((miss_state===crit_byp_ok_C) | ((miss_state===stream_C) & !(io.exu_flush_final | ifu_bp_hit_taken_q_f | stream_eol_f ))) & !(bus_ifu_wr_en_ff & last_beat & !uncacheable_miss_ff))) reset_all_tags := withClock(io.active_clk){RegNext(io.dec_mem_ctrl.dec_tlu_fence_i_wb, false.B)} - + // I$ status and P-LRU val ic_valid = !ifu_wr_cumulative_err_data & !(reset_ic_in | reset_ic_ff) & !reset_tag_valid_for_miss val ifu_status_wr_addr_w_debug = Mux((io.ic.debug_rd_en | io.ic.debug_wr_en) & io.ic.debug_tag_array, io.ic.debug_addr(ICACHE_INDEX_HI - 3, ICACHE_TAG_INDEX_LO - 3), ifu_status_wr_addr(ICACHE_INDEX_HI - 1, ICACHE_TAG_INDEX_LO - 1)) @@ -688,8 +696,7 @@ class ifu_mem_ctl extends Module with lib with RequireAsyncReset { val ic_tag_valid_unq = (0 until ICACHE_NUM_WAYS).map(k => (0 until ICACHE_TAG_DEPTH).map(j => Mux(ifu_ic_rw_int_addr_ff === j.U, ic_tag_valid_out(k)(j), false.B).asUInt).reduce(_|_)).reverse.reduce(Cat(_,_)) - // Making a sudo LRU - // val replace_way_mb_any = Wire(Vec(ICACHE_NUM_WAYS, Bool())) + // Making sudo LRU val way_status_hit_new = WireInit(UInt(ICACHE_STATUS_BITS.W), 0.U) if (ICACHE_NUM_WAYS == 4) { replace_way_mb_any(3) := (way_status_mb_ff(2) & way_status_mb_ff(0) & tagv_mb_ff(3, 0).andR) | @@ -762,6 +769,7 @@ class ifu_mem_ctl extends Module with lib with RequireAsyncReset { ic_debug_ict_array_sel_ff := withClock(debug_c1_clk){RegNext(ic_debug_ict_array_sel_in, 0.U)} ic_debug_rd_en_ff := withClock(io.free_clk){RegNext(io.ic.debug_rd_en, false.B)} io.dec_mem_ctrl.ifu_ic_debug_rd_data_valid := withClock(io.free_clk){RegNext(ic_debug_rd_en_ff, 0.U)} + // Memory protection each access enable with its Mask val ifc_region_acc_okay = !(Cat(INST_ACCESS_ENABLE0.U,INST_ACCESS_ENABLE1.U,INST_ACCESS_ENABLE2.U,INST_ACCESS_ENABLE3.U,INST_ACCESS_ENABLE4.U,INST_ACCESS_ENABLE5.U,INST_ACCESS_ENABLE6.U,INST_ACCESS_ENABLE7.U).orR()) | (INST_ACCESS_ENABLE0.U & ((Cat(io.ifc_fetch_addr_bf, 0.U) | aslong(INST_ACCESS_MASK0).U) === (aslong(INST_ACCESS_ADDR0).U | aslong(INST_ACCESS_MASK0).U))) | (INST_ACCESS_ENABLE1.U & ((Cat(io.ifc_fetch_addr_bf, 0.U) | aslong(INST_ACCESS_MASK1).U) === (aslong(INST_ACCESS_ADDR1).U | aslong(INST_ACCESS_MASK1).U))) | diff --git a/src/main/scala/include/bundle.scala b/src/main/scala/include/bundle.scala index 662fd32d..46baf82a 100644 --- a/src/main/scala/include/bundle.scala +++ b/src/main/scala/include/bundle.scala @@ -58,6 +58,8 @@ class ahb_out extends Bundle{ val htrans = Output(UInt(2.W)) val hwrite = Output(Bool()) // ahb bus write val hwdata = Output(UInt(64.W)) // [63:0] // ahb bus write data + + } class ahb_channel extends Bundle{ val in = Input(new ahb_in) diff --git a/target/scala-2.12/classes/dbg/dbg$.class b/target/scala-2.12/classes/dbg/dbg$.class deleted file mode 100644 index 2f69190bd6690205a49df69efca8bf20dc444465..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 3820 zcmbtX`F9gl6#ibfv?0*aQXqh`1xdpapg@sSgtj2Xw4k9?M8#?HQU<0oVKM=VinxLM zhWqj-c#aDc4n4=;|*T4S0_XmL8_(`C(Ffp0t zm54wHbez*JYH33=C)39#&dIzJL8CxhIjP}Bp z9Bsmo>8xIM1}ep(w7EK0k6gbmbfjXss&)hucExn`DVZLyF3Z9gjb{$%(?x%Eqt_+m)rX3;VGc+R@QQw0Fg@6rJjAH{l57 ziHYwAC?uhg=DI>^6F`~>ZqdQf?@u)M?f#We8!hovcXWCovYzGD! z$-5DCBiVL(e&nRBYlePBF-`=}32dlp@;NoDO-&RuGOJe9@{VOsM{tT{s2NUZPT+bn zlFWol$d4@?uD@VVGmM<>NP>47FGleKUSiNMvn;hz$sika z&DFu&)>HNsXr07kLZDkt>CQOOFf8tsENT_QNw6RbSfgMjRo9g06r9!DdV$d(SF65+!wg`lsWlwDFBrpl7|PHTv$4c};}~SB?(l{L z$dTqOl%h;7a!JdDie@M}S)KjYG-HC3a(20Q2D`j=s8KW_uJU$?A_c&afW%WDURPI#S&tU20 zDNXi;1NZYI$a7in#4=$ReQ?+#yrKv=&l4T0nuy>%o{0jI0A4c&$K4JxY%w}e|1sn<^hEH*$69S(xnw&mqYEH#whBtXV{$zAWmTZ~V99iHo$cy@fW@}TDEr8uUHf);G9yGLa zS#lW7Srt1kkLXHa$3TFgw~pW2bLyNoZ1O-Nhs~nJ(sgIBlY8AnXIpr0Qz^!R?Nlw3 z&j!^n-7)(SWxjCdx+&9!%V)H7WkYSA36o0$A_bCr@G{{ZZQYQ@TM(r?%Whk5WE=^>Rg-de%j#-4hE=?e$b=LXY-eLg-FrEi)*N@^)^2)0VB<;!QI!XJA)dRXhuEADjIu*iAiA ztU?(M?RBu``k2QJ=w>}uxJQlr7R5zeVr|f#pYILo-wEIILAREHc3l+WP@N*omAFNHU|6jr!YArzo)-IJ@prpW>&xnhj~ TvzxsL``mmIDgy+5q!#=GJN<}q diff --git a/target/scala-2.12/classes/dbg/dbg$delayedInit$body.class b/target/scala-2.12/classes/dbg/dbg$delayedInit$body.class deleted file mode 100644 index 6d36f6fc5e18645e81fdcf4eb6eff760af119da0..0000000000000000000000000000000000000000 GIT binary patch literal 0 HcmV?d00001 literal 700 zcmZ`%+iuf96rAH+T&GEsmeL!S78+36N`y-A6odqbN|Bs`l(z3{d)vA=cI0dj`71zN zBp%=iA@Na&v71(+5)a<9XME1=oZ0>T=i7Gxk8oeG5_l(Ve$7BfYNCT~9Ga$=1QQz~ zSReT+Qtfmcn{c4p&%BXIm2dXOv2Vg8erTg0aM=DJFBFuU$=K*rP;oDaJA#rL4x@=+ zv9;x%skf>fsraP*$~)7(=~PjM?Z84sFmuslqbgXPYI+$5!z7GNGuKJ2yMjV%>!^x3 z)GMf=Az1!b>GR~B4h}hsjRisRaKC#%KKDOG)Ub%_4z6K|#pW~|3DzzLxatfCDnALy z{ZvqEU6yq+L2H?yB5soAMG|O1-3?>CKOT5GJy2dmWWh~n>XAyrET4k4zES?0o*GW` zMo*j5BzUb-HPAGaf-3!Focek%%t-3}>|(lcMD}icoY3PO!7hy~@^X1j<|}s=<}m|@ z$Zcki8HI6n`x9orVE!YP-{(c^T+7)n`H2ngtLJ4{!74NQfg7aCD0++*V`JwRO7dfS z=QG*9;?@UZ1>DJ3DdQ^P(s|RAknOoX!Cf|#XeogLHknu`p~*PM2WVyI@?F3Y+#`m+ DZ=sQ0 diff --git a/target/scala-2.12/classes/dbg/dbg.class b/target/scala-2.12/classes/dbg/dbg.class index a3be25add60a9881c3edb1b056aa47dfaa630f34..0c3e7c940dfdf7090179488e569679be343c846d 100644 GIT binary patch literal 275622 zcmcd!34C2e)xXP2-jYe$q#!Gaqi zf+z~IDT;`QiUB@6*t`d+!x$%Ls1l$?|Vd`&Y5%1%>3ufnKSd| z&Yk)EzaIIxrfJKIZql`AcV}-E{-T<$YqPoz_Kjrv>#F(&M>E5N>Hey=OmDjD_@<%m zvHna{Ga=vK*I9+XsFtT|<(B-`%;B-V;Y@Pm_+Z!8%t&T5szr4zj(nGmbfx>#x;DE_ z5>>;Qp8ibNXw^1iZ|mzFOplHYXIAT4Ugz=A%!oeop?tk?>A`eUve}$u7H=uZi&oQ2f?O;14qY z2>8d{^23gNc}(R`@<$x`2E~{8U+TzrxcQem{NwI?48}?2md9QB=R5oc#h3Xfm@o0W z<%=Bo<8Jv9N4`Aa%D>E!Z*cRcJNynef40Lv?&i;N_~iwz{O39R1~-3^!|!nOmpT07 zZho!9FBh)-S33L#H^0&0cewfIIsD^pev`v5x9o@7cdf&>?TYvt9DawAm+jKdd}^2D zZoaZZ;+GdOeks4xk#A6ZX@`4U`Mdf19sY6V7smrQ9R6`P zzt-WGM_l=@bodR5FL5?9A9^nDaP!Y|_{ZJ+CWl|1=hFXLhu@(1WDk)I%qP8dxcTi4 z|F}D!txi7W`7ZoB9r*?~e~-iOaP#*&{NrwZr^7FI`Qbe$SNTZ3^5?|2{JG>Se@=Y2KaV*6yxj8VQeOFUnZNSqlHX+erE<4F zk2wCk-0jaJjz2HA{JCs*<@#p1ke;#rCdAZx4M;w1%-r@595#`S%emB3< zg9uiuApO~9yvF2-idXaFU&K|)dh#s(~`!S7w?-_c`%l57;Bo!i?@{PMR|F%&PXO#99kTYcWgp^+VeN{CYzF|C*pea z+)UZ>sqK5~1~)cV9$b(#E>0OnQ$ZzhWBne9T-oC7Il^>QD!jmvYKGv+%_H zsy)@2mf0ufO`2ZU*_XejVov%zqdgIA#XNS*Y$-q5zOU{8=U<;WzvM*kvgvsR=26kN zsV13cIy<(Wm{+x@A$~@@ zuz1UKo*!4~F(f+zj@xtQc6^@>!wU*61DrVOoIe%qj)qupa zWZl5-RYM&;Ybu)3c}~4sD|QWZRF8G+Bs>yV*+9oi;NIuLm7lq29z9=vU}Gbtk6P)6 z%$kZ_%Py)O**N<|S>g1$5yCOY!BNz@vh8TwzPf|w?=L;JWcn)7M~Tu$-?C)X&UdIp ztg9-|E6Cd%SNa~CS`n!m+;;ht-2;27M_ThMrxlv{=90V>^UEum^}LJX>GZ7H1I?Xn zyPEZ;X%)rA@ipn9qP+N~IZb-g40Bd%?_hcTk=C-dWU^wCxjddOE=;XBux^g%g}n~+ z&e>A2Wj(iBGCkRtMD{qXu4moO;)>#UJTI@SxO}c@nro3?+5rFZv(e9iZ%Tsk#V;!X zziad5XYX1@xMx`WbEhOt#qX%TI7Rst#PiI8((-x8Z)e`Dxt?@&Djn=A8KHDjb`9;T z?(SH2V&|rr$al5#yh7&7b`L$r=R0~XTvxmIX#dP}dNLc@)-5HR8(ry|8@rnuPwX6= zS=VFEg}>TUJ=&LFxqGRePxiQS(*ByUjYcAAkUh0S&-?4p&SHx<9+{#yH+HG##*|H^ zNBd{3?(8dzOi4R@N|)?JyYy~Fd+w?3*=HoS7<=lwQ;n4ihGy0u$dsKk74;lkci!l_ z&HGjjoWEho(ZW`JQg1@6E1cfg)7u^yC3`W?Enl#-ye^X|o4IPzCbBP--_qE%uKmQy z&E>U6dV5YB*}SiA2>o`!Ku6<&-URx~zH<)@ZCKJ<)T)>CCT7+T?QZPaxS{k|`@ZU9 znX=KTNh^Iv-ALxV(qsLz8wsDp+p=@!v9?*{7sM9A@5E8=+QzQtl1liG#?ka;(jH}g z^OFUmE%}w}Htnk$?QObL_75t5Sz$5!Kz}{y^^$hkZ;TnCY zsjr&8+L-Ui5TdcGwI-H+qZgX-@MVIOOx@;MbZvdkD`4J zw(ngrwAn};Mmt*R`e`i6yJ5Qmp@q zwKZM6TT7=6l&|gvUUz$yHYaAT-@LD;yRQiC(6M@S}yvj3_>KdCzaf3$1UUVSo+r)}uh8!w-+Zt$Wy#TT%IhXy3?8kckXbbF7`H3yCFGrtBe=H|hZdNVqscrYBS&fG>m#HGNfu zxy9q3;Ga*-ADUKo@xJ_pXh-yq_R{&Vk4u%GLc77=L{|4))C50A&o`8mR(RtP=x1!> z%E+;PiDydb{G>M?ZPg3=%KD?^|EQg!oAe@29RBIdElYM4k-eaPOE%3q(6u9>oBQhq z)36uvr(Ky#%jOsPx2b*h8tgM=GUQaTQ(${2K;TMNy zl^@vFICFj#^#{k_mbLG#9ZBY)Ka`W-=5Yh_jNO}NmK$?7m98WEb@}Tk^n!7rlKOEC zjXMMI2e7|V8W-gJLfSWvD_y$mrTU)wn0N73)6 zs(9CB(ytcU`IfZNcq!a^S*k}zTjYF9)(7o|e&Ez^s=kKxW&4BR@iBU;@v#W@GJjJk z{BzyN#`c*pmwt?e!F-ID{`tTOS{s)XO-uJSjx}#xvT6vwQwGXPF^{Pm<9=LhEOqcW^P&CKBbZ;h>(SS|X9?Q1 zv8RuI7h=9t%>Iq!iVdkh=9gE{?dZSN9`EKjh#G>&DdQybB3|>6#4b(i7lS_o*EaijPuairRo7;K-yKh1)?Aug zy6(Jw{LWjIVSlX`dE(?>3s3A?wzp=emFKOFyz;NMJnRSlwL7)4f9fX8 zJ276Mf5iObObzDczHuso_8BKvJ6=v;elSkXIJ203U%SR9BT;O)#)~u5bMCKs4xaoi zavmthQOq-Ek(_&+%Rla#Cn`UYl<6_<(L9IK%W(&K;`!IA<9+-)Q_a8Zc!k+wuP4l# zMEF>rQ|xtw4RSnGeg)&w`Os+J(BMd=H`?5v9vO*hg?KRHcQuvygXeyJE*j6qr-iJy{-b!f|e+y?*UYyUT{}d zrU!=xD{G?K*}69O;`EVpReyT07q7aH3|*3`+LReRIMls9J=oo!8L4a=8oFfcP*j@> z%;BO@ZN9GMv%IbqtGDBo!$-RMFFDvfjOJK`7vXjkcpQ=Lo}LT@mg24Y@DUmDi2U7gX&V*;W!bjV+&|QH35Tuo%q@9D?cKS#2#E-xVcWa7EDtCOOfXhE&Z8FK2nG206eukrynW zA3IB^dD#;C`unkur9U;&cPaV?+Q7EpzQHcE7NkgZ(x9a!qPTH9AcD@la<-V%x-Y52 zbCNndsa4KR>H<3E=5xnX7qg$q_6+Je06fK2Ey$^ESK{N!+#yQlJ2XgoNTs{F(3@oj z%q1K)*Q)bTN3h6o3Eb>aSOc{V`5>lJ02E;sdZy(-NIJDe*QVOt(C)zsZdt$+3E4?v zdxCLEoF_0%xHM@nk`&b4;VYCri(I{1s`LyOgY6dEpiqTCK3X%75Bm$`*PVjD{1kjx zc3BXfAy}&0UAcOG0pw*1$X-zB#Hv%P(2=@^1_m&)DTNhSQMNQICKWNsYu`|TkAun= zd1a{4W#^IEDOzSG1>F{}9F!E4US#mts2Z?}y9fHnUGeykVrXzXjzr;_*ZCsofsNIc?6sy}9#Z>^WPV8|OS49k-`@Q@e(S;ZgKf=w$ea z8jT0!&N%d)HfLB@kB|&L}9j$F^QpxpAFqG}6YeF%0x1z^Qwj-(bR3ew{L?>V}_(BG2OAfCAF({4fQVO$Tmk9_>3A2taTiTU*w(Zf>_AZA-4%YSXeSb4C(}0$;dhQ!>@GW3A;3 z5**)_YDI??R)j2`%8;_#Qs~kcnAaw^ZAZu5-m-P;jtjS^wzjNk-P+QO9#PoZoNQj- zlBy*o0o!C1cj>Ii%_1k|VNfqFc1tMDxii|9+LZ*RDVA7E(&h4OLE^H;to)>2mFFu} zi6xKK>n_^e1PLXIW^*cNHCc&z=xsE`wGaAMoyrKqxa zrlrLvTG#G?eJgvmBFdhvsI=$e)^^yl&yV|gy{#j$e-aj-N+<$Il}_ z?&djud_0%@_;@b)@$p>X4B!H30GIsu_#DWOkLQvfcXP>ik{|c;{Q4w0zdniQ*C+A( z`XruTpTzU)lX!%$ZF6!>YWwEYj%_We3)^;V1D0spwjH(ba+nB!a_q*6D7&$u(r$_< zMmE~sL^)#K?Pb_rp4i(kA>x5T#J>8h8zv&gvRcj@^Tl+rD{wvW*-!T8^@?67*Iu)?T578x5H?HkBcVNq|a3*U*P`Onx6Yd0IwCgIi7^uj~~i}KXk)aNiBe@h2Eq$C-kJgW>UV6 zmd;BbI@Et0tFNf^>1v0>>-6;{n*6a5>FFEn7Wzj09LlXt*Jk*V)0Z?`#|F1UQ4@S8Og(_tO%#CWO_gBqV0UfwN@sFDUXUK;-2Esdy>1~pz9BZFHS zQ6&v(yfnrPw=|+k8q|1cT1#;?BBDwf)OhIzuQZ}c8q^eO67Ch27sXIo(w*r_jrNbF zXvLOSsAKxo=$x)XYaka>Rsk{~BN)q6E2Du!T`Hs0&|p74V|b%4Hwas~fegqEt?wxw zaVr7HfCOl9PXffP1Rw(vpwT@E5VsP53`l@>_as2vN&qq-0X4m)k?u_ASg*3$+kF{9 z&dLa6Kt`|%PsxZ|2|xxUAd9gY6U$qNWBT2`EFfWJ0Wu&9Sc|7j#H|E@hExlya3`R+ zN|QLgE3L`0Rw%^Q}???W7jQKp&r`&@eImqrT!CqanF~ z;(SI^>lh7@0SRCk#a%Xg<*KK>(~rE3MklTGqsM* z5E+mFX5cBov5?w83#o+}B&^{(GZ@pq>dU~f7!n;{Vx7-oD6ZO$$bbYe0XM`t$2y1% zNB|R%CPr@nvF?dCi!uFszDyj8sSC82I#`0IRL4l@Q9!9aBdK$YgvfvdXmU>pjy2Q; zT0@=B8YpgQF3=k4eAYm5D?y+&)cLG|;#Pt{Yp6pLd+Ok{K0O*=>E*uGr?@JC$bbaC z)?ey>U)wKt+MdXO1irRk z?zBCT0SSC!jaP zrJms{)iICdf#$ISHh{PC{NsS$7sd>1?r;Mq31u)uj>oaWXD}4E5(FB|3fO@2gJhVz zg)zrhsADlC9Z;yxVpcd7Lu5b#pT(?jEQZK{1U`#d;aCij0SSB-v%;|$A_Ee@4m_H6 zOk_o%iLCIM2*oW;2b#zVw7I7Q#~kRLRkigf{E1i}mG9ZDkrB^yFO=Lg< zUrVoaTAIj!1iqGD>9jPF;}g{TTAJdjrHKqk;A`o6r=^JuNZ@PfdZ(p{3`pQ>>3XN7 zi3~{KYw3EYrHKqk;A`o6r=^JuNZ@PfdZ(p{3`pQ>>3XN7i3~{KYw3EYrHKqk;A`o6 zr=^J;pJ0`*r75mjn#h0zzLs9)v^0?c34ATR%4umL0}}XJdX>}CL1U?H`zgCYpTJBTMJ5{gVLZ$y=lO((|`_2gI4vX0mDuMIw%bq)|&Ky*+Vza7-L z?11QiG_+Lc(E%|my%8Oh#%~9-RA{FOwgXxx^p@kY19})#j^7SwjnFP9*bZn_&|8kn z4(MS}Iet5!B|*EKU^}2iKyNuNJD`U_<@oJ@76$Edg6)8o0=?z9?0_Bym4l|9WUqk^ zcgr_@<|KbcF5{r}!hnouRnSv7F)YAD2c_{F2dxy^X@ZS|)&afcxQv4y29@JC4q6+u z%Lz6PS`GA;<1!9<7*vkmIB12?E+^PHXnD|Ej>|acVNf}KH;@S6&)4%+1gn+mN5da=4pg&qc#18b0P_UKg-eOD4Q5BPI&84s->2Ib;69$GlG z(FPk2EfwZtXMFltU(7t{FVkg6Bp6gC48vPnm(|d+Vo(~t)zHGCjWgJ4X#LPzj>~H3 zVL&;wgy=~_467WXgVMkdylGrkLQ9N6Y5Z0~D~onH!B#?RiQaNtRzeSh%0aVx)3|Jc z)*6G-_-%rg7;S99HbIMu-f~=aKo5h;@!J6{G}`3^+W{>tddqRy0X+;V$8QI;+-R2* zYzMT!=qZO7RvMxM%AqwzZyJ{!(8HiKemkIbN4uP0JD`(ddqRy0X+;V z$8QI;3~84WYzMUP=q<-(2lOzg9KRjVVx(P8upQ9yqqiKF9niy|a{P8cOOkdu!FE84 zke+ggVWlBDpd4C<^rmsy0X+;#>zmYvX<5= zdDGB9I%fXPn}K|)3YGMDptaRLqmT?cO`uWKR{M-XGVC;gMp0YsGYZMD(*zntZMDxR zB*RV8KBJHfJ58Wb)K>e9LNe?$fkshV?K29=u+sz@MQyduC?vy96KE8*)jp$; z3_A@TMh7n0%EthdVI#G527+_(05-nHlnC}e*DSC_#$8c>9qIweMPyQBa)B0$6w?RH zxDEk!+=kyIbVma6jtplG;hXm}7qr@m&hGoNbJQ56YW75={+Iu3$hZh)FO?nk&mL~0{-lm>lIbdGkWM)4K!!So1z zbe$TcYJcNU7b@&dlpR=^TtpfojZ`o!uGpPNs%NOb8!tM?@hU~+JWg`HDpr2l&tQv4 z+>S%EiAC|%o2*vv!C_UcB|hDsN~Nlj`IJ8$jA0@RRj!p8s=MM;Z4;WUh_psFQ04J$ zTFLN{%n_U!fG-jHMvr6PJRS8BrFF{`6&q*1q^FD*MNKc{thS&Bd7k&mV@muiB-qZX z*@4W5k8}=0YZ=rmf2gNNo;{MVnUL+^%*oJ)j|}55nT$es)`He?ot!_~kUggs&3fKx zM9#5wB+b_wlb@v1M|b>fTuhSk)3^vVGg`up2Q9JCX^GPy6OqnH7ik}61`YI&C=Hmy zBN!b~eZ@ib4|4VUFbWSJ8Ay*@f+Ge7(xYAI9*v=Ph)GTQiW8ATk;7D9Xbo%QgFSt{W5a2DOp@w7s%w`x_29Em?3`UA zj?D{bsjz20B2>Cb`q1~>%ld}3G zZOY-Z+q@ZliZjCJC38@{O8QG-27!+$Q2l z)P+KOhN-PW`vp_mh4xFPb_(rROzjrhubJ8-wBInbS7^^NwO?qzW$J*?e#ca&(0 zB&O~Z`edf=5_&OHcMH9QsrLze3RCw8y_BhYg?sRx8Um8l1XK8>k|gJg#OVCqq!&t&T3LZ8LdCxt$nsZR<0Or{mwM_k5=ygmzEA-_|{Z8mBnEHdzS2FdS(CeA{v(Q&D z^%tQxF!h4a8=3mM8n@&T0M5uI&l%%0$as{HgWIWu+BUP$JQ`|(gtpozma*X6QwTZ- znX%m2A#!vm21}iJ3Moe-5IvoEcG@ahLZMY8A%7L+Ou(-T2--)gG4@a~rvi(Es)*eD z2e5@_Dv#%(bJ?;Iv#NY5h%z@i#Vw26=y10z#OTboti-I`0-GLsaWofbYMz7RxWI}a z4YM51lVh3rVKVBNxiCrZ>2oZ(ARtdUZ*(7Kl)Y$8_M)}fi`Hc?s#KLtwN_-G>&om! z>sfTsY4oZNVfs&mm2R`kS!p*rVWr>fgq4P~6IMFTPFQIyc=d z_DiB!+AoP_X}=_zrTvmgI7RmCDf!?N$F z!_x>lhv~84DZ$wXBeGo3xa&GEk%fZ1s{a_p)8KQ?ojVOa`#8GO;N#=BSm=}*rbYSF ziP)2rQ#OKgpd;rMG~Dvpjq03777H4$tRo&<*RV{`^vRN;BfwZHu#ud@B3WozfSH}* z3`tH9R1I|;Vy!${lEs1=Uy0c#PO@Z>&ABD5nZxPitf@ng<8tT6?IIU#P6JY&X2~Ff zT&I<(>yXRS*WEh%k|jg1%C0F7hGfy8nW91CBFG4*<>sE|hI@s`CF z1{jmd%5@4S%LeruCCgQ@+C9kFm7qMcld}tHO6eQuD9_UtOp_(MS}dhJj>A;L4%tZ*}1LyltRiFWDf~8XXM0~oFY%D58n`WO7xEHof6pT zMmhUfR&JtG7UkGwpp&o+Hha;K$*245Q(83$nSA<1 zLnfbo(U8ffUo>R$=@$)|eELO0emuEFPy6F(yl}{mr}4reKc2=5EByvKFPAMa=8zvx z<8u!A@ibmI6FPf$OQm$FrFNtPpza*Na{gP;w_DiB!+AoQQ z=ylwQ!R!}i2h2rqye}Oj%mP6!jn4n&Gj&-e$fa2_;V#XRq9Icb5J7&QgvjmlA;l~g zG|%(Nxn{6ILjXyuBaJ!Bps`5`IVT;nV36A#cK|Yr25HYZ7nx;(W)hy`l36Tht-6VS zYr;7c`qY@bXGODI30|LDJ1W#wWkRddmgDVt{*Bo2;Cd`KTnKH2wvry+;(f@wIJJ6h z6+L{L&>C3m?Lup0-t9tL&AdB=b`Dc_3hi8edY917W9n|9ozG9-C$tNgcaPAL%)3`; zP0YJbXw6JLAhb11Jt(vmrXCjBTBc44Z5>mO2yH!6j|#1osgDb715=+A+D4{6CA2oC z9v9jsrk)U5J5x^zZ8KA!7uto4>M5aZVd_gl+sf2egtm?4o)+46roK*F2^@v<#x9}l z&~}p6z9qC>OnpaayE(=G39W;v?+a}YQ$G~iMO?;@g|?Tep9*asQ$H8lex`mQv=mdn z650W#ej~Ir=ki;jbu#sPp>^@oKMJjzd4CdGhNFFNkSW8s#s{F zOidBm7^gTxXh)cuDzu|al?&|{Q!|8ioKwsa+NDgLDYTa{RUxz!Or0&X%b1!gw97f| ze4)LZsf9v&1wUOZv{y2vk4fv9)iw8}RG$-$IY~ zVNcFEeS>|YI3M1+F32kvSozRw%$W(a| zWY5@OrE{TNZ7uC6!cKQN5oYW@TpGhZ&7xFHnh{i^Z17N8-`p=qT>4#KxR)685E; z>iSNoZD#aH0x7VIRo@|^$Ena6QS2+&lmAvK{)A_j?i%d1b@rEeW4>*(@*xhWk6xZY zeO`{nuxdf7ibh{~3KiE>!gx1x;a9*dGj-)Dq^qex7CWtJ9bw*z>pHvAbfxO{^e|4A zZ#mYLkvFVHqp!nWSPKe|G|}ia*cS#Vd4fA{<#MuA=hsKCjlLlfeSP$eLSKzD_Mw_L zp=BH~zLy{xy&m?*hy3eWgZp@Rb#a0F9DBubA33jBBKnr-jR}1)dXqwy9vi`S*Qs#Y zPLa0ht`^Z-qPHfZS4ZFK(sNVa=twkr8+L>8rt%AiGuY7w6U1J>NopUN;z`SSXFPg) z^bTE{XK4o;i!;NxB(Z8_Xl%GE(>K^NRJBc#ZGD62FL%bYIAL-@Qit`o(xx!%y}?)aA2OmnTt!T7?K`=d$ zh`uU{$5CX`7Lme@(vb)V#{i!GFL>}yVs!XaTB(G*()HeYtZf5f9NM*k`F%eaJp3;h+6 zis?dsHB%;12YA(JED!B)6xY6N&GaOPhtqI9=PU>iv^HyZ4dMRRE*dkc2F6BdxUSlT z)Q2+NGWBW^i^gJbNHI9Q()8gkQZWjD|wLlC@Hf92!&(2xqv2z4xqAqu4VH z%v9R(Nl9fiHrqYJu-Mcjv9sc_Gh-FH*6--RI}`B6{_7rZ%_L%HCr~hUntM&M7V~LV zCg#bl$SUeGVs3xum@V8SYI^QA1V<1Dbz_l=yz zZlT}ES>Q*7LB|Ag79hN;!EdMQIdKZVW;k(L=(liUd~#*bd4ZgGoX!@4Q(m&Wp{T}As;A&dJ6^-2p+%&x#p$;!%H*;^gB@w$Rb`{wV z#!I#z5C)wD$uSTHo$<&q5C)yz$T1LJGsWXbUw1z`>$|zlu!s5{26Q)8BDf0g^SB>5 zoY*S-uiJ{px!Cg9J)}W=!^3qZ_W#zos)9ZkyN?uqKb3Y1DF;IxD+h#EInY*2p7<<{ z`opZClRzks<{C{8kBZnM%>5|k`2p%pvKrVC{z29vzT*+(#50Ha|A|zk8a_T1`!rSV zaa69eCKh|b_p4I<;0pe!&kwf`IluPj#Gb^j{n+OcS_OXO>kn|Xuvz`XOnnK((6OCT zheQ~3I48$I7r_;P?!7cSTn+3g=QvxmaC~2wxhEpEq(EtcZ?Cry8FDDLEi@rtD!VJ_|n(c$jjyG*ZRSjK^ok z&%&@o#)2E_MSKo21n+E%H{31abD1{}i~U^40xaG#wFnEkOkoE24Til;=-+0l8q4Jj z5O!_Q*`!h-L>P1eDaSzgDz*~K*qkfOzmqBaLXJo~kDtqMuo9Wy1)C#;7ceU+^#9|M zn<3p43R>rK zd|Y&B@w+iTiugh1_X+(O27tMcL5HQX5Qq4lk*zYs-3sB08b8EPTAuhjB8Wk_hI>) znr}+{0VJVcu4jiX%J1sy9zBR9`7`4WQ9U1qli!7Dp$bf>%T2&OzD{%JWK ziQ_Z47g!pf!M(`TlfuxL!VAd;&fzIxn9Tcu%+VhSqm-$i2&0@S zOfbxYb*p0WXM{1ES-%uU1yjEk#yqB;6~;oQekY72O#MM7ZHUF66Gj!Y{w!HtvG`wv zQOm3sB&$0X|GO|&Fbmh5O}8xiXy52TS*PS+w|w(e8IAu-*Jj%FA1^=yWI~I_|DC{l z&RudfGJ*G;yQLlySOudW^XU=i91UID=_uPalX0v3S*|WS`K}g;XaY-QKTO0$v^NTG zU?d7AX zlkOTF8a^IPOo8LVPg569*RFKGQcy`DaB!%5Jx-hH&x};I4Gmo~c4)P0rCZIMT^vtB zd98EcYT-DL&SlPtGZJNqL}_9wDm@L2=K9&MRtVRQ4az0PYBbuq#PkwPPhcX111qfd z_t`$b{2Z6q{Tj%6WrX}@C13=zMfBCI`?CO}q6CdFLqxA)RwY<-OEi;Mk27llSPM(E z2(g}G))KImmS}lkX?tZ)PGE+#k0}h2`fmJ08pVgr7V)-1FPQnC=c0F{%!OSVLP)hVka&nR&6Y?RkCQ7mDo#Z-vA_Xqw=h=8E}7UP z41Ud**ei_ln1_i@H}|On*pd)7*H+(Ri1ZX!&GVu664F%#tok zAkWK1^cS4xE0E_aOSC8q!nlx;ULlNaOkF9AolIfLWRPolwJH=;99-`13e8V zhx*4xMB+O6<2vys5&Z*~aXreop+t*O8GAYHO~Obq1*hG~)LVs-Vd^$v9AxSp!nlN~ zcM4;WsdowEFjMaq#wb(o5eC2INW7QKlnmqj!r-?Ti4O>a-!ddVh^;W}M(-EVzcIQG z0o{WoTAa}FD~QC0MQj>B{0JUCQlcfOzl?EZ@s{lfQy5Q=GWD2<&Ef=~MuNvnv;s=d z#2Wi7_7O4lIqV~1>I>LM#MBqDkBF%+3xi*LB)%$)tGHfY6UH@6eM1<$yq)-#Fy6#G zjD$BZ^?$;+iK*`k<5s4AD2&^f`mr!>XX>Zu62o+UqDcHa+Cgso8Q1$IX-UzJeu>Mk_6@g{Ei;Ml6Fz#aN zMPa;`sej6bS{Y0HTNw99Rslv3v|W9yz!U~A%oJddGY&3~6-0%>YZ?V{VLZg*1;RMV zRG~0F%G4xbe4MFbVLZmv6k$Bh)EUC~98*(;@f1_#!uT>%!22{)vxLFFBn!?I2LF;Q zs1OGKvMV@S7(ZY+Y~|S^EudgNe)dooz*_+N69o(9f^ESfVf>h7mk8r$Of3_}FPMVw zeT7tV0etT(nS$?q6;trNuVxAdYh1xpBewl8b&mX13IAJgo-lsR`CUM(`B*r6RY4Q2 zE!~fuK`h)NVryjU6s((+U$DMJn?w!P%B+oGwUua-!P2hc>R?CD>zLXijNfwR+l284 zrgjM9PfYC+#$TA~5XRq_x=0xRU}~R;wQ&(C6mg(LD<+%xH$UtWromK3n0ZX~3Nyx3 zA2ud2fJ?A3i7SDG?Ng&!UlW*Jj26DCgx z3oawmS`jOFxiDw)vsa4Pe$L|6$l{6;Z3<;^CO>?wFy}D!I@hdD4q@Bix4RBD4`Exy zvC(J&Hk}mkM5rCBVwKT?YthHlNH00$+zZ|qFL*=2b+Gtt8H@pEF9m+ow?Rxz)ysoeC-av$?=I0w3+_Tg(m|~koD#R4*7fFg ze9Ixny9?e+sNW}IcQWLA0QmzY+8G6RiP*!;x(}@TOSCd#eUn)ag7r{|HkDY7)ovO(mg(MspU%;O$I;byw6|hj zQ?86;oDi@-QSjM#!DkAd6y{vEQ~X+c6ZfH~gt>ruUlQhGroJM~WlTLS-7Xx-*M(Wb ztZxc)IaA*jW<66_>NO88uZ|Ub4;vUc-yaCGkstm@nCCL}6JcJ!)X%UvljWWfW;64C ziEWz9`?ZKq=Favkl-D%e{2or6_m- zS;l@-@HZgDOfgpQqA=T87NbmzmWI2#M*A_-LPu~f9upUu`?t`rv`ok5O!hyG3fL-N zqAb_tx@k>I5NniK=YVx?iFP)zjx*~5u#zQO zC9$qx)*7%{O0>Dex`tWn!D=nh<`L^n(n3TVSer_;`D7uzTx zrhg2BS;T8QmpM?!29_ysY|^DD+B6&1VTVfl4~ zpiPycLtG@xenzlQPPAler})_cVGi*#yx}m?M}_F-LNNRd^8*ZjV@%-rWyZG6A!0D8~X~lbm z`3@F)KYrLCylh$i~fL3v{onz z3;4MZCeQKW47$&XpAi8o zV}yn7MB*4>p&O25j0l77F5(zrp&N=gMp)>+A&wCix>bl{goW-1;uv9}n}9e*Sm<6K zju95Ry@z9jh3?|v7-6AXc4UkQgYMGd7-6BCaX3a;=>8jy5f-}5hGT?WtV}yn7hT#}tp_^W0j0l77aN!tXp_^JbMp)?H6^;=Wx?P21goW-( z;TU0|8&Nn$Sm=Heju95R#e`#oh3+Kb7zk6|n;hlscR+(UP^dU4#DPP_K_Lz#Dh>*9 zU{P^Uhy#s^gF+m5R2&rIK&0ZJ5CP+XFdHl!;-@j!S&Bu}(dg_-L1$ zic5U7@lC}gKHA8n;u0TiWm0j8k2W)@xWq@>nN(cjqa8ddF7eSO6pj;R*3fJK6)ds;u0UdT32z2k6wAJxWq^AvsGN;qqo*7F7eUZXBC(D=*_Z< zOMK+NIZl*WL#|xKB|dWIDlYMnJ6Cauj~u#+OMK+gRb1jDr>^1>AGviEm-xuBtGL8R zu3g0?KJw`tC(5iL_pag+A31mxm-xuVtGL8RPF}?&K63LaF7c6nS8<7tT)m1*eB|s^ zT;d~lui_FP`FV~LW!8|(S8<7toW6=neB}03T;e0gui_FPxqcOw_{jOIxWq^9U&SRp z8UR#W;-euz#U(!S{TwICtf65*#U(x(2vl6+qoF{>B|aJqR9xbt;XuVDJ{k~IT;ii4 zLB%CL8WdDq;-g_f#U(x(4>(SgSwlmEic5SnIH$ z_-Nozafy$H4i%U9Xz);RiI0X46(@Xrmlcg4l0w|VCn>}&e3C-k!Y3)jEqszf+`=a* z#4UW1Lfpb9Da0*&l0w|VC#flw-FQvFuW>W{vKHGM>H}WKS}%Ju-7JPBHs?jEdWC7P zS6b^N5_UU_@UG+ucj#6Hk$6bWK;Ukc6uF-clPv+UHjNT zXJ%M&O4{&AWB*Rv=Rp#RIhiYdVR|?{kijpF5iI|-Vi99letDKbG{K+j;l(O)E#Jzk zr91mZ`jAO-aByf;ekKXQ$=F#jir;?eL!2jAleVG6bn9S0u+VM*tddC%;A<6{p+)eQ zuf=f8bP0W|k0sj@`YvCF_yk{u_yAvq`21dm`1oFi`1D?e`0!qa`0QSW_~>4S_~c%O z_~2fK_}pHG_}E^C_|#s8_|RU4_{?60_{d&{_{3g@_`qI<_`F_*__$t%__SVz_^@7v z_^e)r_^4in_@rKj_@G{f_?%vb_?TXX_>^9T_-I~+_+(y&_+Va!_*`Cw_*hQ_&8pM_%vRI_%L3E_$*$A_$Xe6_#|G2_#j?} z_#9q__!wS>_!M4-_z+%(_zYf#_y}Hx_yk^t_yAsp`21al`1oCh`1D1R_~c!N_~2cJ_}pEF_}E>B_|#p7_|RR3_{?2~_{d#`_{3d?_`qF;_`F?)__$q$ z__SSy_^@4u_^e%q_^4fm_@rHi_@G^e_?%sa_?TUW_>^6S_>f(O_>5hK_=sJG_=H`C z_<&u8_?7}Xt$sr+^W45bQ4`sAw%3M zAwygVfv|+GOpxKbRCuQf->t&CRQMhh-mSv-s_=a(e7_3sQQ-$vc&`dSsKWbHc)toC zP~nGE_@D|OQsKiY{ICj7s_-K!d_;w~072FR*B{6bmmkOwS0Bg_7azzF*B;0ammbLQ zQ!4zl3LjVDXH@uv3O}pDCsp`46@FfYUr^ywD*U1fzof!1tMDr-{Hh9{R^iuF_;nS2 zLxtZ|;kQ)yZ54h;h2K>nE-;Yw!Sw|)#N`Dt#MK2d#Ki?N#I*%7#H9r?{D}&Gs=}YC z@aHOgMuopn;V)JAD;54)g}+hZvnu?p3V)}<->dKsD*U4gpHtzVRQP8VKCi;RsPL~U zd_jeOQ{mrLhzkg0eQ^DN3~~8@3~}{<3~})Qg>>zJ3~}jz3=I{UDvYQwPlfp^jH)oE z!ng_(DlAZ;P+_48i&QvCg_BiStilo%PEld03eQksnF^<>aGDCsRXAORxIjSG2iFJ4 z5SItY5LXAt5Elo?5Z4CC5SIqXaE=PkR$-+I=c;g?3g@eEfeII@aFGfZt8j@5m#T1? z3aeCDt-=}=)~c{hh09gALWL_;Sg*oWDr`_;BZbC&I09g`evW1oy&knXff)h4xLx{) zzCqL47B6~O-?VAT6I$Mq`ySA@Et;b5Sp2Zw@vxqHSnt}jc+rxF_1;}e?n45z=vw?+ zpy~hAN}_r)st*>u0gQYNW}}T1y%GPOg`D%W1^Pj~58MK6j()Lz34AR|)6doWHLd76 z(0RIkt~ME<@DgQ0K^^sgI%I=790m$6aIyt8nv14x@PHb#K^+MLg&k273hHJLsAD#$ z<6)q%Cu>4M-R=SPG8@#1Fi_YYmMy594E?y($b8cBs9C zpsuh%y(SFQl@ko=UQhGA)&_M|7^v4}59*p+T*4C`P_MT^T^k1K4cUXb?!O21CL7e7 z!$9HnZnid+lk@zYM^iW0pxzP&3a^$Y6x3fmpl-53-5drAFSREW)IU9-ZnZ(ZH4GG9 zr)LW)7n{=K9#FU0pxzz^3NP=o1@+Dx3|&unK;2=3dRG{zJF^Fslcv0&-fe@rD-6_o zvIq6vTr^eS(bW5FQ11@|g$=>kHeXJlCVN1Azy@`17^n|s4=ShTo9Y2|pAG8%Fi;O< z59+~Ons2%X)I&C?hr>W&x5$Jx-wY3^lQyW2gn`07m25#hnv15+^nm)94eH}zpgxg3 zsGJP_EDxwp+Mpf_1NEuwK|P*}rYb$4K4XJ=A`H}Lvj>%vrsjG;J!ymbTo|a&PcWz@ z9#CJfK|K`)>WdQ$s>TEAOE#!4hk?R@0@?Pyr*pBXqzBa3Y*1eh1BD%8*@DXDcb~q; z1L~VLsBeXV!alVL1$B`J)OT!9-wgwW-E!H2`hG6Wm-2x6feq@1VW56A!Jsl8P(QXo z{Ui+3PbV1EB_2>evqAkl4Ae6d3~I;&>K8VsUxtDD)dYj`E-(Jt2KAdTP|r>LH#)l6!yzz3o4gkM)Ufqzu2Ju z8U_kmce4eR(^8NZ)Zc7Se-8tNUBuaf`ezOv-KVL4*`WR%0*cO=$QD#i&3C|UQ-*GV zGK?@#X7-?R(v%le#0HfY1}Z;$P&qA{r9GO8+Mr@#pyCq@s?!51VS_3N10}KsWfbLN z=v^LAlWb6v!$1{h4NA|c`MjV?Y*16eK$T_<$|%c4Q{5g-O|?Ny3j>9(b+dE{#*AD* zc_w+rOdHg!Fi^9z2BqiZr@Wxfv_YK}2C5=!P{!H+y{0N{P;XC(i^D)I$r@B{hTiMZ)KVMNvM^9pFDa;M8&pjgsM?nlRGkfK zc^Ie_S%b>W(EB{ix6%ex9|mew_Mmby^w)YoHQ1mU!$4)ftt2-; zsoZ*>7u5MSs0+eCC9?*V+c0yrr}>&}P|abW)?^JTx90PLYOz7B4Fk0hW9buq$W)CVSL-&H(WrNxs1`5YmWZQhXtfOnUd75vJ4eFvWP&hXu zTTnTTeed#s+Gm5>9|j5sbYuxCH=FW;I$(oJhk@$M9#l>?1Ry?59M+dE9BDNd+O-Q{UMd+)Fjws)A$ zbIcM{ZZ_owW$zs}!uAf+(UMt$%FU*{pzOWFM%dnAI><6xP&uu6e!$aw_TFJ5Z0|6g zZka8p*W|K3^@s=5m3HrYZCLNSYJx$1)C1~uHmIw^KwXnPsGMBFqaIN9-eDtb?=T%d znq~9l_G`uq>W#Lht_#!Do3aO$(diK&>%&0ZkTs~>T!I(WTWnA_hJm^%dr&#q z)W?KsJp{Jy*GPMIrTm-D0`Q+5w^>k zj$O{uqv!U+!3)aXWo?A*vZjNdUqVp!E^8xfmo=R|oh7K;4E?JfL;sL%QxAsO)I(W= z%FWQdpdPkCeK-u%$?QSpWawT{AF)9_5(es{S%b=LnDK&o)CTpjFi; zP>*E~DwnO_+S49G|C9~t(_x?<&l;5RL@qxZyr4d7gL*Oy)aSAWm77cWnnzQgw?Ta& z4AfIugUZb%ctL&92KA*dP+!g-R8B6z3+gL2sIP{BdU}FEecjW1_I`9DY(F|(IxwNb zj2D!>AKeJsk52a=WCQ`Z) za6IsY8u|}B&G#D{)U#ora8hxWpmMXR-*`a%&Ia}SFi^OhBuh}a*_0R5A8k<2g@O80 z)}V5;DKDr$+n}Bg1NE1zLFMK=pY=4~Uu{q?gn|0oOA6}mHmDcFK>gz-1@%uG)W5<& z{X2V5Ijv9q(cOHeW`Q#G5KwfNPnNweH$(S=GHp`6x2c+)S@s@izgV=3Xi6i*r1k%fm-&Gf~vAXRfmD9nP5;WJ({YuLDhwUTK)YJ&$< z#s<|B2C6rEP<^>*>P;R{7u%pN2?N#tl7bqrK@En18k%5GZ}w>FkPYf^7^vZw6x4_f zYBUVg*aU;R-lM4_HmIXvppLzyppM(1E)4_qvIz!tgGW;*Y*3elfx7%91@&?p)GNY3 zy>fy!$4g- z!JuyPXzC3%s5gdz!d=VRPF->ukUbXxnD(jPX4t9UbgA=%g1W_{Df`rKGwjrFx=?yT zLEY*Bb(7tEH-|OfEfWmN^U1Gys}1U{VW8eN!Jyve(bR1=sJDlKddCEVy3GUXb{o_? z!$93J!Jyvm0rf5$)SY3Va7+1w8u~jtpzg9ky(bLR-4hJzb`Plc+MwPS2I~D24CRLZBX}xfx3T!L3utSHy^M;eJBjngA)wO^LeIepO0>aosVv2 ze?GdI(}4VbPxIO5qnlypqnp{EkDeQ-dpw{%YB%4bVa@lk32r{mhpgtuZBU;G1NF%X z2IaYL#(c~M^{FsWpPpb)AM`Ze<2IL+nf=cF+(3QU1IpgHZ-(vM zH?!ZlpBt!?9#HnqeKTz5zM1{b{oFu(!~@FSxo`e7%%f+&b3Zpwk9a`YJNM17o%?3? zJNI(~iIn2G9yudYrj`L)a0@ft@Elz#y@xQOvp8&E~WB7>woS+yZ;6{>a}XjEwcg$?3wNLFby zGNuX~)uQ+hSJ^K@f#s3%yz=~$k(UP-yPhR&jTS|YXgj4X7e$UnULlJuiX5Y2DaXih zP}ELEkxN14N$O>w@+GM9d?cS7If}ny_&bijOY!$I3GkJ{7W$fCVB;UiV^saskWOWo4yjBm3FMklm7Bnp0KYPtTKBsz;ll6>;BKKyW zHKv`OEVVlVTlfFjyAJp$iY`8zws)7ph0uoHdvAfzTOgEBLhmi~BE3s59-ts7R#52{ zP%uF{sHlJlh}Z#9(ND2~6e+^@X0FZbz1^%HQun9Xz5O%)H#2YEdsB9H_n@iPB`Z<# zA#>zaDEY8C@@kZP)Es#YN$SpP=M&=E%oUas_kbPf>CubL7uZ zausvr&rx!`Ir0}Mxw<*>mngZ0Ir3L1xt2Nd*C@G;Ir0gVT+bZ&BuZ{zj(iFwH!?^5 z1|>H(M?Q^`lgyF7Maj*~k-tO9EzFU>N69VCkD7n8m@;Q_| z&>Z();N`BTHIT9s5Z;l*= zl2@1`N2BBy&5>hJ@=9~$OelG^IkFQauQf-GMak>Uku#&@SIm*)Q1WZ$$XQVGMswt> zDESR@UcoC76qF-N8-d8;{cPL#ae961+C-f51U8zt{HN6v$i_nIT; zMal1&Bj-cO`^=H^qvZF^kqe;Y{pQF8QSw1^nALZky1`C||wBXN;G1tBsD7kM@ak`RC>BL3;8HC7K zT;#%!o zTx56>@WIkMEY!D*z<09jN5Lo~h znKcNJ1#ywtgAiE=7fFKktJ}E zMS>7n5*Jx42$7|5ktKoRBgvd&`$m&6etc;7S5roJpxX4;Th^&f>tP_ODcwA(?AVgNfMK%aRWOZC* zqaZ{k;369bA+iQ8GARg=HF1&6f)H5?7ug~Rk+pG=ErSqQ2N&5o2$6MhktsoltcQzi z7lg?AxX2Dch-`q1>=cB^hPcQsL5OUGi|iJJ$V6OZk03-g#zpoDLSz$MWS<~JCgCDe zgAmyi7ui1ukO9F z1R=6FE^=8ABKzPXpAJG~UtHv~L5NJnMLr*d$bPuU6+wvXkBfXU2$2JDkt>4`IS?1Q zItY=2aFJ_+5IGnZxjqPyLvWF=1R-)LF7mY?L=MA6ZVW=?a9rdYL5O?^7r8kIkt1-C zX+ek_iHqD4gve32$gM$$9F2?I9)!p-xX7JBh#ZTH+#Q6-ak$96L5LiWi+m>tkrQx{ z`+^WT5f}M>5F#hxBKHR&axyORU=Sjw;35wNA@X5dMYza6gAlnG z7kM!Vk&ojdF9#uV2`=(V5F(f2BCq{>k)%?@6Q0-M`aeAIX2de>D}#$+-$fu*BG{{I z7r={dMe;LRa($E>AHiNut0h0LB{x9H)zO?+Xvqyxasrz3i&}Cclw1SNd8L+|h>~lf zlAEGr{vL1f1>EgWax;|tjyC7^D7iUG-lrvZK*=po^7~qHN0gk5 zlJ{%LoltU1lzdQ2?u?RKp)PqyOYVY_TchN|T5?yE+y*5d)snlRsckKJ0;;gQ+ML~A3f7V*qU8Kqvipm^TJj{6Tu@7Pe|c9+o{W+UYsouNZBIeT zMYZHzDEVPj+r_oyLnwJFN-n7-e}s~!p~Wt(B_Bb_(@}C+E%_))o`I6fYsnv@Q5SJ&RP;t>K)jC0WZ!a*-36l>;6Pu zGzq;^ZkF)DJeFlCmSt*M*tT1i<=eVh!YB1umStI% z{nEnr-kL0(RPC=0@O%|75!A)LF_?RkI;>>6`p_nIOlZ0~K3$yzS5wl}X?xTe+Qu3z z*jR3LAp63z=L>o2K&KPL&(sq?TM|DP7e72B@$-D*KO=Vjt((-b*DIWjdPSU-xhU!y87B4btAx=)Hl=B zxA^6@baj_h&^_LQD#QlHl~Z+jj0-*%eUs!QAz)srx_~IE>beOZ8TDQRI9OGe3SVd( z#p}jCDVvi-sC(77!Kzh~TYZOA=FQL#Q|G(B`hGziyuJhE`o5=E-#BL`p~mBkYP|nH zs_{6f#s_>gKIp0O0IbFz`f5A^YRv4jvAf0}g@+0inq*X=!%~HgdYe$5^G*_Mtua=T zk9{S10~(5b7d9Ro;}iJ%6#hPkzpvoWYj`J+hB&oHJ(aG03m^3)SxI41%x64hnei0! z8H?6+Pw@ zQ<S^VQ^cqniAoTa)upiwl~XT)I6qc|oelWnWGHGOEcHZ%slvl1%Jt%t}$P^G)gv zsDsC*Yy>Gk4`%tCdHuc+OV&Gc>Blqh?v>#?)ft^andIa$EKJ%$%J{-$WI`AX69Of4 z2i`!*Bv;Xwyep+s7?YV0PQ$rW_~x`AHiAa@#fHgJn;A*nV~a?)Inr&>q8r;XdEGda zL_!G71J0C6Mw4-H-bN0Rk9^LxhD6*Xd32pClt<=k;8r(D3JLSXZ+{F|CCuhc4c_>I zYReA)gSP@T8Qc%@fY9&#b9=EGfa{3hT|*3yE9>C6UWp|yb3M7DoD#ytX*NLdi#fWdSULyhRGwvH}KQ!&ZtSLBN*7Yj6bbI&C?1tW5~J zv1Ef$+?Bdce}e_xb#CxE7<8SsTwE{Eb=q=!91QC^ZFzk4?Eqaj>qyFMvK1_uZi9Z& zJJ9hA2x3W^GYTxyGZ3&9K}J4lybSI!ZW&C!MSc0n11no`e}0fVI1DzhdRq{W4XkXX zyyBH znnQd8t5PI^)bhD8_@?my%a)HjVs6P_y-q0lb*RdcLSHHl$KK-#Xa2%$s+!NHs&kvF z1%8#leXS(;S`F@NpmD6-YkC`oJmj&nL_T1#)fQECz?n&3RrUO;0t;z?TgU;yLK3lp zH1rijV}MW|ufc=(Cb;--1@Wi>Ci%qA^bE{8x&5h`I53MPKR65M)>IWnWOYdZHFK zRI|0ytw{%{NheKBy4;?cT$XCm)mM{lMm6cKTa%tplir$|^u0Yb`CF<r_}4R!U#kxJ|an z>9(o-D8_FnLQZ|wYzX#V&x4d%Af>n0djx7TAO03P^NEFUIE(6w<2CY(DIYV_yC@E4 z8GUhL?*b_eY7bK}t?C`l6n)7f1;8SdZ(#QEB4FVm-vjm%V78Et09y$d z%xy#ehxOX4ym2*Dg}4d}EFsT>)p+8n>@YEgw#H-NT2DL_8a>8zB#e=q!W#)Su|1R1 zV7MD-@R^)d^-WIl@k~aY#yFpGW|9iYJ=fEjtVcT&?zFE2IY z<0%a!r*9;mCBFyg0rk`9>y^;DUnP5$1$nJz&h_s~fd7PWw zSyo@zII;fOow@Z>O0AIH$Ygi>qH#9KUZMB1HGw}iVSy0?_>APAIh-~1bKfVHGlx+Z z=N~oa;MMUC3|a1MRVB{$e!A^Iy6vE^l$0;U3+a4I?uT@yN4%HzS7WPKxSY-elhw#+ z)XLIGIH%KKs^T9B=X6rY+FOxlrAg6Yy-AVYh$EMgqe<4C%cwa5M;y6Kk2rFf9&zL{ zJ>tmaG&|zRbOAQ;Ky28`K-wl6Xbwx~#SQN3uHv;Ja_d3F0b;2{! zN2VPxA8_ADTzXUK7%=T%Q-Pc09dv@>n`PB0E>v20@H`%fWcC?`a3o}`qVo-3hM?1gk+(wyMqB+ zmXV`tUQ^Qt#{1mqaN0x{%w;`K(?3$p>ujf+()JaPQ78HFw9Kll&*CEqDGRep zJ9(vO>FM2lq5iwTP;Wc4$95*&_EWm;H%txroQ-vhDXSr$v!!lIP=ipLe9n0Nl&}n= zX~cZa-ulU~S$`PCYGg*0-*kM-|IgxEe$(+Szv=jv-*kM- zZ#ur^Hy7XXYvWspQV`};m0>xhen{((w!XMl3vT`>m38A9+;`@+c`b~D*%z`Jc~pjZ6WIX$s$omJ%~gXSR`WM1dBQsy-_EWEe1o> z33(hW6w(B-7)6@`q3L(&MokYvAFAHN*vOCUM#k&+tHM&b zM8CT75B;i$>7o@eDq7&Up@?a}Dq`BNikSARBBuSSh&jJ165v;45m`ZAg5}D>N+qSL z5M%*d|_!NNviC7)8n>sKH(!giJU6?qK&>KgMar7HN>$}A@Hle-F_AF zIObP3ynYq(xo0u3pPpY8H|tkZMZYR;+OLXB_RIYW#`e+3m2kVWoOPltU(*Mj?N}KkT(x!c-v}s={ZQ55#oAZ^@ zT3=DfRmHAE`Fw=0>P1OD;#<|r#v;B_9E`sNc}*!v4k@L`MWwWFbuWrU*zMd2u8`bz z2Xg}GA+Y@^_DG+>zvSN98B)z{@NE6ZXGP^CEAy|?#EPa}KEqWSX|18W(YQ+*NR>D8 zG=IP^FBOspe2)o7|05HwVA_N${4*1-VA_N$m^R@GrcJnlX%nts&V(xjn(&9@D{@jY zVR8~TVfRg+a-<+EK)(~Lo5^Fk)sR?iclvJaYj&Cpl6IQRM|YYi zHF=iqomALP6ML*r{3h7g#x~y8;5%yUaiVzdWX7HqwK2By*1ge6A=yX~QrxGUQf%{W zaY;Gi&TY6=2RpZ6&J6zx8-|p6K1~$|O=aVn$_kpw?$#8kfoUp-*U3ZIc}9z0luWnh z+?(tL((Q%$v6$%3?fKe^!HTahJhXSl!JNpuN(14+UIPAd!(S;;U?$r9dzJruE^ZL0ge_z=;I&%nRWB<;c0nm1%og`aksgA86yYsGW^AKg9d0+F4pGW0m-bRlq%)v{yh!y;v2x7=$&s z3SA7g{Msr(J5+LN)YHXTN4L`Q48DuOreE7mU!}W9?F(;k4^c`f2@34sQ+`pdDK~r$ z$9D25wR9a$ylK5HVBC2VZhVP1%VFy0b4=K|2fcB7(pBj|K8MwOW*Tb+^*Vd_r zv$}ri{L!F?R5Xtt+XFPz)95ClUs}&VhjPbEsK}T&d!l;`&3`xX{`RlL^>XIbFS0a+ z?xnS1g)D)Y%xa(Q^2dBu>)I|@BU^~z3l5oKvj|bT6PMCMDWddLMk(%>(&Pv0S`Aj1 z#Jh~g!3vwYyA0)P%;K8;Ba7>6*5Z;y3+QXQgXt?ZtJdOLnY6gne`Il~<}5B%Dw?jv z^)qL2{erT%{-!Oi|1Gz;zF={wU~&Dx;`;jrDa_(p`z)@Fk;SEWEl#n)<{viRTEt@< z8=bWGh5JF0y1heS;rbg%NuO2Lmez-2A`i$;3bK*Nj;xm!uahbsi*6g{yv4f zrh`2}stkfLuloT;=92Y5L0!0l%7ROFbt{N0!d$YOPeGr%}kn^CJwM{Q+#4vxmM2?M;DUrk#11q*ZSd22^0U(UuPwE&4i~ zAtoApxHD0|D*h4FaH(j#!EeHryI85g;Sm|VJ6&jl4;_ug@b!N@W(*=~K`M6ABt-Fy^!Q6*Nl9>=t>%Nbm^%bE(WDM*2Kr zl#xe_Hl?7kQklI9>LpmvSQ82wXHG%mq|9!Sg2sY^{Ex9R1&#A5XuOevCioOI#~o9Z z2wzOCuiC@HNj&kAp{G4nE6N^GuU8=53xiLi5Zs z(LB?QCf|OAPM0#%ZJrtCnrDW|=9&3lG|x0>p6Sp$GoX3gFR$}e z3%rLtyLZ~>J&*dlXO5&X-aNtZH4{Cbo=T(>VmY0Wsq=8x_!NSYokX2&idkg5Bmn#Gnp3gj5j4Kv8Z}y z13tj^EOfEdr_v&x_oik8Rj*k%8}j=+LQ0Uk!k6-mbo*wm4@r6>XC4@&csXx!=`VUY zZtVfdnLpjWCEdO~-M-6PiA278)Jt?%Vx<{kV`qLLM>lb`NR-Og#92^I4YgmZn>vZ# z4iE|jsn?6C)$y!0bpvYCRI6lA-76wdDpWJx?a0}@CZ=|06R5Q2NH!ZqqLfVwXW@Xl zzoDBt8A-iaH+4%yuW7oeTOp~p=%#MXw;;>v*{Ykm4Wi8Lx~Wt6Bf7Heow}*pA|=_a zo4OqjU$X4Ix~bbEso&8}-2o}dKHbzE5q-a}o4ON{dcSV!&PYiPimAErMg+J>7i})! zB8LKaNTleBguBCLh~1EQcC@502HB%C27#XGZFk7^_fF0p&Pw1-_*$b~*cb~54IcYr zo3rLiQZss>&a)K$KDrbxKTQW&x7979jn6;5kLTI<>+M7pw=ILfAqE1|B93u&CU~BL zvmexZ3XVNYZ!aO#yQk5k^6b9KAwIW%RHEoF!%Gd&)1ak1TCh_)du-2snA(NM_8ipV zeQZzCLQiLVLoFN!E!f%37kF0MevBDdLL`mk862mPLIzPZ%AY~H{qwYl&qeB&oElA| zIrVEAEl^`mwdUP#6AYAo_1&?+d|=`70y0Jo5A@G z_=H#*%dKh&x)HeGSK$f~E{tdWCKHAhDvpb$GXhL#nKh%F{X6o^`ifR+^QU{|wD4ls_BI z<}N?n=z`~yVQToJcBS5#%6n@(8rk-70UU!(;D;RR_yjquBeaDyGpVpI1w zGIZ!DAPN+sg?K5h&_Y5f3e&=xQd~nyVemwUT#APJmMO-qe$KJ_35BOgz_>7qN^Wz&ODxkJ`S_gpd!5XNnayliMwu1z zXZC|mW+TmJHZr5kiup79pH60Djqd-6Y8-12K)D)A`7`@jC$ouWGn<%EX65{u{Q`j# z-eqwEx;=Qc8k=qVXA%&6oi_eHHh|d+H{s;;|1*E5nxjHWr*JT?N-3RS+1ODfrIQM$ z_>@lY`Y1>Bluk~tx-oH%8W0K?TlGv+95vyeRQ^x3-T!3s|BLUfYTmVrDbjm)9sy5< zm8>|Yu(QxPmCus!;K|?R6X&QK5RRrAbt%w4IO>aov#CZeW)L$2FG#8E#?C_hVY@QOU~0U=0f@KB=oWDKMlYUKl|ZFT&sZtG-4)(ZLM)k{p;F|RKutHTl@yAb z(56NF0r8_TcwwMMXBpVL$4Qd3P7+II8BOo@r8}B&H*SFu4Jx-mzmWQOls$!PiRCpw z-@JTg2O-bEw6ivjdtV8Offsx#Z*acNI=QUXgg+h_pbt4=$NXfThHs{_8GuQG%B z=s(@=sZR&2SOyCvzWQ{+h`sa+Db;7TQPka?7IB^p@VX}yqs7?Z&e4Sy69#w1X>s@9 z&b_rK(v~~eQ`@h^RUxxBG$~sc1xU^T6mi4zNZ>Ms!9B=vl zw4BiLV826Eq{Y`h0grUXrQ0sty_s!;%zaURubBx zGOaAOg?~7)&}f;4^W7!kJGRa6M}978n*Q{nSO-$-zh#O~&L*?@(o{CbRl~5XmYL3KSw>mS^k)^}4qNdwp10m?8ZWe7 zHCoLdj<{i0r`377xwN{FE`cWa(~0f$tdZ-uJFFVC2AB8ZGo;BF)Z;MY;ZOrlEr6cx5V(FhVS_2-JraF9HFyHG1wP-C~n}xKNP@CGc zwpbg#M?P=RQs9wp$G0zXdjV{cXESK;967h|W*n3`%=1Qb$73nJiLF?bPo|vHZHLNZNMcyM;izd8`6fN zJ>b^8(qQSxCRz7Nr@=cj+)Dw%=RRV|N~ggzMp$EDDZA@8G5Af4TfdEHBVNnpw2@HD zM4IT=8`nl-+L)(%fi@P>HKFhhX3uaJ2B&`SSY@>FR(v-qS(R~1B+(?E_e(TM$h#?R zs%Z&iV7$t7oLOZUXZUP6lU&1r`udexVwKSrXlMziyCs^@X1tcGXfvUf&1rL=hT(P~ zcti`@f~Q+UTL|frX|g|^SkBdkyX?5cmb4|8xQ@0IB(|chGS=^Eqd+2A`f7uKz~Xpj zw-#E{*1Rk))7C;++R!#~SsbqhP6gK(4YXm30=i3~DO~ynnj%PVOWWeQTVoJliDI&CLNY){+kNi^C+o~CAjeu=HeZ__9sm zXa`=Gw`d2UE*)t{ye_X94BmN0JNy~tfc+uxJrKvPh;Y$3-!Rzl&j-NL@-lqS$-Sn$ zOMD2NykQh;M#A#5(DUZ>^}O!&=v~ry{0*aVBuHXQ*L(cEbefuz-Jl2XZC@w0$r&qk zVmi(Frja*D&H1LmUI(t__xxIhr)6y;CZJCks<5jA z{7TSOxQ_{{@+A6@CsI9EAMq=j=jsT*;_LaII|cB7tY?#-BP{FA6U%aVH6hKW$r5UOe+JX)hu3-n2KaupLG(UUN^n z`p`aH;@7l~Ah9p)t0ys4-x#3VE$D87RGP}Ao}{UQ)PA&|Pf2|35o>~-M#};2Cg@N5 zbLrpE{(|%YbbwF#a;NmMrkw^aD3#k_X9fdkXoG=tAkY0;ZBQ86!11HlFYeNR2y?6B=TMTS76rUUyW4234)%vRei3uo zZRGG$@Y!uNv>GSNG?>tMH($k)-P-r8IN&t{tU`_>qO?5*H>BVxbYa4=$LO|RJzp=f zCm`PgIz9AWqZgJ+%GqmRFuaHU!`(v*Q{BD%rjK{33(sgkwefM^KBG6>NX6J^FxBD3 zxDZf`ecA^~93SWuW4~!_?9WIWe+3j{zeXGK2qvFz6anq+TP!)^A0niw#r?aFJwu7W zZOgIbqre9h)RN$O@TN@h?HlBX;dqkIBZktUJOEs!Lxlh^j1I#Cz!9Tf${p5+)8Sm= zbvj&-_z-=_FOlawf{x(nZqN}zx{-9GJDs<$j3j~cqa)5i`dxuLP>-UcnDodHI!cf} znvT{;4@0EGy$A#GqOTrtj?+&mdG!&4!LMfmHinMjMUJ3jgd&fnV>Ly#p+$a0zaY}= z^++svNc8y2qBV1x``iLOWMO|)*zUYd$#xc{baV!JZ(7g7Z95b5vjg)I>@Lplb4vuAD z2Nm5dF`v%o`p8S?3;I|<7i6rDPmJCj;dZ-)bRn0XpDq-nKT03P+wT*DZM2@w;4%6b zmspTKCP-XF7wJjVe;$pg(ODs$m3lblvkNY$Ldws=Ea>tV6218MIWWYA-9XGhO z;@OM7gf8J_DN2_JWm!s>3T4p*%;N^D7y41^xX~9XpzR`y%NqxeJN3U1A>YS7ZZrmw zHVz&)c)5S1_)0j?x5+O#kWVtO`pRyre}X>2^<0KNA?W!@`lL_Kd@_uUu|CV#>X*@F zTzWaWOpyK*eG0eH&oZ|9r|HvNVg>rNAn_UcjGjazt4~v_f)*kx!Cw_IwtQ~17CsJA z$IGb=ZZNXc)#cO%-xOe};jM}OdrO}?4LWp|x|WnWmOQE7>5NNLtFc?bus1of5-ecC z5CYi<98111T4rE(dzpYL9s!tpe`z!`m+sAeVYJhQZM$Px#e1_tcDR0JI;$^@mTtUR zRrh8U_D_L;o5 z=(JI=lm=p_4OW}ks!e25|LvWcdfA;Z+S)2*cgA3p%Ck%MXIGoqlDrlZC$7b)o{cM! zt=L^8-|iOiu1`3Gsy6KQk?$Ul)B79;dXwiTYzxTq^m*=~ZRzuZhc2hfeIDxWj*&t6 zS)+$b-Gk5-bOo2*o~{t2zd&EWJI}L*Qy3mmUZgK_i5=;Sg2b2TOL`IwHtfawZq(@3{#qipEVdpvD@x--8W`onS3Q($&1~Yt`v&BimvjhIbb^ei@~xm4}@+L!EFN` zIfGnR)73oJu5`7K>l(U7$W=4G{>9)1x4K`t-z(l}gl-e^TT9pS{JPV%LVoM$Iw3!& zbW`{jgIjcvoo~-pnpz+HGhmzHuLk3Kd7I&{2KR)yZ}w)s>E348&^=OJPuKI>^rh>C z+Pq9(_L~~7^(*uho~|E#MM(E5ebt{%4Atk1+y+b%^!OTmjY}LrUlSy5pc{O8bUP)o z>~_we{p2N(b4IJqI<9ff=n-7WHO@IZ=|^{PjYPMOH`0x~ri184p{B3X*ZsQlIjQ(P zBy!%MJ>`0yH=4mfJtK!m?_~nX`j5a!Ul4?p249kvdWQ1`9T5u@P1vkp82mjXTFM23 z0gep@*G<{rnr(rO9OfNxy+PmL`W#8$5cIi;ZW1lWKNz@Zv})tsXBqjBSNdkUnM)r{ zHw)6=q;Kj;@2YPD(pcc4(W(uM1)5{de@Xv7Ub^i3mkh>~-1*1*oj=)am}xYPS9Kyy z6RMg{(?!DsSKUIl@N|>u79rhR^eulnu}QCH?EG8lRxa^jx>b<4jcyZ_JSHx3THrAL zs%huH`Y)XSs%huHnt}7T@*1wKx7W0`)9t+0Gw61q);s79vDSXWy=Jr(WkZ_U2ArZe z(qUXTdLO#vveykpncQaPxNSzb@p#=C4fgK6@%V`Mz8U{gtM?|ULIU4vrM88^p!@5T z{x5ncnk_l}O**gyFTV6DRtb?(!M#pf6Fwl2Q-x~ZTF1Xisg)JRm)5++2U%d=JLyi| zEc572p;>m(U0(CHEkp7Pmu`K!KMJ{Vua-;upDqL>%U+#d*E&j{XaJk)oc@i#n`!Bb` ze);8@=6_~dxc89P2U!+7JN0ZqgE;#jdk4*<@wAV66-(A8QBnQ z{g4o3AhrHS_x{sIsDBUNN{yqAhTzX_zjZ(#^=Wv(awoue)6{F1@a_M8q9Q}$4 z#ebi^&x?PIzAqI21Nwnn{K(@0VIGQa@P;N&@nNT;-+ZbVEFnt|IDu&Wr*UjT>G#w9 zy!4;Z{X*#v&;y#%2i_@Hs+v$f%#8h|uWDNPRh&lOJocN;L3)sv{tJ3gDE)`@Lrv)e zC%sU5qnD_-4S$GSdV^&S$#kk3J>4hh{t!LHOaB!;B$WOm`jMveCju=eK4aZS3U9EA zRpL$SzN$&xAEt+S=}*(cLg|mtBXa2j-vY%7(@x*D+;-1ir{TApc%xgllJ4V;#zTVc zkJ6*O^xx5=Lg_!IA8Se<_*9lsEo0roV?jdctC`k)ymP3&VuaEkqsMsZ&(LE+=|7>L zXi6XWtOt}nW4jl3*#W_<-B&Yd_s8jRUizQtaiR2|(oZ#|4}6eUsh+X!BhQMuuWnlR z)eP-EO>H0Afsa_w9cW4oqm|yrHG2vnwf;*1ZQ?B=NU7gkeDwM|jA!7@LH^MzP~_1o z>tjEopK+C+qn`;X|D1mARXGg*@QT$nyK1V`HR$hoQ7;A*wXU?$&^^BVf_}k^dYOJ9 z6!lB`B`>P)v&E5D`8O3{(l6i4RT^gSDiXML6}aUDSOz;XVL=2Q%ZM!Q%oi@&Rzqh; zU2o-g4BY$hU|by+dEFhu{R?68l5rMs$=JJn59$^vF0v^NW65lT97W;&*xAr%@j?1H zPDAlsr#5)MHW~db?hmBYzl|?{Of1pp zK9M*_1(`{@?dsWLaf+Ve8i}N*1dV({zu_8*iry0yogO8cIBD{)!by`1!pWGpsNCLB9ed_E&ik2IsI}n!nWR0pN)vs*}yy%o2HtkRYs zCCT7b212|@LKY={q(AZ;^V1)N9RElECwfOA-wL!8ESeg;YXJ`yO*0DoKHWDp+Djwu z@SqCng@k{sO z8G8W|A2Mp*iW#dcG;%1(louN8;$cI^sFskSJi1+|d5dAX9n1sVvqI`$=r5Yo(uckl8{EhhzTC7}YgYCiJkMY0 zuRPB_^j9Iz-{@~*p8dQf{GI;JQxBlO3#tF0e`r!mC4AgS^ZrlIJg)s%jGcd@Dd8MF z$MYOS&k1>+r{~2yhk8r+C;gMB9!~!hQeU7KG^wQ$E-}1`=X0VZ0VSNob$F3pGu#)_xEH5_tWfd?cSs}dAT2SCTA(faDBTii%WkmHttq>~?NMo<{iM-2f1JXOB7dzsPuZ(wfZ;q;d|1~($4;e*kunWSeCm1Rbooc&|^ zWtzv{Al8E}LZQB)To;SjFG&|+fP`su0k-gXdel-_hpF$=@>Al6HryjukQ@%|a4z{t z_Dhl+0Z0TY`DxFP0A9Y}lmE2T#q;Sj$X7vz%H==Heo69efY?y^%b{Jg@4Ho=G1%-W zjF+E5>uHC)?7SQ=uwPO+9Dq2`a;!w^`7A0w5@bYj`K#G4Nq!U{QKjiNDjK9j^Bi7fzoZ;u0Et0!*vM=E){Mj_sg>sqwoeF}d|vv5m$yYTL0*}7 zIo@Euq;fa`aiZmT6Vc>ysn_$$j|CaATz)$HCCSeWNM=+%yzl`uxm}~l6{sfTKuR3X zVJG_~<&XuCENBjUkQ%&z)*vg$$jarv&3;MpvjLI~l@DDXfh^6#+QulOh^-}mz)MKP4Y*^mjWgx zOcxaDOSvxgvtN=fasrZ5qYH?P2h*cqDBsvw7Yi~g4F+s{%>lyjcnEus&!q)YDI1ct}~<7sLyoODi(a5fmZoWWWQFi z8-@ORdFxDTb)9Lgu661MMFXv_&seKSEM0F(t6#WBt)dFoo376~qix^*=(YxpZh0Vr z<>AroEA~r@Zg~O8i$=GT;92lMkCJW=^F_~BB>CQvYCe#WkIVmt{gUM82PD5J-@RJt z8L3J;N?tV_sfv1g)nLP+%|DiW6`f@lfD#qprTv!ul1f_;kb;`h!dUYA^r$n^Ec-QS z#O|Hb6asc3F8N3HOOjj|kiw|s|AC%8!%d%_H=wiZA|Rs(m;W>SCCM)eNKsV&Su84V zG&jrMh}N?hEGQe6I@?3X0JG$5r>`4_M`_9nxQ-q)U+&^dM)$g2!5$0hblDo0sB z%A)1CjMQ_p(APucSC6G~x%fHEfN%AWLQW=vUO}KnHa-~a_=8arcKt>fNKboyIR*~da1*EDd zA68#s#X2A+Zb4_P@xYGflG(~#yd=3AAk{?4uqKU3eoHIaF+z7nyVcO4S(9QT&aDRX zU_Jr#tVL9Z5?AN7VXKAJrP?F_lAx&#c;u|~Xw_Lqnl^4V`1lwf3c{F{PrCyLv|F8K zSGczt41J>=VlT4QslUP<9nDl0#rkac;rq(CqoyoilK#+5nw)Gk7~;6c&gj%`TgLNR zWbC{xqj{~TQENcM)!>cF7W-;Qjan0snx-0co55O&DjgB>J)NMx34oHo<%^>#6`_{L{k_GyfqQ9=OJ>&LA2Kn1fwtp>X z<66A^*-~jOsr_pMQrlGfZ_lv(Vfg23f6;xm8#KT4D5J97bn|b|xcRdhHve{~!E{V& z{_Uole_Mv1)52FNcVyiB$ZTYX$>y&EO<{kCagR$8LU`SKPkC)~p)=rxBOO=3k8@d5M4|3i3RgP5HWiWB9kmoX6%>jU`?aK$>WI zzH;nA%aH_}BrcE5e3B%2O#x{t$n)$z<>hDw|JIE2*u18h#A^;nb1lzTj=fSjyko5v zz-htdv3X1jNnSD_$+A4Qx008mCHz}U&SUeAmJ+WOAg#1KUpd}J%h4J*t+_ll&uA^l zYXe9djXZeKJ1<8H{96j=vH3%a#A^#kTP@F5j(4PTJn{y4IedEfqVOfEE22z9&4@a1 zo*c0-ViBB=MtmD_Ms=w()FtYZaQ;rcpk7v8w!F4-wu*3WVe4+|1?LZKCv4xSE_;%_ zv%Q<@a@ZX?9eLo~&oRz15zbp2A2<%GuE-&gQzECSuBcp5rK8Hhc}UchD0aO+>dUAT zsw=u>bkFEMsw<{kOx>6Usw+oSjyyT?!?|*fMmd_mc}|XHIi68nIU{mr&zTd>Wpmca zSs%{RaxTufRCVQ!%AF@Sq|bdbk26o4>dLz_??-u$!ud?zOL?!Tu6*(Nn&fMyy7GtT z&z7I6t^&^%c(uSrIKNZilLDWqu7X($7A;r;&esY>70RT#3Kc3;xllZuR}^}^&}P+D zcy{3@3qK9#*9z|{ycf5eOh}oy zGTGqVv&@Jxqv3qA%#?8@`t{9NVND!&fr-zwj%5~8}QjIA=aic57>B~@dqW>H=7 zvGE1ti@>>heADL*lJLav0;3DBMiYZKl|*si*2W~!OLW+6Bat@&`x>2Tg%^GMBOs;kcRy3uu=s;j~B z1{)h}g7fu;(GB6cVRFMB4STDuM&XUJHG+0&G^x>oMvuYyY@_RqZmO=tt%(N`55f6# z;`zjjs;hCO#tj=cR$WcFcCZs;g;w)AySmfb+?wzc&TF zH7nn&UNg{J^PZPu!;l-4P|Q&Lq|+e~fqw}pDPJ=FGO+taG6 z-TZdXwF5h7pVYo{`);bM!;TJzIvi159s742-*J-a>U6PlL}$C|>O7?Ll+IxHT^{c8 zSeM6DSJ!M^i*+pt=k%`ccZG6yFWJ3D_u6oNuKR1%)f1|qk z)a}!{Pg^(->oc{_3^;$==g&TuR99bT-vWIL!+BQUC;C1G=S_Xz>HD7QN-dfip9=L( zZJU~!Isncerk+RzIsIn!d!iqt>p!jk6aC>lV8MVF2dskg4+E|ZxS_fRCJyW}usfVT z8u;D7A5_<%vV$57N`&*GL8}L?Q(c2|3@$UcJe(r=NVUL zW}2BYLtJLl|jvn#@R z(Cn$RLGQC)n!RQAHaMT3qt1cy&nY>l&Yb$Hi-g83B+8^ml(sj+myi$@{#O?eMO9rl zNx1LYjW4}PR+BJK5`QvP!b17KpHfvw-GoF4sYQks7g^1TO~VqI*uVLTw~javsz}%S zcd-B+NtBKhQIb)baKg^neeO^6o7 zn@#VwBT$Z8Kch(&lNot4Ys^h-3(58mcwX*JqW)u^PbY0jj(?b?nC-veipJT5;y6uq`Qg3koO} z@>a>?VU7g{Ux=7O3g4o#isikPG6T!}87X=T%Pf}rR?8Lq$^Ho`ev3;jmi)hv?F-KN zNXh@8=wk8zEBQhLkR($2KdOaTlm9Xgp*G4mQuaTrjaZ}qIv>Hz%Kyhz603DP@)8;h z%&+2YsGV5D+m)YCOJydhe4A=1*7SDf>8|YzK2ZLdRK1P06>EIE^A&2Xq>*a3xz=LM z??m20h)TEvRTry&r}7t^970*mJER3s6L+!qK7c!D&)OSLF!@@_7p;Lgc+u_{G%-tFZS4K#_gy34gHYW7|z ztEk+qQ>vFa*JAjhjhHhv@UA? zUMzbU)3^O5-;1*JX2=QB`5tTlu@Uao@(XUDR3csP(N+*!;$E(U&>Ex#>3$ElhS(za zdOd`(P|th3NyKKkAL=4H%xKd4K4=}Wh3=R7h^>@F`raq4B(~K3R41{uT9AJCQEQ1U zcE8n2=%fbRXH6zH+x=KK(c#9BLHA+ni7j}))=zB3Br@baZAGyq@8>!Str_|k8FnAH zrr4tQdp(6#g-uuw-RG?;w(NsYSFv^Tk&zET>xwP>pwyQy9s3`^X-7ssAPp@x_JdUC zzz3LKCSxCHywIb1yEFIyN#B}8A&f1YjEmP7pCDEKLJ?Wd1 zCP2X!jYXDK8CsQSS(dJhEi2Hv9=EJ3L+cVP%+goJ7N)hbnPjPDWu~l5v@}a+<}8ir zOx`1*^dL`K24~vfM5D9xX5Q$S-h|QrQ9IERpHZJr0ByYx8$&hdxb~TL$^B4N^2pOOOBF zD48CGapDV>Nd{$-qFGwH49+Z>F6D9LOO|y8ZJnZpTKWv$LbX=9fvmEu^p;quXsMP? zZ;hq;t@RrJz{^mw#87R&T%<8}&G3$v#eR9klVA3it>-;3=})>$Te zOHEibV@tQU){G5Jc^`S%GUZ!t%Az@2`n~n$%=GJ9LdZv6wM_UwF=5e+Egk_^elXlg@i@`ztaiJ1ybkd^Wf1w?^1OS> z^Ss{Y-qQCH`O<2?d#?SYHdJPludOz`C)-eJM>33@wA%5WZAYms6+8LHYRh}NExql@ z_9|L!d2fwUS=(veV5g1V{zg;nEYmW^L^{h%mTa~ZMF0L>(Q*8g%0`;%cbvY zmloaHYU}&ktyx>k9rk(4yYGAN7Cqc*@B81wH68c`%f%lE7Z=^!YV!xf%>z61OP04k zFy1bDyw&axj>l^{_`fWdf1q4mbbG7qA1t>I?C`Hz-v7XPzZe0m_J8mqfMx)2-3kE@ zWC#$$fMo*@W*E>82!@jzRy25Eqk$L^EIW8`BZ4+6Y*b)3CEV11ur>0a*WbN+C(^P7 z%MajdsGbMb;ITD$X6;YK{gp^7Kv+RSbv5HQaZ}+RIgg0(oTu7?8LGY z9XpY2Ws>5wY{jw_16z^pB}K_>*^6Z_8Q6<#GwqZtmd#i;W5Q-+yGc>9S$1RDjY+%F z+D;D3b}ZZZ2eu>I&rKz#Wj~hv{6qVZY$z;6$!*z?WkdhMhGaWBs^qoo$g-nNH$_GQ`EEw(SMjg_`+%(Ainz{X@do1~Pr?98&W|H#f{TT4;O zTefD|+J9(kvc0uaDq8kt+1r0?Z?es$D3vXnvuy4**qqkxs#Fu@xXEjzS=;++bLEMHAvJg?NX z0;3fe?_gkLM(GWXmMvPr@lFQEzyL`OD)p@ZX$8nT93Z_x()~iqQc6S1CM}!13vAMB zmu%tNvPrA+zSEtzH-Gqa0AKha4U|MHR9d0(E(w+1aOv&Fn^?AK+2&njn_l~5-MM9( zR(J00PVbhp(5*MMLZ=lv@3PS84WHiby}4zhmW|$pHtMxg*3DZsYIXB>OZToV2Xy!D zuYEO8lC4l`h0?n;lzPLdx7%-J*{Wr$cd@N{?Ui-^maSUdzqZ@G+pdLSKpQKxTA}qW z53Szt>KzWWwQSb1*?Yidy>`on1(wZP!-BhQ7@$`k&rN}tM+pf#pj0G;6eZb6F;arm zCn=->nNAv#S4bmriX055UpV(C z!!qq7!!sR)^Cx7avmzPgtPSUSWUO-q8RvWj&Kti zPM*!TgFKh-Jb6BUYqC85_vHBkv1CPohsX;BCc}9tSy}J`SylL9vbxADvZknutS$O8 zSy%KDoUf4AilvYZ#d^TGH+iFYb+V~=C-P?Ttt74ZJ~)3s-YT()Y%BR2*vbTH}@^<;4<$$A9pvNqdE{92%;b}VtmJr&ugE7gZRE3BG34`Ff0L87Zjdi(*CAil zo(AWa$yc?{k}vCIC12NRPrj-%jhv{n7k-~5C+ig@C+f8#r|L(Nll7~S)AgSs-_~CR z=e6Wa1C{*HAP&yi$WINHk+Ti2kzW!UlV1~8lHU?H!g&)p*CZP`pH!G!Na{>3Hf=~Q zHGP3xZu%;mHg6w;!QqO@qFgtQo}gtl0$gtgeBgeNOX zL~=7lP42DOl1C`f${l9ww5lV4McCGSwmCVvS3enhF3d{n92s)bUe)oG=2 z>nNp4>jO&FHr5L z6s1Oo$Ca8Lmcuz+soSxZQmw^JN>RS>fBFB?CMk+cYR%H(!H>f)cr}NY0pHZ zdCw6_i=IoAmOZyBt$LnPTK5W9+VrZTr1a{dwCy!gY1eDI(yiAbrBAOF%D`S5l%c(L zDkFM*sEq0Ll`^5%&&t$ZSCrYk?MmC;(aOT!4=IoKo($)u%Hlp%mB;&ht}N+0QCXUr zTX`aNm-1x)@yfCRvy`U>oK&73SX+5!;CsrmgNiE84VtGsKiH`(AN-KAV(`bx3qvX@ zFAjNJd1>f!W#!PXm6gL^QC2-PMOpdKI%U;}AC#3NZYXO;)>PJvYOJgsJz7~adbzT0 z%mHQXmUvT;Ib<@E^*ls6{)qHLNt zTG>4D6XnfGRh6_!Pb%q?E-70kw^H7k{Iarj@&;w=!!wm_(>f|!r_EHh&*-3Rn=wP# zF>|i6edZ=*>¥?pbY=J+r=4_Rj9DygmD8<()YrNzs_c2#Id1vua zRi6Z`GGGpM8emlbv#XZ@s|r|@dK$2Jz#?rG0jmaBj4d}{)d7pP^#UvbFsH2TMVA8eok8qmk19O9U);u>4Uh zT{FP)MV$bwIba2&-UqA&UItWJT?02=~W{Q`Rd8wyyxf+YYO23W&_aexg6tU;knfIS3Q zV!jbTA39mPJ+oHW{!sMIHfc3Sg~^{0-Q{fVD01BVbbj zODWnCuxWs`FIpY2>43E>mJ6^MfORYu4%ke?y#8RV)YC(|`@FxD2po0DGw7bikekYBLQ0p*tp8C1GWmV ziItxLY&BpLs)PWx2C&JMe*tVQV3Vr209yyx!&OEDwjQu4RkHy0GGNoH+yLwqz^29* z0qj-4X2fR#>@~oq$F~4%17Ne_;{n?U*v$BqfV~dbocM)+y#d(lcos`G0X8q5#gff{ z&8^1j_9kF1cvDe<=rq6{sa^)Kbifu=&kooYz~)z<57=9PJz9MXU|RuOSp5WG+W=cs z{e8f;1NK+~i$gmAdpv=~p`Cy&PS_6EF2I&1tOjg1U`uKi0&EXpPu7eEY%gF>)SM33 z+kib)b1-1<0Jf~=F~Hsh?3tQ70ow=I({-JIy$9HHb*=*TK48x_*aX-IfGuzE9ANta zd%ht{cL1;#8nAQ+0b9|qH((zE_EN*u0bAMVF~E)hwx-bp zz>Wg8y3tL*J_c-Eqn`jf2H4ufLx6n(*vpAq06PxY`oxQXeG1sCiKhVj46s)kHwNr; zz&13l0N59Rz1E}xU|$0EdXrp$eFfOYB&LI}0o#QJVChZY1ne|mX-%0gd<)oHO_?uz2iTTo%on}~Y+Ezt3uge^+B^ZU9{}6Yyf9!t z0=B&ci=F=iY*z~wJAVRfXEKWiKLfTWnZ<*%fbCBH1F&BJdpr3{zMP9|P~UuF#e-nE?B)du_m+fc?D2w=GY`@PR4z;Xk2zRx#+}o35T1*kZuA~kCtSDgDQ`-Pm46tjdtjxs$yOGMu zTmrDa`#nXXVoIuSE2Q5HQY5AnU^n|StTbRD{U?)BFgB^IC<9gjRu-_Z0rLPW2UzHU z8-SGuEMma7fK>o2d|-FLDgtI3SRb%TfT;t20IV`#j)4aNs{)vPP$FPe0gD<`60mr{ zA_uJltQuf3gBAc*9kA%Z!cr;+O0E-=b90$AR$-vE{bSe|iR0c#3a{&95yYX(@p@eaV616FX{Z-BJ`tibrb zfF%P~czhGUS^`#R{JVg)0<7rxb%3=7tjL7sfVBav_=NI+r2tlJ!mEI_1+3(RMS!&f zti;49z}f>=dcq%obpWi?#HE0B1gz}D@ql##tjxpjGH0N$mma3RuNS z34nD2tiq&pz`6rgdD1h0^#H8WjPN)l-hvx z1uS7oLBLW0t3EXjuzrBmeE2e8{Q;{nonZq2t38cj0|BcwGc#a=0INIW5@3S?t26Uw zz=i-;f96Mk4F#;;tb%|I1FYe!2*8E|)?n61z#alDaaMc4MgZ1m*2{p61gy!dM*$lJ zSmRk&0UHfi(^)408v|I`~oXf$v0-P&C){jHF5Mqy60_RA;9q<=93QE0{ zkkEppgpx=UrH%voX*fnZVjP(qPDf_=i}7Fu5v(YJl|-H43=F%V!Jr&bMFk$aE~&XLtGTYIxvr|YPS9M})?C-uTqkO-n+n%Z=BQ+` z%rSFGF|gu-j-rl|jLdqd==$n?l< zk-H+_j{Gh1LR8VHl2K)&Dn?a}N{Ff*RX-{*s%cbm%oDIWGF%}c8*NGI0L9jj9h$R4 zJ2|cko%hBvG zfgNVC!+dsF%!HO=hnnorogMnaKiF2WLpnQr3J3LL_y_ezcKDDT-ere*>@brZ`m;li zur~>LDeNUeR5y?683yHnPL(?C=IVY+{Ga z?C>T#q_IOfJ8WTxx7cATJ8WZz?d-6F9d@$AE_T?>4tv;PFFU-=4)3tTyX>%!9o}Py z_u1hCcG%Aj2iV~tJAB9vhuGmGb~wxqN7!LmSYASovR@yw!!dUFgdL8v!>8=<89RK= z4qvdtm+bHrJABO!C)nX6JDg&NZ`k29JABIy-?790*x`G2IKvJ1B})OP7@p*pcaa8DQcq*>Y^U%qX8P?GBiSCT#hTy1WnNl&2c4Kpe0(NHQJyp z+Mzu=gDF-I-5YwVWAvRInMVR3jCdrJco*+Eyi4F}T6adrArPIg3j6o*~l z5GrxZv5B}{IUQ4rKFPAl(s2vDP^w%btwn#Vc5JhQpU^6zM%)$_9BQ{_dhGJ`4 zjjdywEbCE}zT5SvTAsx>P zU@g{RJvLw?HeoZiU@LCLHf+ZZ?8GkY#vbg&KJ3Q<9K>xngi0L75gf(sIELeiSSuDM zs?Nwl|1cm6`xCk6aUL(?0$#-%cn9y{1ALSSmD0!f6rbU9e2K5|ExyN(_&E`dNx$NE z{E5HuUm~AF6;wkF6eq$-sU8}lF`A$`TA~fwqXeB3;V!8gdZHBlFc5<=1j8{J;}YQ> zX(Faz2Ffu9^RWm^upBEB;XY{%)?*X4Vmo$WFAm@kjwHgvlFubyxXVJ%g$@eWd(gro zcnnYAsYEy}J%h72hZpb?Ucu|Q2oubkV0cn8#=J4+O)zhQc@xZ=VBQ4tCYU$Dya@(( z8O|upGXD#H!yoty|0ZHUL{(HzglD0@pug}k(ofS_cnk01eSC<*C#kETtDvj!1-`;J z_zpkdC+H=tgNA~Jf`)P#@+iV3sEInLp9mWzPgAZLTA(dDpcA^FJ9?o{B5aZRV-U(P z6eBPSV=)1faa|&8lRQm1PgBm*l$(bISd0oR!wRfUgq@Nb%oW-#eDT7i3Jd!z97H9K z;&>wLk?z1L+>8715FW+j@I>T{HfK<=L2Q`CY2N$i;`tC?jAui<5MK`QHEB=Wo5kbt zL>9N(6&%4>Cr_3ZN)>TQ7R%$TES`#Klkh;=lEgFd=@6fDfz$R8BfX+WVKlDxDjzG2 z!8lB_Q1FlMtT( literal 275434 zcmcd!2Vk95_5a38-pEbbq%&;_gr<9BwM`e4mvp5~TAJ?p`jWh)p;^u7fKtE#iVFc* zil`_Kh71M7g`g;isE7;4-@khxD(?ONoqO&#^X23Hp9V3#=bU@)y}x_!x#QjMj;H?h z$fq<-TT=8+U5mE2c2?pqs_D8mqwPr7V5Ymava5F}Gtisvu58M5rrS<6_q7jqXQG-3 z{qC;TO8iB&JY6fb^jk8=hPwtb$-z^-Z7rF>%urN|>RKG}E*@-4cc*pjtR_iR4rDsI zGi^ha+ey5=tFt#fG(3=5rE7Vur-m|v`i%Mcdhx7ux<0wyoNg9ZPsodz1(9TNGTB}{ zE8bP8x9SNqeyY&SGxivIL2-Sut9Vv%SCr+YUzhSh$m21kPx2v_pMrdzl1u%Q zj(($C|Fomu<<@`nawkAM?n*eqfGFX4N`8tGjj|*4)OC0$;w|u!H zZ*Hd95R#=az4D@br`1s2@iB@$pihg@5tkZEB=X&e4blA)sZ(UIb|$T z#&R^I(k{3B97i5EUGY~q@yt_l8P8ltztJsU=*YX=@+wCjk8u1lo+XZao?E`$kvF>K zs~vfll9y7xE?_wfs5GAE!oSv$&vVN+I`T%hyvdPwDY?XXAi zIPo;P^$$4uU2gedM;=!_u}rt!kk2vy1SI-^kW;vCEyGM^WJ$k9tqf4BsM<;!E zj~;P)^ip?^9&vi~QmaRoIISLC7Lcolj;J1;h94aPLE#d?$IMok6!BT(IZZeUh3}A zBTkQAYW3(6zv|H?e$_)ux$4nLZuRI=u6lHmyLvA}rE%4xOPs1l zm-yZCBi!Li{BC)-Bkyv{K5-^(t-F( z7nr88IRCua$@)3{jl0@+H-n#>KP%s?Pwq1ZkCvC0FD}T-J2*M5*Il%3c6o92p5*?# z!t|6a=;O@G3gU|*hB2Sydy_l!))ntsba2&0naN^l<=M;IXH7=BhxF*FSwmBb&N^pO zUf!%|TQb?9FD)+K)}ou+&tG_MdHK=_@x10K#buGGxu8r3Z0MbNhsJa@(rD#+rrE`iA5&bI!!V;&XMQJwKgn-n-=RhGi8e zx(_bBWb-bhGehEBQHgwAls{{>UcX?|!Irh<=a#QFb|j*Wn3A3}SCr4`*;mz`+O+UQ z)4`R)YibDBc_`;gCs(JC@=?*aSvMO}=eJXOmpbX4s_rRU*|DZ%;)$NAD>IGx6;lh% zeB(@h^PJN12Hi}F;T}20L4ilcrX|;z_E8C}x zH}lPDd3L_b&3(1)Yg*cO6JCjHPj≪NG^@!9A(CdrB|-x1L$hS%mQCTH!Z{q_MB= zqBW?Go;}r>#!ZAH;ow+WzI*Zhs=>`?oj$(xU{%LKDv$M6yeo|9cD$=LE-GEsit_H7 zsmiq@Gp(@&D((h5B?wC+qnv}%8WnRisLPo|5^ z^OqKv7sv9=yc6+b<T9b{Z9g+Ty0~zBhaEm^3QLq-nzGHs4Kr>Phq1j zY&nI~qo|kZ8!Jm!b*z~@6rF{5_7|N-|FE)u@0kgEdiEio%gRn{DO)v|syRKoa^I42 zb4BUgMWwZw%;d7=HHLZ;$Xm1BsR+D`po#M_!SzX_rm2K;Gl}+v6vwCpz zO0?SltO(z!i*S03(6ES$6T;PSyWhbHc6KA=yq!f)O* z@#L0+RVOoqPvV`hyYFDtAoUB2l7!#kk?y3ExmVvRs!_yV{!H<>ie8+FhM2Kcw5$uy5g<%6%(4y7Eiwop4KA zQJ=_v?Qk-$*d^z7x@d1rx7l32yLZN_)~;P;CxL6|=(2@VdiE|WH_u zgg;koC^}S|ai=5pSNC*Hu0VMfw65DyF}HGW&F}_|FdOfqj?ja#p8Q`3gZeN|*vQ)Ooe%y+8cHfK@hoyZ2N4bS#Q(3H!aZD*+r*KbQIh0noxjbry)@+$LN0xU<6WSrt zK{W+pE@(Op{Cy_w=&3;fe2?pcI!eDC6gz)9s+ z3;VAH!a-Vv!|wKw~?quzv1xtX|fYLeQKAa-?;2F%6Zk{y(+xT8;N3sM}H#Qu`#K6 zVjb*}`-xp{Q2p?A;9i-sphCQ$f>k_zeAJp3v#dH4jLRDT?e-J!AmW?_-VkTRPeu(Ca3+wu3xXLHLJXntL z679${AHX~u`5YM!=NIzQl^qQwr#lzZyy8qjUC-Xyp-zfFNRIMD{M0{VUP5+rdUDU+ z8jSaX+HZh7GC{ZPZuQ_A{7zd0JEeIC+t-2jGzjLB;zLwwR<&8x8+|rt%u1%t@@DPt{i;^+Vd`8Y!cY5X}9hpt1=b*pt z*jt}S&vb`Z{e9=;_Gq+G_soA5PFp#c+H`tZ<+QpQbMGketw(>czPhcmW#ZJH(pBh} z7w~*`%fby?n)NB}`IIX@^vCl`n)j|8&g7SE=)*i%&3A|JyJuo@l=ylvt}Mu#SU2vh zm8~0EXr8Ucv4gceU3t}`#8(lSmGsQ_cs_GxI@U3!8;eGX@2Ea%Ii1*YP@g(VzWOs5 zPlL*r$J2mv;_*}V#F-~r{e%pUagXYS!}GXf&A$$|RxFplGu8ad<}v?5Kf>z?Sf|0fn#;4%UPqWc zj><*#D;SqfG?kqiiX0W2EukYw^e^i?V%;Bn0ZH}(xv%anst55P31IOFCj~;0sKy}Q=*LRx*9!I6U zqay=_Mfj9Ia9lE;80ZWB;2;#LWDJVcHKVH!rQ2i`OZ_lm#%Fu_#-AD-N)KgFinjMo zQ~^AN?U~B-y8Wr*;U61pwZaxyq|_{I?`iAn9UAECP7P!_5pu9K-QGTs862!)!T7<} zw!ze3YwPgfsnm%9ioIBgG6MsB14TKgz?_9PUNkc6GZ&1H-+&Fc&fgEBYhp?x9ROaHLxYhX&GZL&$?G z2NV3__AcaWoXSI6Pdo6X5qy$Ma$*2YCq;!5BA5Mm3il>JtID#;EE$1~QoxY?7*{5b?WtX&aURY1y{Z(B0Q|6vjao z;rL7S_MX(h;7|(19G59^#iKZEnC{9)ZTsXBuo%kp^uu)ES5t$^cd=v(E*4E-oWoYH zNL4TON|vOm5d(}9alrz*v7Lpgmo2fYyBnKlx>JK)7o%;U4r~kV>TN@9L5qq`8nm=T zBsW3^L@0Bwo~swj$)D1C2+MzVGUF})CVz@0-y+s&@!zKgtSxJ zbZv^=4DA-I;7$(kk&vArc26)Oh~op(M3*KFMv{V>JNgP$o<*+KEsJ!LOTc!Ey;sOW zpd7UsD2M$8%49X<2=oBp@lZtMOR~?j8l)Xsr$ssjh6}R_vQFq1T zLyDoH+i^4s*Cux)Q_bs|Q%#Lq*3l5g+t_vt_jhNOpqJX?5v*=<2JWq`7h$8@s@x>! z)9AP(-I?0mH-H{RZ$z0499N@pkKB%jw$tPc>&gqkpr@t*L3+vydWCBEx3r2~vB`M> zbPDP>?nouqu5C$e1OkU^+KP0fUrS4JZ))wj3wLZp;gDp*Mkpt@Z%m=mgeBPCxDSOF zBbLd6`W^M|h%JsICe9skA!*m|NNz~2-`cbm&~2V$n@Bu))ubA?tX;Q90#IsFP%ZJx zV2Y=N9KOcqUz76s*ZTZxrGJc)Wdud_I~$wUrji@$VJJJ0*Mt)6X+(<~Z!@Va$sLWm z;1ALE)P*fOsPNV&cQ)-nuP$vZ+0d|V`*vA2Xb2-@DAf@%^Z_GeX#XQ*Kr%vxc0WS4 zEI?KVb93Wcw|`JS!Ev;#+t9dmiv?+Wa&3!E z%cjf`NgN7%;o9b8s($Bst20P2zdhB61}iLvES}Pky4zD|(ioW6C%5lF!`-p2rDf-Z zJ5nv{);6}RYe0)AY-~t2Y+RSBp+W+-@rrkqS&>^ros>sFt+?2&p-Rpj(e~8tBrr{| z)Yc_kU7oE-QZ6woK3T4+=bNYkOBolhJ85?nB$O(u&B>ruWhKhfTWLzj@lqazk~D2e zZQthyTeMM;fQ8YDvYs9u$1>y{?u*2>rRhAnGTO(=gyfjcw{$@U$|9q6ez>sBc0 ziB-<6Vk420ajW7;N(Et63ZPt=Y}hOXUfV~OECJ;Z$y=-wYn+9$eIPqfu*!`&&Y{da z{5YJla;fdIa*m42f&<$YFIAPrGc7GX(YSsm>|5Eh#VC8WSZUA2jay*PzJA;c>Y)sUIIH1GQ!uiHMusmV{2;X_I0TXn|5vo zmT1%Voi*s?FcARd*p0;~yRlelH$}vejc%!@7%}hm3hZ8<#M?0;;(;yWcgP=2f><^LD{MJ?#vM~GKjhgybvhq`() zmGylmGwnMO$Ex!gR%>7TDWR{|H&8m8(CuYTX4-}+%I!nx0VHM4owrHoO?opaAfqL8 zK8BYCE7*ZCEt>1fwOqtqHP0onj?}O|X6@$53WSF)0BSWk-TJ2Bk1_VwY1(m=Xj*RF9R2wA*z|JqU2;{xglxZ_lR#;rcm(+yww zS^!avyY)Q@eV4v>T)vJWFfZNT-+cFDZh7y4m+8^wk- z!s))?bWW*dxOWHYw<4;y;gFO+0k?*;T{o)GM@H!`OrOCByT3f;bL?#FCG$ZE#1#8Fd-Q|0m{? z`Y9@%i!l>ISsv+YZ%DTt$-w5%_1Db^(?;`%au}#j8$EsM)_o<9pi>=@7jIO*BB=3V z1acz;s}ct_vZ>diVqtx~Df}eQ#PqAYf#ItHgBlqagP1!huu2=$NNo&nZf&qi8`MZ` z418{Fuu2=$NNo&>Zf&qi8`MZ`S}Jl?B3PvjYNYlGuQphv4Qc{a3AYNX@5D@@q&?G? z8tNWS(SkHDz{hkPd@OV&S`EFJvI>v^5y4odSP}K~x2cFyeZAeMV*2gA*r0611~MQv z)V?Qq@Kykj0Rd3so&eyj03ZVbP^DXV+cT}hoyw-}@kInZD2^ap)WK*NdxWIzD%}0l-@UKn4VWwGeMI&Pan#l-X{eW4wrA-#amKBJ*;7glnCMpFaJC~oT; z$VkhluSZyWN4N4-U&4+pQHX$qVHlo#IyO@iXfriFn<3sp8fY^$Fau8tj)jm{03?_} z!WvvNy)pfNd=WSnQxj-0H9m_W-hvotF*Ps&4@Ad0$ZI6TT9|+|G5Y+7MOS>*jOoAh zMnXC&RU!i-fhD+8t#yoq$bbMoBdK+agvfvZsB%vVjy2Q@5NHjxK5HP} z3J_=wwLWVg-U<+C4YjCZPad4wC$E4^`)a?|seK{?0{Cjb)~S6WM+R7e>J(J#efWSp z(1p<)8{#}5Nkip|$bcw(b-%=^dm;k@`09R%Q};v$1n|}U5~uEo3<%(>`z21@6B!Ty z6)ZOh$gj3BW4f;l98*{lXbMYwra-(^Xo04%1obUjo$U8is@QtrHV@LVA_+8)C9nZ( z3E(e7^szE#%=Ja#7z`-~WZY*kOB{nCa%6y|umR`i!T|La28mpg6jD*Ri42ItXE941 ziy<-~fX`x{C%vaOITLA)VdYP}L ziMIj-*7P!8O%rbg2(0O4zM3Z93J_S+%X~FWycHm@rkD9@ns_TfU`;Rc)im)|fWVqw z=BsJqtpI^Fz06nB#9ILZYr4)?)5NO)M2@WKI$uo_Zv_af={jFc6K@3wtm!&mO%rbg z2(0NkUriHl1qiI^I$uo_Zv_af={jFc6K@3wtm!&mO%rbg2(0NkUriHl1qiI^I$uo_ zZv_af>E*tfCSC;~a%4>}_tiA4l1uXYj0P$9UKnqyzvjF0)0D%^;+-CvATLA(sV7bo%h_?a+TEKFj z1rToq2(*9|J_{gT1t4;y1+4H{0P$9UKnqxb>U57x#9ILZYkGyRrir%#1lIHlUriHl z1qiI^6~3A#-U<*{(<^*6O}rH#u%=h|YMOW}KwwR;@YOW&R)D~oUg4{0;;jH6Ck8At zp+1XTQ?=?U2;$a)66l~Xs8Vkj2<$MRgTkOzy@c8%!l2^4VIZ)>fDQ_Sy7z{GzzzdCC=9CK8wLV9 z4CtURumEou2<$My=0VGgo-ib^!Vn#hPPN}WNMMHvHV?TO)oq3(u)_qKM>VS2i_K*R zv0sP@|d3G6Vzc2MoN z0}|L_g6)8o1wCa=0xJyB0p&)Ef!;7KJ0Q=XFsN#87?&N;x?xZlza7wGpp7lq4ruw$ zn~uv4$TKJ%za7x(pq);z9nd16HyxK9kY`XjsOoX{>gPba`~qjvQ4evOp~XP?O^-ez(Q%fTi9HD3lwHO{>Om>{jfa*D?UaL!hZYI*u^~TwvMXjD z_owMHBvK4Y6Ncf%>9QJHPz(y=w;Ebfv~dPo4Xqq{({Wi1c?PB9w;Ebaw9^T;8d^&9 zrsJ{_@(f6amJmH*NMNNybWj+-mCy>K9VXaHXid?Zj>{&IxagP&!BYtc0g;6b~?d!K&y=2bX;~oo5#w*Lv%nowA|jPAAw7XaUljj>`_nGbkOu9nhkroldYF&@!Yq9hV)D zXFxi%{OAco0xKP&gTnajfL15%Fu`^}>yF-ZTy{X7LFxGIfYu`Ibb{@GRv*3Txa@#D zgVOQa0j)^d=>*#WtwDOzaoGWR2BqV-16r4~(+Rc%T8Z?gmmQF2P#C`*&@!c+POu%&!lXAHmmQF2P&$4)pv6i%onSkl zB~8i4qv zLZ%Hg&?stX;nEFM3RDV!kpHWDG9VXByYN~ujAq93Act(4Uw(#u(ld-MYx_ZHR zWC0seV@d^^+^gr>DkGj_z<%+7;36_3a#n#Bi{K`a$Pk`>fO%LuyeAk&Wx$Y;-O zv;)g~9h|t-H4nH^T%)bic@zLh=FYW_lCBC5Dk5_ta|^Wm$UJ104%s#&o3IDj-otI5 zvfbws{ddpVs+57e)Io0TBUcziWO1aDprU~k;CYN1?2f0qOHfR68|PsMx^M{*Q=tsp{Y8$B)-SccARR%HSfhA+nJY z#;LDjcO0pXzV3E>;v6BX5RoPh(yWq|HwrM=B2u?`s9wmb+f=qXj|`}6E%cTBXho_r znNRW4Aruo)sC2E!klm%D)lF!$BCG6dcsImh_;9WF)&Z1S206>`>*$bIo+NA`bUQh6 zn1dKNK7c!HG78~2a~nrAay~*KTTTr+lJj3iWwl*K(tN#~JPA){{rE^;Op@|MUWBR{ zHQ~mCnwaO*#LFNPk^aarDt*L)66hXOC14H=V$?$Rl?2&8&e=bK(Q)8-PkQhuZZ_yi z54E8@R)*S*X9i_C)Q8-zWzT`yYOyn}k z@8xoBytkvPb9f+)LmsJ4WbCMu559uMj@dQh*s_3{3iI%xO0R;8wx12 zG0&TbTpf7>mGT=gE3?bQRfe(&W!l=X$*&CuJx~hr;tANXBZSGlm0RbvwmPFfS+$n)3sOqm!fi7a6qbd83g!I>o&;Z^C|Dt&qW6_*r`s}=%@nWY@;@}1=MCh zlwryF3P40|iM*Yv>K(GlImMr%btLLV?OK8ab#fcm$-8WI1}D|C><1*`5zRrRWk;7o ziw}xeMBW>DA7$_kiP-74Q`B?eT%k293@FD&Phn9%zWM*7A8Ha*?Z~nR53-D-X6i+ll%(dMNAK7F@i8S?tIgTZHxw z?N(C$G&C&bitdX~QCh=889K`eh9|-OJO#M)3A7JXoLi-?7KNZ@CnEJWU?quqhLc5Ep7ld{< zQ!fhb9;SXPv=1}&lF;sD>JLJ@kEuTi?S7{IBD4pX`kT-`!qh*6_EDz(CA0@6m8S{q zA*KwWJ!3GPiQ}8>VVLG!qg$5{gkQ0Li-t0twQ@bQ|&_g1ydbD`z2FH zg!U_@E)v=cOmz$G*G%;a?M0^gh4ve!288xoriO&}JEo2c?Ios83hnnyT`aUeFm+mJ ze`M;6(Eh~KB?H>&yw$QMcQLX?iccW6ik%amsn4 z`wpe-RjadCt;t@sHhWc7RM})}Y4))$%U-pPRp-Ax5PN!DnPV2;ULl&z94a>e87GFluxxy zRsFX&z6?I+y1SRbXWxSNGWht`FIF10glSR!yG<~vk=;krj3aljOj!ITq9AIXnTwTclg0i7*VXToiTC!SD- z+p0%ZQpO-#NU%90CdT9>Icj;%{{^(!tA z$*uabKb}S^hx~XNsT}g-X{53$-@wkxWebcsY?ibDqn2X?6VY#GIjSG}O*T z(6T;*x}|{oq8V9G<$JG@X1$=1*uGtwRf1~Vb?NlzCE?sfJvt`u71gX)g3ssHjtccc zn$T*sCHQ)t|6c5PaCyrO7eZUAEhEqOdp&sa#*y z&(sq_+rZQpgtn2Xr-atX)YC%S#MCoF+sxEggx18=vqEcT>N%lpVd@(~+sf3pgmxjL zdR}PTnEI~JTA2F2(6+PQ4}`XZsUOl-0;j-vW0%l&YP+b^ej>EpO#Mt~dpN`|gtnKd zUkPm=Q@s@|Ff~JHgG`+*v>~R-g*MC~W(w^%Q?rD2f~h$|JIT~M zp`GFo3xswtQ;URl2~(9qJIz$J&@N@FR%mB9>{6j!##EiqE@$5rLc4+~Y*={}Q|Afo z)l97s+H06f3hlK_H3;oWrq&7VDvoc1&|b$>qtIT@)MlYw&3es3djre13hj+dZ4=s? z*mt|o-ptfap}mEv-9o#D_4W$wtxW9~+O_O^P-xe&EG4w-nMw=oZA`TZ?FOc>ug`6r zawGpL5t$w-!ycX}c3-(WixzC{8)!!%)aKt#-q;$Mzq$(-$>SP(_m-qxBH9z}O=#88 zK5WKuE~DOYWT5W^?c|I`k0rDP(Y}PXm{g|7_a{4sdn=rG>}qOgM-g_q5J$i9GdMbJenpXZDl%Gq{ zzgdx4&u~Vgm!S~sSS+y&enmWbdGu9yG7}qfMrhb?b*fiGQEX+=*CY_)wK#{cQ$(+# zM5jlwuV7#P2PyfhJ-c+*Vy~^Uzs$?|w#`aUTo)gGV*>ek6Dq^X1r=2^`j%0OxVi#O zU@IqnExKiL~j-Pg}Ct^MROZ!#!=%}0;17(!~XcneO+7O zzP4RGBjCPYUWwdS!7Gu7-X48#LVs2CeF|B6co5BE3Oa2kN!xT+iRk;IA4o)Rihj^l z&h=eGgVE@n*bT~?$}b$qU`HQJ5PSW`soUO_Oj^!|Z3;ts`)DHiK=eUu0qpAGM|SC>G`KO4rKmrZI|^ERjd!(N9M|g9@c=wGGiO zOQ%hZ60pJZjId=qk4Hb7KwO{0LmU=7uVOTc?S`@TzLa{6VVmpd(CGC*nReQvH%3?I z#FL`vlhLOV(YvBw#8A$y>Pu+!Xg`Zw75K6Z2-{Edjt!@~5pG&Q7b&0mL=)Cu&5h)1 zy4K=8!|)&Hg=c@r%hxF{-#`v(6e75Ri0G+N>QpY|4)r^U=rvJHp3dho_&%z{&WG#0 zP=ts)9r+S9^#8?-g2Vm@a}W;p6C~P3&#j8+&+>mvTG*>|CFl8CCe9Cb z2EBpN{|&KX3%86FZjoI$y_pjfw4Z}wiqP}rzY|k8XwLq)lVxXBwuDTy|wBv1O{n;OcdXhO6Ufsw_#kl%P%)x@Q=cSXRm6 zcx+LuQrEhjGVsm>yxf1>;;orPtU7^&(aOChS%djB7bfP(r5zC4NUFC3oy0`I?8zOmiiPq?KEP0+%aMgzkCE2kIa(F8)UZ= z!>@^}ImUyY7J!MVd@Pt$uVK~0_*ufLt^TaSQm$jA41S%kQm4@0&xX-OF;jx_@!b?P&odOWTO?z?JRZ9&b_J00Yb_%7Y9s;CYY-=i@Tj_o zUCFYmbnW8N%+T9{z1)9nqTHUNPsU!KKsn$CM!W+3W?!#d@WM$YYk>IgB)dz*-WYom zwLol#uH&l4cIZ`H_Sg=6Hy1m$L*LKT4P@pQ&_8b$`bSxIi>qo0S2Xqx;HK%?AT?kS zdndP!+Y+%`V{az=!GO&61Hz!29hn1R(EW|ffiUQ1M&>|xTO_)%NLPC|8sD8OF2<5sLbc0ZNi16H0%{NL>?RYD()JxB%r5T%CSR|Z`{ z$%QkbOUJMnlXo{uqy8ip5T^EVdDRxZ5hr4gvh*_)=L6K5WHzu9{F7XYPf)u;r<^&) z{~ybuRKvj+Voy@$aCFFMt&YW>_Wep!KcJkS8P<<``svP|JNleo@8`yz!LRq&mlIk! zezfb4a<;HZ{c}t`M`ehT;xYtb&}Ey>SY-axgWBEBom9E~l?&0=KB~I(n+d9!0 z=F0gXQeEhyX<5fskTT4T3}T!o%hgpv{|bl0uK2Gr^)CuzwPqp=x}TF{0O5-PDa@O@ zFSz>10&wqvyZ%b!d8og5J|=7RA|9jeX=)rls*TpFSRB*dZ%GXCLQ2)@HHh$~S|jxD zux1HqT0II8K26~FNigicP1bXKs?fjBu}q^_tfohVFAT=d8#oMBLI-818ZU>I9FSU5 z_AnKni3vXsQ;w8Is`#vUydpju!x9+_9=aFtxrh+5d6sOTUBnl#Y#|o!Ig!O!jAg0{ z3$#oj^FLzPON9PYrj}v(n*ox|(_N!nVUn|209`HW%NW9?IaVy8wlbBZL*``X@dk#2 zSyg@;Y>p7FXVC_s|AJF)gm!CHb#*L`SyZGI_gTl{&A>qSkV*_h_)?{krU%Q2|4hS4D{UQI>Z*@^*}mBHqjLKB51C0URR$Ry!iX3!nyV@6W7xoHVUA zMubljKXU%YnwOBK)h>weY2vp*6KCaeq5qS^;6zn3%P=dVszL=_N%2^%h6rCgSc~7n zVcsANjpKO}g|XTQ5xy{#fx%Wee8;cl!nh6}k~o^TjZg>p>CW88zm!9(Y4Mv9S|olm zMmT(Qu9SyEqVcyQl?qz!u0RLLCvc??9#IwXTjTF6h`%F#8>nb6PUFVk?YWX9;I11P z=yqIe6MrvKjA6aJB7O%l+PKvdQclgBPEN8S{((3x8OJ|_VPJRHK!#t0o$6XLBk5Xo zsCbo#-xa@`I=_1`k+rZ5XtEAbx)$eqa0nEM(eoTVpPD*mBAq z|7cvB5XU*R15|wz;twMT{SuuSy2!q}t9|GQme|jZf1L9933T$ivGnLF5PN>s(KRqI z)Lp4U#6K1PbV55T{;00uk zciOv-W6C4qPs-^?{3&7Nv-Z=%h%@z!Fp8MMhsYHi!?VIDX4!Kh^0~+p6zezefsw8H zTf&&gzR%NIi;X;JQOov}^CBk~>RTl0<-7PC6aOB*S#sq6BaA5=`Tq)I8dE>Q8er@; zVVuqEPla(VQ$H8R9HubAFptzOkHudQ#zGdoD2z&`ek+V6OuZzGI;Q?0jFn9NNd{dJ zi~mI!=dlQjV~DLS7XODZE?^Pn2N1Q#5}Gg?q$puvCDN+36J0|`WS)|}?ea@jMKlr7 zwK6;ZBNb?XOytKCm>S?qtXy48;QQttSq_N;bRF`ChjTB6uI+LP+cuLCtM*y07CZ5- z5{be@5hl-xaUwb#J&xK=6pzbKl#I{6!_+h_O8@AXxbXto_RK&RrePP$uW5-XI2-7E zt5B~HH>G=8+tbaNp>#*OZK!YHR5VeFjtf6cT{2y}(*21*1%<+qzV?l{J*GP|Skcti zcXYUam22f%&755lPeA!-a=1Ak$}|(p*3L)rz0<&NVuR z#5pCJp1?#1SI$`V@3VdWm^mV_8-?`=2=UEKzz8Zt^sQX>vjJmH2`ZsnL~mfxe25m5 zXeNoCWzk}YDoeBoiJoUs4MepiS{_8&0ojrhnCTp3YB@gCGqn;Q>X}+Cw8KoDPv%`y z6-!)z-x%@7G2GDX2J@RlgB(7qK;eV(YS!KWW3X~A7joBkb$7$!F)MN|ba6bSrEiWW zHYJ)c$Q(f`TTqOViUcGVV)3%Is*2)oAy2qFScDNfv5Q1CvBVxJqFGjAABk#Xi322p z1foO2SkF!JurL~#Y86HkQ<&(qbDP46?+jB%gt3)HwvSjDJ+@vaxSkCMkmYgQMQe9 zc|8Vt8czDVhX+OC2KnPUaifU-i_^FnY1~qx#VC!7IP9&$=wS+-c0W_^7RDe`w+rJq zQ|}YTDW={pjMGegP#Bjnb*C_1#nj!xcr8;OCNm|&xK9|bW6=Y`;7=Nfk78>JccTx9 zSd`Iy4Co#y(c*-TKVKw1DPptP^V9Hrv_wl#dl}};K921jOkq4d!PMtPYyk&&5&@nn z(F!O)J(t**urG+IFJoU2Q(witAf~>CeL+lpT^RgvBk@gP+`!PkEsUF)`i?N(!PNJJ zaT`+@33&-S@xQ`&AIp9uj1MsN6JgxR)X#)*4^zKDlNg};5Jlow(N5~dUvPadl9m)r zyjYO<4F*%~QpWW=5nIBU`#m!EhZ0R7bFmdH`ZGj-DbWf^w24K3hv*+AS`kFXeVpvS zh4B$d73jivh$&N6)UsGXo-lYVs~{>xb+LlDFnD360E3)yWJ#=`P#BMLxN*XGoT*}A zJi*iiVLZvyBw;+w)D&TSnW<7?Jj>K{VSJOR8Nzs;sk4RgJ*I&72TaWr2LF;Qm?ey# zvTTkp_?KP5JYl@RGHl`5CM}>~5q|bi6TqrI{fUA~xnNsRC5+#&ZjCTrVrq#n{>T*i z-pgen7ohLGf+_U9uVM;)@2iBGvKMXW{EPC@gy{DLhd+BmAP-7MM$QA>$79wO~^oSmK61;o^DVf>vV-z$uN zF|}WqI#UOQ8DT0V%qUZ7VJ4Vr6R~}qLZmX$Fx4Z>$xQWO zqY(o*CbTzkCI+$5h^b*=ma^UnVU{sIz}!F6b3YNVGE>f8(77B9HI;09Ry_RJ9dfUvHLa(z1N>ao5*LI=M; z3T`U68Q&cXZo%e;5uYl(%FzO>OXp>J`iD+o`t`DrBkp$=+?FV~wcuU4R_{z&)^%rk zGQC6AXU(m0>x{*XhLnDCMtch0lPI{h;P&y6$3#s2fHVs3K&if;riy6$Lhf&<=xN(k zG1#wbH6v$K1H-*TT|JpfnmaD9++II|Xw!^x<#Ez^v z#CT7^hY9t)BK9Hr&1)3g56BOcXp;)=60uLP=s}1cD$ypB=({X>1fq|ZXj4e^cNTpL zqEDA-Qz42+So9b~kC$krBr0an6A*pAM4Lu=n8HFB-Bb0#s>4GoC3%*$Jj4*52PVsB)t=xv573MOQJtxc+OnpO`tC{+i>~_(SJTJ^O zEc&i6>zVq#FxN4KrC#&MlB!t253wPUw2Y&>U%e{1er6~9p zqKy5n;NL)qnPLoA%$NtHE;=eqP3XP&wxMp!w9pXTi^n8gB}AUc$I`OE@H5`;8x?W< zEU^}sPsoQ?zzlc!PwKauPO>=U@UG$TYQbYi~~(}c-WCQ;_fHC@~[=e;%v$_W;_BV#FHv9 zQp}=nkf!_`@$S}`m5q>)e{B}5tMB7+|-wp!5 z9nL1vUKTBbsIEjiheT~GS_#pr60Mv>!z?-g67QbiroMD< zZ>D=ND)2MGNDt62IA^6n_5^FOeRR0LJJa5{6&A5i>`#cj0>2=pdVa;Yw4&k=dRYG4 zAP!TJrbJqp7c+u3Ink1}O+P5$*CEVH*$*36jr0j2F5*Nm{9Vo-82(<(6uuzq&^X2# z1H!zL6`-OM|wS%k08-;lj$BHkWB~}P&$T0cA z{;0SnA>K-AZ)dgZg!xXUu>R=_KrK2dZWNI|iu@*VvoPPyx>({g@NGxj${z0&=6l%# zV^)OT)Dhx6>~*^^-_Ks}gIE7R-;faRXRi+k^F!=~<;lFZG_K$k;x6{P8BJ6FAs%48j|lT#_Iwa+uR8;uhuP<2!hC>zK2C8B<8D?V=#wNe@+sLn zRma4m!hDdG9)svu-=GkmWtGnf^JDDudEl12%EXgoJ~xS{g!u{fdRmyDX6l&{g~t{2 z6%jd25q?#mb8|?K>>T@t-#Ujd}{6~my%U^Edd6e^!j+po^&>iUj zfiZwTBMOWGk?u5Q>W2jDtKvt(IKqA|ZZBwfPKdy+ADL@T<)J zhFH|wbIiU(Eb5A<>*9~Z-Yra?vx~nFi(24`yZAe?D0-f~i+>UODPi&yzECF?CCl^p z!U(Y_O`gmbMuo|f`NFs`d8%GmKt}y6f8(y8Imnq934}ops4)k^ zpr_F!M}$ESpfLx+py$k(17XmkWz2yv=m|3BKp6Cr7;_*DdM}JQ5C**j#vBNP-t}UR zu+R%#%n=rPdrNXe81%vxbA*Ln$6}7K&>L9H5f=H}7432&!l3u5*pIN#D^$!87J5^P zIl@9OM=?iO=p88L2n)UNBsn4sddG=5!a}byF-KVF?Iq?23*CUr9ATmNl9(eb^!gEV zgoWNXVvexTi$%;47J8S6Il@A(3`vd%gWeBfj@l!a^_mFh^MEogU^0 z3%$m}9ATlib(kY8^nwm^goWP2VUDoSOE;1u!l3tTm?JFoIt_D#h2EfHj+GRzSc zdN+nS!a}dWFh^MEtrzA93%%UJ9ATmNS(qa%^xBH#h%o3K73K&Fy_UipVWGEAm?JFo z!U=PPh2AS+j}Fg8~mUiU$QAcoYu`JP;`!6nJ1#JSgx$rFe;twgNIwl!+nF<|RJb^rrkJ zKH9{jc!`g;F)3c+qm4|8m-uKalj0>l+P$NAiH~-oC|=^Dy(o&8_-GRf^F*1|v|mH< z5+7~dP`t!PyD=0m@zKT%#Y=p&Q$q0)AMJ-wyu?R48x$|`(LMpiOMJ9JK=BeEeY$6! zD6^Wr#w%XpqtEJ!m-y%_x8fx}`j)MDiI2WmD_-KGFVBjX_~@&$;w3)n#1${`Q8%u5 ziI4hk=7}<^sVi5!#7CXE;w3)n&J{25QHQR0iI2K;#Y=qDsViRMqi$XC5+8N!ikJAP zYgfF)M}0c;M48ppy(?bgqYhs25+8N(ikJAPZ&$p;N8P;QB|hrt6)*8oSFd=9k2-tB zOMKMbD_-KGex7-v%xdcL6)*8or>}U4kGg%uOMKMvD_-KGu3zyIA9enUm-wjrSG>eW z1AyWsJ{kfPFY!^|&pc6PH4Oubm-uKPP`t!PLxJKYJ{k-ZFY(cEpm>Ro1_Z@Rd^98| zUgD!cLGcnF4GW5w_-H&}o+z`Lh6cq;d^9*HUgD$SLGcnF4G@Z#_-Kewyu?R?gyJPW z8YUDk@zFq`c!`gO3dKu&G)6E_lvz!~h2kYX8ZZc!`e&4aG}*G;And;-i5> z@e&^m9g3IuXz)9!2_v}OjBq@)SQ7rS@i?GDmVLeYrTi~)J1EJIQ9Sv-7UMHHniyllFwYp@F; zlD)lsL-PD16vtzW#Snf3ru!KeMB}z2`gCJ&Hxj080az}R668fI*96`;7ia3Fixc(I#d&(^;xxT`FZK$^t^O&c3!$TIWJwDo0l$5%}W<&=B0}h^U}q6dFkS`ymWC^ zUb;9bFI}9Imo84pOBZM4rHj+>(#2VL>Ea~3ba4(|x;O6Hp7w6xli_`DY z#o2f1;^ez@aqeBZIQ1@FoOzcnPP|JO=iQ}?)9%v6S$FB;q`P!+&Rx1VEa~2ba9Sd zx;VuyU7TT;E>5sZ7w6Zdi_`1U#o2Y~;^ew?ac*6@IJGWaoLQGHPOM88=hdZ))9TX2 zS#{~+q`Gu*PF=bC(m7bm`(`x^!_aUAj1xE?t~Smo84E zOBd(SrHj+((#6vhnqKr)(1vz1+QBW_+d=99 zrrbxAi#KJc!Abn&Wzbn&Kvbn&8rbn%{nbn%*jbRSdhFJ%6&$;Usmo{l>1fXKC9fXDfc<$eqFiWQ0_OC`z_^uTe;6G7cUdY z{NP;z>Ecxa>EcZS>EcBK>Eb;C>Ebm4>Hbi;KT__GmHQLr{#3a?Q|`}|`wQj%Qn|lU z?hDHOwQ^rn?r)U)Tjl;vxi2aA_sac)a{s8@KPmUm%KeLS|Ek=-DHksb$o$}40qNpZ z0qNpR0qNpJ0dna*0qNp30qGjbHI*AtZk}@Ul^a!VOu2F8CX`#CT%p`TF-knIF6hAYHr)AYHr(AYHr&AYHr%AYHr$ zAl-A7J5#w8%AKX$*~*=x+_}n~r`-9yMs2$piO!+dRR(l0@9)XMUl>f`qsN86Q>&&6p+)Hn$V}@ zMUUtyO>0^JFs;oCpV0Ca-h02^Ie&uQwctU$=Rtk&LH$JYg82&{)Gyh+@LmKki{6HR z3pD+oT1iyj71du=bOQwWGFyX1H-bI~G3RM>_0#&LkQQj?>Sy%JB%noli+;J2;TDM+ z-)zPd)Cmu$*Vv$58wLs=jIsswx?D=?dJm}A+n}xv1BGo^V+!gf52!cVpxzV)3Y)&h z6x6#spx$DGx+V-1c7kOKDknq#pa;~oHmK{uKwbZef_j?`>V_~-H@>2vZn8n$90ux^ zF$Q&yr~2M*gL+38s9UoKbz3f7!V?})@3KL?I}8*yFlKA$@BPm~z0U@9M;Iu4JkAzW zPMzmJJtg%48`KBGK;g4>wxDt;DLw81b*ByLt}syeNS-aI59d&Qdcp(hUK`YXVW95M z9#l>x>XX@n%BlLM zctCy12KDJMP>*I0>akp^Z<+_x<2IE+jj4`Nc52)|jpuQId3J3SIZGAt;#io)TQ2%R# z`e7I-?8M3zR4%_}^nD&sKej>rBn%YxgN-Su{T@(1vqAkl3>0>yWee(8xl~`u1L_4E z)UU%py*S38G9FOBu|fSd4Ak$&7}QY@sF!R|zYhcThcO1#=K=Lc8`Ph|K>c})L3tO= z{$hjrYZ$1%jWHO1VQsc|-_@nN8fvj&x0NqIq)*q|naftr{#C_Sg8ptPr?CfT4Shk=?h#-Lg~ zpr+cOO2a@+%NmqXmW!dcc|gsuL7f!_>g=pR8q-BA1eC_mtEu z8`SJDP&gHvZ9g?H7f_x_o-yABwIB@C!mL5%)=zmsEwVu^4g*!0H7KL{KQE~o8&qu= zs3lp0%I(W&hsUOt+Mt$&fvU?MR8GT;7u0ea)QT`rE3*b=bzGJ z)cH23HDRDGctt@aZBX@Lpc=9Um7Ae=d8%)%4QgE&sP)-{%E{2L@_^c4gW4DdsxfO& zx%E?CP@8N}o5MggWe+N+*5?J)Y=hbo25M{8pmG~#uJ%;lg*K>dVW3*F29;a&c|mQr zLG1_wwKIEAIaQw*)Giy;?l4e$vIdn~m+&S}_3gDm?F$37e~dw0;{kQR26ZqD6s~y6 za*~&up}*Y&DrJK@90m%vO=SrxH$(S=YPCVNg@MAwSJ{Hf$N{eC>Iwse`zf*omDAXFy9d-!8&r1~C|rb*C8*qN$_uL32Gth^sy};BIoXsK z)G-^>Ko}_8xt3)~<<=#<*He8%HmKn+P{*?dm0R_BL7lKcoeTqYDtk~lRi78s#Wtu* z!a$wQ8dPr8_dZYcU2200+Yw9m^JQsMxmBMR)a5p)E5b_ZRoR2esrtO2UTuSVO&F-x zjxne^Jk@ul4eF{eP_N4xRBkrq1!eCYHp2D}(-n?mYExcN_TFJ5Z0|5#7?~}ooYp+= z_Eev}ci0HqJ50AoW((@NT-K)^@qoJCwyC#;+0+eV4C><^P&eA3ZVCf+bM~Ne>JmQT z0dg{2m-jOw^+$MQmP`BEk-Wdk!w(LRWG|BUVviA-fVS9(^^3!Y$J*S0OFR0t? zl6r4gNxd(7P&wJuCp|WGhYjleVW2*cHK^Qd$_wg)HmDDUfx0t$P&wI@7t~!gsJp{J z-IFz_+@>yGP#?BI-5Un#zN|szHXwh+V^jCrpdJVV^^vSW|NGI*e+|j-Zc0TW-eqls?Xso|mR~_o_AYB9Y?n3N@th^7+zkDz9z*|( zZBvhh+0^4%gUZd&y`Vm8gZf+;s3)=qm6J_*L4Do^^@T7{Pi74&w_(N$>M0x47sEh3 z{fdJ6k`3yaFi>C49#k${zqMyQhW-^B)K|kmJ)1Qs84fwKgan@#=71L_|(sDFlm!XqGAg38UN zyrBMVfikraQ1l*2mY{O8DGw;qutAw&pzt(GmY{O$JYR5EpP6Ta$`1n-eMLdVY*6tq zP>EL*RDlgjgn=r|9#l^2Q@`_6Uy%)JTo|bFS%b>W(7m9FZBQj)pzwT8mWG~NKjj5A z(FQds4AkVTLFqaD#Cpk7eN${uQ^P=&W)G?>m!DXF^njXXgPI-&sw`_z=2`zasIzTQ z=Y)a6%S~C@RBpq}-#jICt_^Bt7$`gs6T+qqBgS!D|2) znip15^Rot(+t~MaPxURZK`jgewJ3W~Ih}3K^MG1xgQ^SzRh2!coNkuL_kgOlLDhtT z!V^+sX;bTFQU!$7SVV^B*yCAHE9wJHqM>Q@xhc{Zr?!$7SW zV^GUHC3S%fDj5c<{uKq)V1rs425Q|HgR1kC)Os7#hA>bYUr|tvHmFTupf-;&sO6rL zYO+B!hk@Giih|l|gSs#b)V47OwZcs6T+qq9qSY`>z?8~M48a<%; zZJRn4W>W*%gUZRKHhDk|+MtHQKn-UP>O?Lj^;Qq4lQyVRVW2L4ML}I+gE}1s>e4X= zb*-nQ&e)(X3j=leD+=lg8`P`9K)rg5L0#u5sn^(`UKW!}`s5jZ5-W&$%En^JoZJv_4#s>A)Fi_XNqM)v`L0umP>TP2T>IP3q z-C%>dF$~mAuPCUSZBVy_fqMHGgSydEQtz-q-5Lf8ZyIMib;)T!_FQjo-e!Y(R~RTf zo;;?YZuXSadu&j*hk?Sw&0`Ac77wWR*`V$S1NHtf2IV>OYkt56^}#Su9~xs&@9>n= zoi?bu!a&_U#-MKXfV#&9_2Dp3_l_~BcX~kGXM?&w3>01iA5%lW%>(KqHmHw=fqHO^ zLA}cZ>LDA{!(pI4HpZad?E&?O4eH}zpgu9ipx)yF^+_Alr@}yedW=DNj***>+MqrY z2I{df2IV=PY1;Rrn_>5()2sDk+WPMFRG)o6x*2vqx|#j`=w?o{gu6VTp0um)sj%w% z;ux2d=OC;3v<>P@VW6HFV^E$~RLn2ipuQ3Y>Z@Z6>cgJud)5Z^wJ=c6jWMWuJ)rEJ z`)1hAeKY%=`?(qVeI8Ku&V4g%=f0W!&i&j#-R}Wq@7y=TcJ7o+ZK-oL@&9I&OX7)Sxa|89D2b8^Y-wfNi zZ)U%9KQ~Yhc|h4a_sy`K`)2k#_j3dFum_aAbKeZxxo>8_b3ZpwAM=2+ckY{EJNM1( zckbr~>Jbkpd*{9xwsYUie&>E}pgfm2nD)+nGi>L+nf=cF+(3D50Wj^I`)1hAeKY%= z`{qA$`8M-uPxbxFo+bP{WR?)ovYsX6_7TzpDxzDUB1RY}Giy+}mDHo|l8QuZPAFi`QVLFHCbpYfDb!Uk0k21;ZNDz}pIf-1B@6@`Hsmo=!|O6oCB zNsYHb6^DT;$r@B{CFKP*!3H%k4Ai8oLFHCbk9$gLvJGlV7^taPgUYR>yr4>LP}4>S zrAMYm%GBG$m3S1G-ayWq|8V3SdQ#YMy&ybWW>~O7q&#vi{PoDpNQGL6SckWT>D}V! z{OJoHj?51ZP7e@6MFl5{-i)R+qmkKojoy$iF2@as$3rk4DJ+OAR4KUORR_oKfyXb} zM;0NHnnJ~&IWHJk zP?XD1?EJvAit_x(nh{X~Wdl7Dog>P%k#!@Y1jqFj$ku~Dv<8Q&Zn<(B^-%B{gs zw)_WCZjbCx8FvhG0St3raGWCzb0_6o8s;vyVeW)s?vmxOf0PssXPd$SJB5Sp6b>MT zgEED5aIv%pCos~)WCE6nAzD~%W)#p}!Euf(7HJT&SUTLGVH%MRnZiYpqj-v(o;tq} zFPTT+#^z5iTl8>bFgS_%tYbH}SfodF39(2oC~B;+NFNe2RfF!9St>N4I36nF;YnE= z8YOEdgVPBEZwa>0 z>wnMn-vkwu4<=;E_!dv^)pLLe~o-g^s#UIGan5<1dD2a#T-22n&n5KioLlp;t% z7f`Vw3L>H+Al6S26%-T@`QFU6nZ380)kA6f)7;+ung5%aH}AbEJ39;C!aTOLlxH3j z1{5bGc0w{IBw+UREMB)4@IsiX+lsK2xB;!jg$5dsw`Mk9&1~+Pc@0RY2h?F**!lox zELXn3j<8K;Gh~j(!XR@?uf;OA^g82<-i*Nsy$%T(Zw`AI8B}b;`&+5k266_j`5kzf z&1jx1Lq-wX!gk>jrSkYk5o9@1scm6<%vEY{*sC6mGy#P&l{(9A3)}w|44Afuy}`b+ z!h}XY!9Ix+sWbF)ddyr2I~evRBJgduz(XML?Y}ATy|BZGzz^I4KLmjv{7r$!!anj? zpMTU?AC4X;@ z{1Qq&XO6r9C7(A(-iVTaHb>rsk}sGeW3hZ&*stcuFQYkMGDqHml7BZx-ing1m?OV} zlCPN~Z$rt~&5<)u@(pw3OpF|^m?LjT$)V=RJ5X}CIr2`FtePY5LdkY>BH%ERICC8W}??cJ4=E(a|axQb^11LGSIr3{LnVKWNj*|14Bfo)?3z#Dx zM9GEBk>5ngMa+@kLdnI5tiCCriELCK}ek>5qhWz3Neq2zMr$nT-#3g*a%QF0}7 z6?5bdP;xbMCA@vWk*dnj_m#@@jKrJ4#+_j_g3m z>&=lPQSwXX$WbVHqd9Uml)Tv-IT|HzF-Ojhl3y`LcB14AbL1G5yxkl*2TI;)jvR}U zcbg;UM9F*2k#nKsedfqr_7N{ zpyV^=$R$zoS##u4DETXM3R&G6yd5`yfQd;v&xlAu=Z}@_Y~?bKxR? z4nkxcF7iSUB6H&+e+@!p9$e(5AVgAJ5`@TnxX5ckh|G_RydH$e0=UQ< zL5M7fiVRnR5LpNp85)Gh!nnxrAVe0yMXEuFEQ*V?2O+W;E;2F*k;QS5*@6&R0vDM* z2$3amkugDtEQO1V4MJpTTx6~wM3%ut<_wtF2ts5HTx6vn zMApPbRtZ96JT9_Y5F%^gB5MR8vNkRM7G04rUfCgJuY%!5F$I^A_oT{G6feoGzgKYxX9r_i0p`qygvw$ zop6y41R=6BE^>4bBD>%s#|9y?D=u<;5F)$bA}0nRvO6wvau6bW;3B66A@V+4)L=M75J`se-!MMm}L5LiJi+nN&kwbBjPX!@z7%uXeAVdzwMLrjV z$Pu{67lIIZKQ3}*5F$t7B3B0?@&R1r+8{)Z!bPqRLgZ*%VqE08AVe;~MV=2r3R2$9Qhk-r8Z(uIq>6okkpago0VA#yn`@=6dQpTb363qs`6xX9~4hmiLge$f$nYRUzJQBVgAlm_7is_JB1yG~m7e2p{VyKa7O`4; zWN<0$y$Ga6#2SRWPD^f#lH()RBjlH~-@lTdPfl)PO_PDaTM&|>e@l3SqUhG@>awd9s4xe=Q4UM;y5 zN^XqiyiZGRjgp(7CBLpEw?)Z`DEXk4+zur-L&1l-va^_77TeKa|`RCI6@;r=jF-DETKX zc>qf8j<)kJTJm6&+yf$mr?TLXt8^0$yZVGVl?O8TJklNyaXlp)sPi} zlAl1y{k7y;D0wML9-t*7Yk}7Y8DqYKNS4U=q?JxKGS`tz2b=buN2j`O9BtN8e zzalRi3H_7gR!K-xRUIX+Wr%KroBH~G)EGu8K`g1+x9s6uRDTzOTO$GA$6kQ*c~2?6s`)#XG{Ro4x8$*A`?fD=`9 zh46;P(Y$W#m9lwBg!+Mc1gu&m`PHMOI&X#nm^wf7)%R24;Po9O*Y_j6`o=o53pE~Z zRO1u>QjNz;HU7j`<4-*`9)#8SGhdA#fEqLVZ0@e{=i#A3g(e$S=#*5UGu|eYmnS9* zw$>ag$rrwoY=MSi?}d#A$M_QdzJ|YV;qQC+^BUecq#@4lSI=jvzrbrwNiI^Hl=2x* zMP@vue8!?Ro^X{^RMmy5dR|q3ldWipPp758iY{=S<^(Ic=+S9BR+CG*HTfNCa79y- zYyVA6TvAQ`^ws3LQBD5RtBH-2&9sHcHL->LH#K=)tcfk$TN7J^K}~F`wSyN!@SDnQ6uFz={GEL3WTLwqk(6+pv|AND#1<^coz& zyG~na9cvT9ZVcIE6nCYr)8Al0cb%Jj4hCJPtqj)-be*=c9tXp^PFp!&eLF+f%{r0_ zTWysgN)+&$m1jT@Lo%FEV3D4IfUO!b^2y+3aF1~-VEV1@%TFFy*=qXpgWPL*%~spj0K>VaP+abGJ7zLv~=4K$9mdkb&FkdYocYsLpGwpOC5-gRczS5;fTs=z|p z;}-I+U?I)0f^_f|L}P%dlK4)z_%8+Vr~!8NiJ#>en00mgQ&(|d7DK*u7SXM#DvZp0 zM)56T6tZ)CE0nD(R`qVavT3T`L#ldDyy`y*;?b)2(i7iD65kIO|9e*A`}@Re2AZ}3 zU=D-8frWvlZHSJa-{gVjbzW*VU4en7Z7BB-7--std15X$(6kM=jc`vc!y7;+ZHI~Y z|DXmVx7x!)Wop%c5%7R;7^zEIk~XSKiB<|Ih2i?8@~d)Lb%h)W zIUDk|uV3FxY;5%GT`1AceZ$zq*EY)CU*CX%z1WlEy*umLS?_*>91a+Kdl}lnI?Mum ztZ#@-GnDtv2AX@v41Aof*vWCl5%R7Q$zx*=2yie9u&v;+u@1z>l`J+Yg<S`GC^UMs(`+P+mYl*H2{o}jyVGD`7-;a>oi+7MPV({WMxDk~ zpK)fF3dud!)0u2WI}`4-TLK-|>8xY2U`}Uw{gm4RT-@nwub*71vD4W^KP3zt{f_H& z_RvqcLr&RHKjk(#4=LG|@`}?t z?ttVGwq4A(l*-^+yP0n>!^iw%kJmr!5hR+qk@~aWKQy)(Yh*%!wi#>M1Y(UstQ3r6 z4f|{NXlb#u#G~Xia!_9C2(jIA8g&ekedRP5uG^$i=QNo5+Y)(9*~dR$lS{&8*7#bx zjg7Iq)s==)xeTkzbD7IOH;Q@X;xh@OyaacNHOfL7{KZPqL?`6MWf}7128}Zv^WuyQ zmW}Q-!_YXV{_2`dYWp~&frixfaYkOi$^bV}{E;Zm*-pRBUx(B^<<$N3Qy*mYlSYKO zopJifHPsuXpOOjIM26f>xY?#>s^DY38Od8{CnAq?b2}^Q3!5s|Kesc#eoCnoavPcK zL0>eElk63GKU*jGV-pq_F~Cen^3OcZy85{v63dy#sEhNDn)C4Lcn5|oceefzYdf52 zJCbQT>MJGXi`GIq-{SN!o#_$prTx{|Cl)TRGr?pv@*1_WG!oA1G?=RRN5XlX6tebK z}l`j=&K|KGP$Pe5OYn`Am;E@;S|pIPy77jX3gYM;xJH zox;+>2C1&_jPN(Y-%?!>(;^l|EcT5+dcj?RutCxYM7&=M(+-#qxNo_wxS@0jn0BzK zzzy;`I>GQw6B1zbL6lgsOUbFMS8|2qQes28DRCh^mAKHimE57fD{)~(l-yw#mAG(+ zk|%twLc?EH@+&er9yAKKo$wFUt2LrY&BS+VQrlt>!ciQQ2+C&#D z=xnX)f^6Z>-#-*|cGOL2JIiC#*ZlK4nN?q(#YYlS7G@_j1*K@|>D_&y{`G)RIbbKppI=&S)9p4I@i*JRs@hwCt3UjLJ zu$zasOq@~dL7uu)to zq?GXb6-bS+6XsWB0m*Mym|rP1iOn9u{7NZC3fe>6eiiaK;#c-CuV00H;#mx2w~0`{ zDs9%U(nY^2ZQ8F&OZLnC3dZ_jnRYeP?(mKD%Sfqw^AX>_m&Ioc_9)Gapg?kfZ zNG-R)Lx-@@XGN7HEAy|?#E7O{Im=ZVX|18M(YQ+*NL4oSG=IRaEESRme2)poqMeZ5 zG_i_l6Rz_2Ot^|^6Ru*~gsYe~;VPz0xQaOwt`ca%?~#+_v}D5MG;YG~n?99DQCNU} zOR3^DT}U2b&&f^q5SVT*kLlLJVs)JF*1l$A!boZ7z#??#fKr!d>E3gMZA`G|_KDvL zTfo>B)jE9diJgk#y^|SxKGeq89#!{VZ-vB>5~Q?GIpx?k)zXr3G;?Oy;|z0V_+Qvs zqcrkqsx)XSKi5<)&{P4prbr!3Qw6c5FYH6;IAnBRS^YtHd<_jnU=kpoZ8?{t>5cAOL;S|e}d)j zD_a+59-(aP-`Q??Z8zFgvSpU)4E((hf1aHZ_8Lh0^8KRG&M2|i-JG>_=ZESEIb|c= zl=2j{o6+V6|LR~jX|aq|;&WC3_iWN0kB)k=Ds(ppYjPF38*GlXHG+1i?bN8JyR(6A zrR5oXcZ2P*w%2{_+g)nk1zX^jRyid>fxT|ZkIFUWFQ3D)J#R`qU568ITJH)Nciw;- zU*gSjnELq~6ZW`4Z`_IWP&$)OlrH2Cr7KMMx+z~N-MO=}>0Ui>)&%CP&|BxX*I~}8 z`~}0(x`2f#=U`Y`4={G~`BTh+>w6tIq^o;aszA$n9k?NUZ7dpAPiGlj9owdIM^EIR zNivHqwVHAFo|4OX+}-CWEf7a>&-m;O#r%31_UhU?^>WtMFP%Rc^pc9^@nd^{hI$*_ zB=k$`9q3T*mD$h9z*l*ZM@(8D{+0C1@((8O`-c}ZCD|TVJ5TMXS@7?nAN(r z>sg543l2G8vj|aol1G$YN(rU6GFovT-%=Q?Yc*J5Ti#_n4p!LC-DN1BV;0x`Z&_S_ zvla)pEBp%TZ@Po&FEy*y;yRhMxU|1zacSl(E=?+$uEh;7XK@39vbce!EpFgVx48ab zacN+21Hj@2`UWY?;yU{*u8Wbyb@f`DVuQ^;Y`nFQ$2c}R>ER3aLnL*3hZ;SFj=Hyw zHHels)Le%;RLTrqdZCa?q&{in^Gg`N-5`y0{nFp3aMyIOXDyW>Fy?hX>c?EN5h$n+ zS5QT8$-Zs{k%gE`_VX#|6S&g=3Q~IeJApL#I#8_Q2xn#e=;IFmL)^h^Anyx?^G_H$ z`~7o-vzNXI?M;CZrk#0&q*ZSd22|jFqb(mWTJ&`|qf9jT{my3kRq>CY?w5+j8~g@r zxr>n+93Cdo+hB(__z3cb;(quN8XU+G_R+k-|AGb|F!~~y5Of>R{Nv0GuPAaokK?4N~nqoph zCrl6@l1wCk_plLn@&2h(6CBhd|{f#SqX|It&>hM>Z|=lpMvz4Y-sk7W_fdJV1E}(BzF(8CPA}ICJU4)hg?;)sS#j zrhT(}YokX2&c@<>5BoOQGno;w&YO~zSX8~U2_Im47P?sK^BEB@c~i52s@E)>P5FHu zAtlJ&=u5dh)4r4ILz158EC7QPFJ~8*zS+xhYY#}y!kPBHnf3#j_BXthXvTMsdWr5z zY%xP@?kp_i=qA1*5~cDbIg84vq4pWNsgwEb0HIKjdb^lfox^I=FrYRqv`Plm?G%Yp zp<428N6u!qnA)99pwe0)+3XdGQZ}uf#RKZTPd9ZNB=rH^)NK*HzOI|P9g_N>ZtC`Y z3$m=9w{%l?K$Q88Zt4{NFsm&4kZ$T!q$G!RQ+MRyOP2kCZt6}*>Z7`;J0m4IrklD8 zqVMCnskb7329N!*%~^{isaZWx=UECrj4p-CPt!rxsk&vf z@%g9sYzF%WdOK0YZOb5Vn1R5Ih_hUs37)6m>__#Uf@6=J+baq6?rro?IlHfNjL+?t zNEH2Lc&Pz;8?=;13wCN}kL}ryQ@ilko`X8PkL^iX=MvD1Qc-_R|>=--^^PI5iv1#;IS@Yyvf!Mr)}5bL&1k&CZj5O|uKh zoz&?|zClo8KZ8|I`!`^mi-qGIoc)Y8gYzBm2{AN=Xa60I5wg!gbNI3s9`^)+2K#=6 zUGR|5;Q6Vfsm4>!8tBnFrop4YC_JJWb?jYlKfA+DU< zG&dLiGtDgs&qMQgl_S}BnzM?2EfTpvN+}n3fl@(WUYb`&puw#|5QunqnzOfl8N?8q zW)$bZI(}s8<#$38^3i;}(7)1rLZS21{5}%rYQ8^mrLPLkWv^t z(IJ#`+1TW<>ntH{lYr1goDTl$H?cSCW?W)lW9z!3K|U zNhUnl=mw8i*uh4R`Uwx6ItM#j=+|mTM#L{=w>oTPGaU~26Sg2YhZsHmCI;If2K$j5 z&a%54Z~|ebqXeH5U)0HLgxSnSWR+PNe`dewWH!odW}~votb#wY%Q~5jGrIpLs&Sk_ z0Oe||;?L|4oy;bg&1_Ounbq)Tb`=6=Z8-G|x;;3AjLo+FGYJU3P8&bD3}ALNC0v~T zf99u;IpR~ghJ$g{PU#BE#*R8ET~)Z$OX@Yi6L#8vz2~f*#sm&DKoNGif?y?ca#uAW@M=p`M9JRrj;_o zv{Gi6R0?Ynqw#r0#Gf8p7n^;S;U3zIh`%6yv<5E>)aYyjd-pg=TdkACkl9AlyF;0d z_S}tAFrq=_w&@pA|BkY!kR7qS2I-rZuaKQFqQO}-;#mx!2LlT}s8^kIgU6*k)#(~o zs&u0PfUi2;F`~gdPOc94ioVJW>ZAX3yQe<)VZ}07DDl;&7e?%(Ur4Dw=|)laV1`QA z0B=}ADO!pT?)uPD!r-nnE$trMxp$#Kx-zs3PuGu@5z>{VAcUQ1EH4DbkcSNB`7Gvx z#B!7$k?csL{$;Spg!0sXO0s)q5HNUW(hZ(e6voXgr9tFQ%uqvEKyk12z}am6usPQ# zWILHW?mWTpe>klqw0vb+*`H3#{gJF&z6!0vCEib~2okH(s&0wi zWrx5CQw({;bjv?t*d`gOO{eAO{jHXtXPAq&<>wiNOsVDPWzq5u*76U)-)K?yk7m*G zQLHO;7G_2R{S4-x-2tb3O9QUQ3{HVz zvC^N-V+O-ln-u2eI}K*W5ayzNRer!*9?X7YHC)~F6 z*JP3DIxjL^=Y?6+*$H)i5E@yS;l_}~{JteVBajZ(ft32EO!3LtOg3LiXLDRN2bR?` z(^)OcDyxV6S><$xt#}>W=nX7h10tg@bIp9T7L|+O#%LH=ouP(k0LYe>$<9o-%SB zcZXGn*5MKt&^m&|y0ornH?Ue7u#^=;o^p23@3y55>nVfH{x%5tam?`-K?k%{EdA3) zYrqil^Z2}Ak=G0A(R#c#i)lTfHuY(Ju{M4?e#W4sz$4v`Z(r*6f+Y70+B-+i@4FcX zWe)S4{q1-n#W%4PtMaVDf`vnhkq_4&dhKx1>}^=Z7_`y))->Q zN@q{~CI-LB@78Z3P2{y)MH7WuHlxk_dgIz?PMh;|YiM&JT@p?5rGvq#-#b9IUTjsU=n!ZGncCDClm9 zmb4|W<%_hXP|H@dl~2R`sPKf=v^7t+fwmUXwV`eN>BMrbHr!>$+qNxj%O!52Z3T(# zXuGWSyV@v_NS40ZARw?fUf8XL_7slShQamAw7pQ44zz<@7RT1Wso)x;fwuc@P6|!o z(znqRL3%1p#dWvFAoO}BZ5?SxE-{mK6eM<{aEiCL_Z3@Xjo}{h47DiqOKfFyhjz5G z)~G|1dV#eD$NccfyT`Y>s}}cX2eGy@?ab@)D(x)Pr3>wX*JY!@;GJjmnm?nGW%-*k z9B)K~i|W{7u;HH%fTiVSc=M5aP5BM+A#k$ADAr7XG__nVT+v<#wIx(H*+-BqrQgd!I*z3Tx{GMOS;6k?X@=znn zS7Fe*)9zlaceD}62`ve!AvmS?KbL(-MZ^eyK~)rM!O5T>p^?qy4&qE+H#PgR&>Yw`{;dK z>gV)6L26G5uLJPB9*i%1VKIM?QCM`BxfkulrJts~1nIqLZ=duHQaIUTFnAO1*2a)M zSqvEu-9lgz}*A`=|C?1TRKpXK8OzTN#Edp$#0uuB;gHs{TWm zI~~7-k_@#vP(EalN3z|0Mr(DjKg@Aa?0xqcIlL5n_8ASWgzXkFWS>!ccsF0MWa9f8 z;2{OaNA3zaJ{C*3-{6K6JcTYyIQARe)@$qQMfL~edqk&)K45fUsid3(1_r}>=*#XN zTA1n{;5U7|Q(ad5k9CT1(CCC4sTcU<`+*NCsI|cL;G|4xVep9Ic#;R< z;dD3)0Fi_a7XrWtIsy*>M~r$YcUZrl-p?h5(EA06Bk4%LM4s~l^Z}kOj6NWw8%0OC z(|K<&99ix%%K%~RH2m|q=uO4xZ*H0;V^$~-? zuV(@_mX75`j-q3QB9EivG)0a^i~N#)L8RI1kr?9APpT=i!A3IZaTDAzdOM~#fvZEBP0WG*o$oh(S4LZ@gnhBWd~qvJ>= zg&j58xZp0wR63QHBaTiL%JCq5&{vKP&O**Sa_#hQ#$;6|2A#nbl9$d96f%>}^cx+IMziQFo-RL~C8V28XZzEMP4S_#x_*ry_xkSK(`h=F zT9Bp-Qs>Y)eyKe7hv-8*U19o=kZvxW>rW@4iW;FAgAlJ~~Tw%!$j%8s74c#pF<1W$7Y8 z;^Xvjp9WyBulVxn7;@ZTDC&+3*k--s2Der`d(juu#k?%#>0+TQOXw1zESi9M++g)W zKS~`pdP4=YU1UXh&dANZZNXc4dm1Y?-XFEr8`ESI1M^< zmb!@~JBBRP?{r`}tQor%411F!Yr_I23?Yz>z%k@gqiHR>+sg#h@d&`&`!l1NxpZ&# zQ=^?OY}*~ns-8D1WQXfX(^-9Hv~=Ums)0AFz~jlt=ccndX(p>io~$Ah0|)D;OlS4E znXH;XR(ufg6n%<2PjmW|;5<*$r+v=8LGvO7a@t^{JqxOSr#WqK^DQ!2PO1M^zsMGH zN`oEM?0j(Tiyxr8-E}=c4$r5J0>5OXr_3n1m00dGS-fG_ueCEq0euH=xWG!DG3x0~ z$ptZZK2WOUX=i_3#n}#Ks7e0YXY$^nvqr&E8i<`WSZ!vjHj(Z8w|83TW%rHI)>bLI zZwyAMJiAnXcCDB#$!jsO;#!RA*|-wfiQPr=-D4B)`h-KM>cVax`R?&Jz0Yx=H+jCt zwtzfCpWz(vwSIzkPM}r&O>Ivz7 zuXv{sx=pC%TDq3!*PpHx@>@sO3Hdpto5DXD+@gc*e0#Ps)OO&X0ox4E8;tAaZHDI! z?g?|>9K?Lnz0I(Ld!)LauIIHGLe~qmd6B;8H#J`Cm*`78-7xx+kZuFr;7=!-*99ZD zaWCF%q#L=!5p<&3r3INO0IFi*;PNfgKMO^ zb-bBw<~1EjHw!g=nZE4TozF?d_aTvs2JI==^P*9Q2lb2`C7sIzlJy^fk=`H(DGlBv zE%gi+4LTwgC_1rO!5H`(CtAvH1_K-$46eJd!8O|g9XZB3;MzjBaD7goTLgV>rCUYI z@ec+r8LirQ_gO}c^Gbh(zQUzXqOSVziQg~ul@t)ziQg~uV&%=J-vo&8{{>u-E=pv^<27J zsP!JYN36BqaIYC{McJ02!ojPN6_F0(PowkDC71ovV3f&i=25rJ2sa-8bY=s4_uhD1 z;Jt6g-a6@jQwIq=)k^IPgF*M(DgEgb&6XT~l8)xMvlt~rN(J{iZJqdlKs*{NMhVrP zTF2i?DIc8{qlEFLHE;1j7MS;5x|cW0V|1_3EU(g6z2|SFgY+OT{Rw(dDE*uCO}X^Q z#wMkPQP1Hny$#NF^y|Nd(Pj?0^f6?Peno}izeV5T#s8GPB^3W{`nFvB$ddtK9*S>p zLX)TXEEI6@Y0{6?+B%Tm%ghhec+vPrKSnxpB77B)3owy zI7gY%{ULgYm;MYrB$WO=`ktorfsBRLo%J3Mo;$%x<5=0^U|NC zhlSF=Pv6&+{;NRCiO*X1k>7}=k2kIRnkIGs0sVlN{yX}CQ2HbEh+O)>Q=np$c!S+9 zHn-iwaTLD0PfhdR>}5g^*hRP(YiwO&L<^ zHy0nhUV`xqoE+pIy#hrZy|O;`1UBXLFY0yrsZi9<=x4mBzSkB<5&ljEnDomxbCsr997O`Rt^&850L$PJ zvqSu`jL3@4LgAuqHFb8;^;Ukzz`YL-#?`S=A?_INUkHW86gYB&;%&2T^>?%LF ztt1+3=u=O5cbh^ocJioqy5i3E6g|bW%}!4V*`B7Sg={_VuJ)|_z9zOzGlQJjnLYtG zMwDh|@BTnagE5$Ra~@LaAMzosYe33m-FEeCu{cA|aE-*!GlE9GpkHu}M8)opip`9Q zla*lb6r>bnn#GX$`uY3zBSSHZ2`%NGSe~V4dAah?vqHJPq+iM{6_pPRL|&j%nj6K; z31U^68}%&y@-;`w_Z9t$m#+Z*N+{pg^lMG|-0$cM3@1tdD4Zl2hZ7bNih4$M{M4{m z?`vYA)`I(Im-gH$Ne1WIvVa56*?QhKD=II^slOf2b_fp|Nv4B_bX2(~XnaGz;W{r) zzY%o)E&Z13TwMsg6}N_5(v~14+2AMxAzmaSixS__?|632eo|D*pCy`zk81zHLg zEey_Dz=K7LtOCC;wzV+YOCtq~7Dnfyi3?gv3&W=)eRUL9*@0s)p%T~oA*I1%7*j>N zY7s*gn28!K#2w|fC%vm_;vxPqN-OC^ettf_IsocY*nOa~Pob^({c*9gU~hNOu7I_b z#uY43VQ+V6Cm9k;1qbc~$Z9XGT(MN2^HiE+{(L3uAmz>8Qn3_~nj){{dDg>@ZPl!Y zaV3@A6~#_bg!M4?vjY5N=Nx)|mW7|}Btp;6B=}j||1%YS*7N@y4nG_De~yHoiT3N>#V0vE2^C$X~nCCEW34f+P^VB2g&qC^7=r5YoQVAb7 z(!BrGGmmRu7GsCgpg=1Z=mnnVNP0oY^CG<{<~iD1!e8mHJoQ-mtC0FP`kN-TRKmrE zH}QNzMs`n!<&5Bi5DwN%0-MqQs@ zhf4xlnZG9};R?ON^L&tA5%RoBuZnq2_m=P)y~b0|q}PPhf6_lSsihJ=Va^VpkOC0| zE_*usx%GIRUg!DFrq_jh|Du11`GOwj?vHvTGituHkyTl0Fu0L+N;?Kn>+v6Ow2bP)zfm_`?13$Dzl<**Ku zbG(RQ@Vx7wyrm%5sCvp2B!}Ia*IUqPq zzDe?<0Et57Zvy$TQ7^lvMm|kGExt>|*HYO)N;aOuR`yNGAsUcqG=~gk1F&W!K1r=S zW3YWf(Bw1HE4;idnjP}W&daf#eUr-J1jLD!V;7>yXQf`xD?bKg#Blk0*f&Xj4nT6C z^5MV-(BuJ)CZ9t!84FTkc@D3$Z&D690m+Hx@Fr4&=g}JE0vWlu{I}URNq!t4aj1NV zD*=P?7bII_gK-uOa)XTAT>fG9O_HAnkUXM%_xJ^ij4OG z*Bl@W&ygP{R8|^2j?M1xu-xDPpUCr0Ra)R&X|UR@o?=8{VRNO?xfy)VlTL-k7>)p7 zeK_!BWT?_qT^7G(1yzEBZ=gomA1=X8mIRWf`$Sh~@*(r9IY-{?YXzsl&bE53w; zt&XoU+MelY&~RRR>F7>nm9vTY${U`BCf7ZNtkae2zPqhcdHrLM-RozLz*Co@5=Kvi zGo!RcLESHCR=-!lLA<(!v0Lf`p7>eB{Pe93N=(evVx`c@h3E<5P!byuRXJRii6 zd_2A!XWyjwk{^)#Xngs^s&!q~YDI1ct}~<7 zs8hOX6$`%3K&yNwvf+(Fq03umTC3|!Yjv$tKPVb#b$!-aMPliCQ(8Ua9<_=pTyMHQ z>x{O2`=i?$G`bal2v&ecx3lb<6x|8}QV@-9UxPou13hpuo5L49Uy|f|N2-NDMjmEz_2m3@=SQ5ulaXgPjE>iIG%zYNGI z!{uLQ-z52E0f7k;91a)dTm5#o(C>)+E$Ga!9LOlgCk5DUZsB*C7SYv9}s_ z^uG4oiq5esKwcGiIsRndq;gaQq#|05>qtFck^ItYkCi}1B`*I4`zFb+3`k{6el`N~ z1LxS=P)$|=DOFew+1OfL6)A_RfK)|ufVo6~#b=;3s0K2sartZotC}RgIv~|i`RtiP z?ai}H$&eH6GaUTryjCikBqU0;HBG z8P=pR$vd=?9piOpv^xzQnl&jl;@oL45BBU?G`qsR(_rYE%_;UGJDvI~+}UE8%A#1G4PSh3 z8Fw_61x(f-x=E9hod!c3_t+Vo+U?4EUW<&KcV#uN^(-*efrhKY8*dwIX+;!crkyOW}*d z*e~x}-x)(5)wdM=b&cIww?8t--)*w}>p>gW*hyhBYR9Xe*S+XJZ^Y}x<|U1! zdNl^5F|U`f<<=7po4~&{;XF1&Xd>~N0@75=^Oa*Czs>8NXL!qz2%JPNkIf4bC3(#N zX(q_?Y&PY6ZFBgy=A6gI`^_a@5+F%hp06DH(Q+gMCz;D*#Ud2IaMT9VfWkT$YBwzra(qb>YfTh3$S z<+c*99U$$rJYP9pL(9<~IPJMSHa>1I$?E_}2aUYKo^qtXzol><8}+70yi`C^wLD)r zUYE+TU<-LMd`9@f@WrYtqC!O7hz4+-5-~qwAzY6}d>QeL>QZN_i`AuY{Yw2!{atn0 z3fd~!s=~Fkt*5OIT;H>uvVEbt?8)|S_WM+q!|urIC;-<1j`5C3aNX{B+i^&BMGlLc z8aZ8cMdgbsA5{si!=k1}vET1ReHL{}b!BUtt#`J5sw=uubi?Q-sw+=ao&tFa!?k*z z#5_rGos(x-p5>}5Z$#eQdGo@xV%`RM8^d*a-bHzrsIL4``3vNS^!aZTa2AMFT?O|R ze81pPxPDXca=|OAt5AHQq(UuKSK;u&afPYsD)Lm34MjG?_4Ohj6*-~0ismX>vS=B& zUMm(=EW7F|R;*a{V)1Z&uGq`PUQu1e(~B=H{v=#C7Js$)0l3~M;Vc39l$clI=@QSu z_4^W6OI%l7CF_)IRkE$>Dy5dnQ!1b8Ds#TfUu6~5Rjy3AgmU%ZI<4Hoa-i>Wr^@|Q z?tv-6@+087q5R(R`&CzkkP5LC;^5l5!UGk?!1Z*6pDSEcT@@==Y*ewS>Z)3$ zYU8SjaGh0kN!4X=eW~i6s{2$|HG8$Z)j;pn_EbAu?TG5CKBjtl^|^3;y86cIFT?ex z>NjeHsID60YCKfq5!F?b)QqW_Q+371#21Y(0oU5`E#h0lbwT{|@hjoFJ^t-@Xt!GS zT6t@MTzGL)+1eH0I==SY+VkN0PVLWXpHf{3`4Y+}Kzk;vP1upJTXogVUbk@FVsIT^ z_rba|;JUBwk-EoJSA#zrW^3qFT}_^Cvbo7txc=ERTT}Smv`y1qP5Y{@#PGzpL}-`9 z$%&69E`aN~#6J^nsIF!^o4woYFkH_zyV&fK>S|uCdDG_2Raa7hq>4#ZR9Euw zpX5WypC_MDT`e+Oyw&1exSnqDa|_U0%gQYqwFJGjD%mQ&Rf6hjy|?xIt-&tZsBQAJ zf%a+hd7JZXeo9~{(IHcVR4659oDL@ zl=dloQ_@sdYWCE^sZh_OlJ&#JDD^Ey7=5$vE-a;I*c?o(Zz_jEqo`H1T3GO){p zE|XPP*Gt_Zy4h7%w_)9;b_2Wb{$Te7-5*z7J>q(l>QNT1nLXa>0p;#lwr8E5_2K$- z&y77_R$YCc?Yp@z=&SF0eNXlMLUr|P*sp!RRJe}lH?7}HxPIC1*M65(SAS>!BK?cQ zb$0(J`n%w|wg2n=-&9>`CDY>5px$YzX=!PL;QC(LsWgx?VD^9~20*%j(+55=5UztB z9rVJWRdD@w(6vE-sjk7z26rFa6Rz(M{%Y{Is%uEaAx(xfgX_W}tB0&pT|@H>tuVAQ zTqg{jKXf5nKO6eG-bWd%*SL1a*Q#bxmkBq0fZ=aNRKBz=Stc*Tm`*lP9)<>ynArYOZ+zGDFPJU%_CS3oT5<4YMbxr9qW%!hls%vV= zsdc8-S6vTYo93Jb{yP2I4Cf5E&b&G+`>Y(QYu1OezMJ)f>YDACU1)YuxOSU;|Ljq4 zeSG%X*)PKN%h|urzN)&?^QKoyuL{>8>C@6d@98Vjx2Nxd>%}?h94P;svU3{DX{@?P zX!H|Anf$PldLw)>2~pvHbvaQ~)pdh}`+mFe6*tIg66Q(bPo_#(DF65KstT!-NQ97D zWN2}b)r#0OERl)*o3D85hy$UDbiIEU3($o`=|~YJ8Kntld{Rz@K1g+|qAH0tkSWT| zDqW!LlEj&XY*D_Mv_6H7BRNcn7R8%Q@3tdQj$1!tNKTU(c{6LyO>8@f`x`tj_Xbh_ zHqWP%RFda!W+`U-Pq?CSCXu}VAa}6@|CBG5Vgt$l4@)7IBp4ZDY1WW}L6k-;QLu6} zR-Hr&2U#$&a5qDirhuuW=uIe~Sjd|tkB2!H9DE^SDk*-G$|{!kX37jK^9fS&CYD(& z_sy0o_>=u3Qu-#BS}gg$A=?+63z4$_Lea(I|6B5f1|Z3#{J&HSu_pg!9zt!D@ucFv zSR1iM|8_otnN|Lmt0Y$IzsO5yFfhNW|3U4<8va-L3AI#ak?Q|ZEybGtmwCEtyO0l* ze;_sg!`g~9{;%^DYOQ3DTK{pa#hTxWyoC^za0{v~R{vJzFE}}bvbwiO3!)}&Wf??m z93=H`p*BQ~-0E_OL1I2>c#E|nYUXw*ix5N_-v+7?)pNU)M|7)X()2dblBlWMsZ64_ zPLXD}k+wvQ-EQR)+%V}jQ<m2 z+uX*g6xDgVms2#*WYX?7*Q%)5JE5$ic4v_ecYt<94c{r{^@W9wB=rtav8d)dsm!85 zCzDQhkhVpQ-)ZF*wf;Kka))VM)cl=T_AsVzM>yY$vf@U_Dbno@Yyhzl?$q)NZlF{n zJ?_v}5L@C-u7l7Tq&4Yz2e*dUB6oT{gt1WXJG@E6X1N>cB09_%()TWC9kGS(mimaT zluY{HC9Nd3)ZJ7kv9(&00e4Yri7j@w)l2B42Hj;%CN|sMSU1t(#*!g-Ve5%4c(>M1 zY{g_U>@ICZu_f>3Itr~B`Ue?t7q_O^qIY{eg;s@4SR?Q9RuxN%a@M*58!kpWA2fL790Css&n82OfQmg_fVUQ?S8M-TjT7T$%K2X;l;+k7whg@ z)+j_K-GfapHvhd^e{oosOs3qURv=o!y{rS#8m5s4?_p~YE#h9+gJ=~q$n<;MDn!e$ zbg|rX6p;7K2E|5ZS_VQyBeC?coa;jvZO*n#gsVg}6H6ym|lbcGuJX1$z(*cv2-JwjW*yUlSeG;39uf~f-L<6T9C$y6qP(`SrKYQq9s{6 z!YzsE$k&~9B#&99q-#o|IazwrHz!Sif-M>gEvquLD$%kmT^UZhmv_wmX|I8AZ4&CEG zI9QvXtsVL#dDb$>e{7JVQCfQZ=SIo&D2x-Iw@fl9lN8O;(q(XF$#f}?BUf0~8MJkZ z7Ha7;cnj59=_azuveKJkrJ|);I=wlT>a$jxoxk8^I9X#^>rJy((PAyV-aLzCdbKe- zWmXHbr%kG@1pE&#oQ3zr4kYU=6TYb?ESj;U+nZ~~hNgUwyl9#7O*duHoGty{d~;^{ z^(`S3A{#6d{#Q&`G-FH0|Be|m9m`7&n=EVo*Q{BzXiLxko<(b|`Yd_bvg&`;szuAT zbp7vIHq*6t_@Oi>TP@T6*G*eAZ%g0*zIpotxcjxt9mzJ!%KsB97cJe=`F~^SOy}}m z3GyY$v<&_~GkDSHExrGDM$h!_9m$YFWQS$)|EbA~W^d{KzcqWNdwJnymu3C`x%G=4 zVCnzA_W-RIoF{uMFSsRMAbNt;2Dio&{NBK4y~<DEH}C3P2x2PXcHH66{}5d zy_ZO-h+8i z26@-=pxe%aL@%=1=l1g=+>_q3Jn6RdB+;9!Ho85%3HPY?EswfwJxcT{tDSCNufjd+ zh~-(gwP%UmWwq7q?OnKseQ0^uZSP^Cms#y~`+FJgX&+ghc1L)c=xtV;-5K77d)&vC z$K5d=CwiULZg-B?A)coUA)i>DcSm`i*ZbUC`c{z7toFO(+D~djC7pb3wc#DvhEh9{ z5#+Shj(2Q3N^Pmw$rn~z-qCI8ZBMpW(Q3;(Ym~~`PWu`wU2_C>l!vdhTVR-4`xZOZJ<*RIM?@~zdbcTKxWZA%7||5U9j+Ba~d$@Ful|Alym$|cB;mJ8qU&8cUO-p7ipHoo&+R&Uddzvvw9b=wB?CzN=kYbZe`v?{2qdZ7p}$7cK9;>%Cj_aI3xVeh=4l z;J;Zeeowf#=;l_N-y3co*r8vxy#1c>cG2UlcE5K#Uem$}S`&DtjCDIBIR*+C#ExAqH zQ22{ZEN8i=hm&4^V4a8CE?O%Q)?mW22_Y`{Z6igoS+-%>hF}{ke)#QUvf{Ap!?F*J zeaJSFqC{CXV%Z2{BeI=zRH7|AvFt?0PGnn|tT-)Ov24Y_R%ClgQF2)JV%bX;_9EL% zMBIQj|E$ZY;YoX*XKi$z$1$WjlYvc4Ygxq2#sf$FiTlX+M$;g{3I@ zEgQ0I=pWdSY)40xf|eawcJvSJNU|l8q7=4l$+D#&Y)Q7K7nGuwJz4e?q&>+t)mkZT z*_35dH^HW4yGl_?T6SgG)lIT1*|sJtr7hdCZ0jc4mTX@sN?FUkEc?32_NBG4@|KNR zHuf*rm~3a0m5P>~S$6g>*_mu>DN1F_)+}557i~?pw~k6x%ib(|`9r?tD9mfcx)_aE7vY}o@{>ylmyHEEc^S9?ayn2H%O#qf44yQ zO#k=#AG{}JA^(5H4drd6t`!CEd5gGJ9^pN<$+AH!D%~m@gyW*z(GWf%ApWYdxDnKfF4CFZ_@uN;4}|TA}hb z36FvgoEZekf^ER?guYI!a+_FupJNI^{x64)N)>~Mi(+ZupS?KhJPjC0$%Cb?* zMsGtK_1Y=x<}Dkwy7}9sd)Jl&x_kHAzM3d)tWau&(%UqYdc&!=+iz#ts%5LUv8{UT zm39A?tyhucYy@W$l6@X4fC#Ji-odW7_`MUuX@W~86J3F+?$A!(6)$bhH; zWMH-r$bjhLWN`FVG9-H!GBkUCxDF&EvL7V(XFm$pkH{!zRWjOHAFhqaIOlU@yz?cv zZX%OnqR8Z!JaElNrpCNarpJ6hrsa5)Opl#Frp3NMX5^etrsv#6X65{er04vZ%#Q0v z(sSF$?A+BzdY*9d5RD{r={w|MdV@TYFPzNF_d0nr-xV@He;4vt{(W%$kt{6Gk}N9l z3S7S+iwo8zOA02zwIx|ra4m5adSS5nIQ)MuDx5`+!&L@Yf>?iM6xk`>yA5M3ZRA9~X!1$D>*RF3zsRTc8<5ZHPlxM^|9-nyFz* zeClgTt&W|P_>R++TAk`EwL5(X*BeSgXGN*g`EjLg=V#%XsWj|TPifR88LoYlrd@wl z61xphn)Prh&3nA8B=sz=B==mZwCLSTY1R7yrFHMcO55H$m3F<)DDC@%D;@gOP*VDI zS5o_oQabjTq1@MJq0+Cw_9_qbc~2SJ=cF>R&kxG9K3A0VzIG+GZ#HFq z-;v5=eW$>6iL$6)P37@^pD2s_Pg0hoy%Xw ze5rSp){OgHd1-uIWyAO% zl#LUbDw`&(QZ`R4ue?0*QDw`-AC;|>#wf2$`bgO}xu%jad8v{)`LeQoN;_r8loyqq zQ#L6(ADpG^n%+g(IenJ0duC^4*UXv9o>>nmyJu}xcFuZN**Cj`vVZnx%7OI0%4_LA zD6h{MMM_35BP3g@(lLB7iO5zJqDn~kbdo_H#RC=|@eN?L0JBAW09b9nRCOs}34l4&>44P%%&z_pSY5!P)U$xq11!>3 z6|nk%MceWN)&Q_R46rzOqjHgK%>m2hm;_i7V0j$<0ZRrfx8o3CEda~w$N;P*U^H?%V66blA2|fD z)_~=UssvaYzzRlDz}f;ve3|NUgg#qgVSm`_tz`6ofDo+w%-2f|_rz&9G0V|VdIbb~i zE1zdJVD|x5E^l7IdIDB4Zx~>`0IQIcjVzGF@CIFUHtO#He0c&3D6~HC| z)}q)mfK3K0x%iWSO#!S`@mYXP1*~Q91AsjUSexQ60X7Y=)+Lw@rUTZlIMcxlz}l90 z4zQVkbtv&LV6y;gU*bAovjIyj@f~34fTfgd3)mdMI+d&q*h7GIER_$ixqx*k6%N?L zfORgb0QLxA-O8K;Y#v};%hdzyQNVhXD+Snmz`B=P4A^6U^(;3PumynKSMCB}3jyn0 z?j&G~0P9tL1YnN?*0+2Yz!n46r~H1vmH^hj{EL7+0a(8ZaeyraY(ND9*fPM?yzoS8NK{(|`@DSP`&i02^905wK?g8&S0qV9xfYRp$x12(!EM3HQ302^0r z7hr1v8(V!YVCw*zP<<3&>j4{I{bj&j1Z-0E<$%2e*u)wkfNcP5O7$NB+X&d?8jk?B z39tuii~(#jU{h=61ngzNrq}ojuq}X1i!TA#R={S)X9w&Rz-Gj^25cK(v*Y6d%K&Uv z{7S$w0h<#)AF%C!rN^^avIDTW@hq0?1ni+&tZusidjw7@Dw1tCU=P=>0N5VD9<7}l zu)ToIt33~}R{?vh_E^C70XDz(DZusvwy^eFfE@sAK>~|IuL1UW0*gbh1GXq(H(+l7 zwj^OSU^xw*TeH~t6JW2lX0h{U!1lIb@!%K0_P1g2 z-~wR#+WZ38MZjKb^BG{j0(PM7Ccu6J?2WcAz%Bvydb?qOT?XvUcAWtG9k7G#%K`QW zU~jk21=tn9-fI6nU{?WqxBW4|t^xK=hqZwH3D|ob76Eo0utO|pC z4wwqq@y{R#10doTOMfWLy#Q=7uM_Isf0QO~%oPfmwcD4t!Wpqx!zU~2S8J!ET zuX@%8EDo@5dzJ<)H(=lNd>ODjfc>xMa=<8H-}ME%kIoC&4}HPzqw@jwecvwt%MaL( zecuJF0AT0(r2?-izYDOEfL-oC6R=W%UF!cPV5I^3qyNi*l>zMcG_bYkvVdJp16zwO z2iTRgL4cJ9?9a3gfK>qOS{f^JMZo?_V`Z)c*!2M}5*1xpJ))2SGf9c)DuCS>$grw_ zg$$fR%0*Wr)fHvXD!{4(7B*-uU^M^>9rPDqH35ql^d(^NfQ1k430N(_Y=avERvR#N z@V9^^0OlC{E?{*4vkz$oSY5!PhLi=Y9$=9})&W)@u;?L=0@eVqY(pyp)(|k~(42rZ z0xbK`g@82%EXU9>fHeUuX6Qx0ngW({=*NI10v0>017OVniyKxGu;zf}8nzX%B*5|v zTMAe*V7Z6C3Rnxk@(y1CSWCd@sDgmC0xbWi5WrdkmT%mjfVBav;J7aUYYSL`@jU=* z2Uy|p4FPKpSfL3Hz&Zd{bo@_%r2tlBLVv(g0V_Ts39ycU6`Sw|V4VOfIbj`OodGK` zu@zul04qJQGGJW+D>ZQgVBG*KJ8>ak-2p2zDGIP2fR&&43t;yFR&LS~zPRG7_*sfYq9k3fN%4;-}UJYzSZpQ;PyN6tLRUVgVZlSltJI2W&WCb!ISZ z1Yq^2GwgoA>dndl*hs({&b$oR1AsM{^#fp|0Bbz!eZWQo)@XK7z{UX9ban(_V*zV2 zdlX>f0Bbh86JX;3OPu{8U=sjKn*A7H69H>J`zm0Q0BbS(G+>hfOHQu}*c8B8rN;p_ z6|k1+GXZ-Lur}!f0GkF_>-1fKO$V%9`m=z|0IcmC*1j_V>yXaccNSpn=QIXvHeji9 zN&=P+SPCI?Mu!y%D@usd5j`jRA)-V-4r@iRM1lVZQOoX%UP#Ex@Rg8=Xcv5TBatMU zI7tk#L$X}3sAMO3;7Z||53c#)S`e;<;93N(Md4bU^J8EMsx&M>QBsaXkn)g0MYvXi zYZbUwg{+^1bRonZy&SHQfIHwXax|3sDMCVvk}^tnqA013Lc|82v5uUMT#h(L9{9`Y z!Ac`oc?7GBVAT<927=8+u%{4gH-a5NutNxT3Bj%)*!4gxvMqw8AlN_zn~GrbG+0FB z>d1BQx1Q_15MjT!X@2j}{NAJaym(D05V*Smx;Yq!d_jX-9cSWk+?#498r@Q;yw^ z1CB$EOO7j!>yd3EQz8dOPK}%g`ra0~BXUpV{>V2X-;Vq(@@iE1sLD~*qiRLfjcORx zG%6{oRaCpE)aa*SbtFw8AscO-)p3fg1N-R4K62DM+^4RpM4C6 zf3UsCKK8JW&*4M;0{%h0#6CV_A0M)hrR-x7`xwhUhKIdI$ciusJ}cSBD)zCOeXL<0 zYuU#-_OYIQyvROYVjmmW$42(CiG6HlA1||yE$m|}`*?+YY-1l8>?4zXY-b-k*vC%x zv5S4|W*>Xl$NxLH^JuH4I1b?F+`GL<^E{`4G!L)oHET|3PNg&{@e*m&q?A%hX(kGp zS>|c6WGF={LS&xjSwy7RpZCvaeSdqOb?!d*x7Rvn-Fw&Fj_2?^Ucigkft`2>yRaKC z;}z_|tJsTu*pJunIu2k{XpkgtNN?gT9K_pr2Z!)3-oyL&03YHbe2h=c6=N}?1>qYTQT9Ll2tDxwl9qYA2`8mi+o)Id$tLT#LmGf)R- zqAu#8J{m+q{n*g7p|TMgqY0X#8FJAaEzlCJ&>DGY6G=8>dCpx)vJ5?Q?oE;&xJJ29 zx(bW17*}HnmSRCXE_4VTlh7}8OTwTqI0;>)-jQU5v#i9m@!+s1EKZW^m20rt39iE` ztTQ$MYn8(=BSY(E_cMGo+bli|NL$kT#&ZvNPskF3vL1MVf=z=!UMiGR}r( zAvZ~Kb8e3m%1^>u;b0Qp35SxL!Z;O0P!z>b93@Z^rBE7WP!{D-9u-g#l~5T~P!-is z9jBoNYN8fu<8+*XIye(`Q4jUe01eRyjnM>6(G0n0juvQ%R%nepv_V_6Lwj^UM|8qj z=!`Dtif-tR9_Wc)I2*muAAN8R`l25OU?2uzFoxh<48<@E$9WimkvJctFdAbp7UOUM z#$y65#6(<#i;<5>xCE1NDK5hlT#l)jhUu7rnV5wuFdK6)7xOS5S7HGc;wmh{VqA?S zSc+?~49jsXR$wKr!z!%C^;m)dopB(n$m@H*baA-s=|@F~8)*O7Fa^c{Z0FF1@NIErI95y_?qk@Rk<5DKFx zN}x2#p(3iF25Lvr`=mOkhlXf^T(m?U+My#lN74tRZs>{L=!*dujNurG(HIv=AC)E| zACoZ^GcX79u@H-~G?G3cEyqf%##(H^4Y&zgaU1T4q|ZnN?@Pf|7OeSUV~^oUJdJ1Z zJa$CV?b0s1g1vYRZ{Q$wFsp-E9n9)r`huj5S#8YfU{(jSI+)eLtPW;%Fsp+hiKMPF z^=cuD9Grq8D2`GniwcqWH@cDiIDohDEW6_Cf?*he zQ5cKyuzfPNPr6>RhcZ(z4Kpzt^RNJmumsB@=_aY*0t=Q~@ZuYd-H4lU3%21-+!IMR zOZVeJJc7sZ6rO>dld%snJFzxh>r#j#RrkFJv^6&7oFeCB#|Y(lQh%v~G#0~=Z|o9Ws2q<8n1)Fv oCgWn|L|lZ+F%`4S&X>kWqcIBSV`L<>4tYtjE%7so_=}k2f5A{rPyhe` diff --git a/target/scala-2.12/classes/dec/csr_tlu.class b/target/scala-2.12/classes/dec/csr_tlu.class index 77bbfb42b2ad30a9f794e16ab0f18442a4c3ce7d..4334ea66973f2d0760e57432f25986a3389117f4 100644 GIT binary patch delta 906 zcmY+DX-v}x9ESh>bNyb?t;;;v=ES*0vdWinjLl;@r)cJ!)l9cK2O^qy#mUr>4W*1M zI#lRsH99Ms#^G|KBa~F6qmzO+Dd!E^RqQ^*#xEwm`ZWPJ zox9=xjc;V%EjFmwSWS|hE#1RzkJmVP5lKgt^&t+t2RLkj8ZR3qI&N@)hEq<@lHT1t)5htwpLPLo--j9O)>WRnTVE;~mK znV6h16ZOku$t4%ifV`aCay{bZK`dAB@Sb8nRw#<_zM=*zYqF7`T!9a7CxBO*h*heO zkf{C`N$L(HYcxpFOd#!!8=q+Nuv*)PwRJyXU0nq}(|v&rx|hX8y6s~n$Kv9<#l5RdKx@%EsjYE|+AJx_x$gCd7ZOKsC)`sVV+UA1F zPEgx#gek@yyA4`L6zUvl&^eBv-tiZV4hb5a44Rw*n4C&9_sl~}Pd?1OLM2)sTtr(R z5AFR8xbI3qhpQ5nfo13%xPq=hLigY~SO){JJ-Q6LI~opm9-Qte^mww->*>dX$9Z@- z^fvm2wCEoez%~2~16~ydeLOt!iQpbt2+znxJbu!Pq0w9nkB-ATmIdFK6C=X$ZFn+n z!01FO#wMyTJ{gaR$*Y+31Ac!#ru;LQo;r-cbPQ&uB?t!65ej(m&&+wu23O)~uo=%n zd^`_XU<`SqzUR6bhS|!*T%Tnlxq4;|!?|&nv!2@!Hdgc-^DEa7wuq8X+1R=IR%FQw Y&gQusB{ng_xg7oKY?^nHBfgD$3FXU=?*IS* delta 866 zcmW-gX-ty`9Eab&i2Q##W@9!Lm(3}Q(^(S*)J55{FKlE(giSUNChK#dd)gkf0GxZHQ3n=yrLx>8&l-_hh1E>W;q+J&EnY7ui2DB*L>%od`GfYBSZQDBLONPHNyl!t((&6NI(g?S$`-#xr^M?h zN4$kji*qSY{3i(|ag;Ap01$tS2@LF7;fh*PAIQ;|b1#dYdZc*w03kVkozyvjl>QCje>GK8h7 zcq~&LMy%>QmY1)``}cxad4C!oJa~mw>RAwIfH;i^@!HEs&{ku^qlfrVmx_%#B@*>X z_(=afJ~k}CCx+7yCRIe^(~2p4_INeEs9cJa%0Xf1BX&=Epo*Kc_0jzW|B2Uy(`X!aaHi>DK|?ljoD zYvAbF2d<|bPH!q)UK3h<>(S;@p}jX19ld^ZKD&ahJ^|c)PvPmmgzo+jdIr9OcVGa% z!A$f%m*Lsa=ja=%LjQ0A28N{=6pp-u=Oe#k$WIvdpTmeh0RQMgjE;6;Y%Cq)W3`wV z--N(;2PP-Z;6)$?!GI2bO>W23}ZdO`;dENGq|RhE}537(20@ z<`kzmPVY|QlozKtu^p$E=YM*6>Am;f>;F4*=GMKe_4I82exNyX=A4;tX3m_MJ3Dvo z|NHlY@7FYKb>&BOE!I1j?d};H9WXUr*XH${%olP4bu05jW4Y0x?7+(QTz|IbLdS6L z_(0CoBD!V{bSCs)XgnVP9<6?W#=7J9M+SzVjo zE{T<+xxRs1&)CXNVt3~Ihq7biqq!zsi=MbJmMiF2eWP5jns+kW(tI{@xU8z?%4jUQ zU2m?^Tc%Yls>(<76S@_tx)6y(BMrKqs4`k+fq$Wb`SD8dM-0gy1wTH8`Lm{gf06k& zQa(1{1pkA#a6(5j~gzavS}`V znU_D)C;u^*zs$=&@A5NV{zaFc z_wqk@i<=OSdkQFX2gWilKj!i?UcPYoc`tv8%a2>0{HMA6WnTVFm!I+S=eqp7mw%PZ zk0(6&SG)XWUj9;-pYigSyZpSDzslvug(v^jE`OPq-{A5yUjB71KkwyV@ABhGPyU-+ z{xUCrtIN-L`Ry)0@8$1u`Elhb<-qQ8`OCcg11>+~WnTVC zm!I+S2V8#M%U2#@mwEZ;U4F*PS2FcxAW&n8NsG0%ls%p}h0W!K_Mlp4@TBL7#a*|UX9stvhhbO-B z@KQhG*Pms3aFSc>4CHj9mw&a*uSp*a=zBeV)b;dfucwc?o<8mM^ikK-r@fv&>U#RL z*V9K`PoMUB`l##a)3&F-K<%kK{W5AN<6M_o^!wmrSXqdYy~@p}5G>*>>8PakzXecJ2kqpqhC=rd zw2vVTy>&gx#nOeAM$9jF`Hfz_8%Ww4Zx4Ha-Uj7c3f5FS& zuKYo-{4rPFUMkZB5Iy0_&+<6jXrJOo)9L-!9$eL%-`2aNrMdZhWL~yw#oWg6!VR-yXqKRbBxuJt= z<5$GjEUYp4(Pohz%N;JixOl~}b;q~V9yzyscEj{&ye)$IPl+zs*4&()9ClrI>$-CT2kUbiceF2Abtn;uZZ}$*v$4oYv}08T+OcZc^lfvS2xqmz zIco{y+}v?+_3>P)dPeeC4bt1}^b3phIMqX@Z&_P?P8@0&-o9XWdUs{Z>}c7dcyo4| zk**q;F*viXXXm9k`zsEu>Tg}#OYOJbZoiAs#%9VtvsUbH)mt{EtEw(+O)sd3#-oc` z^p=*$yiEVltopN=>Fv$U*#!~9YHVI{sP;JOL-}mB^QkD`ZRc}t`C)3$^-;8ECc5%; zx;eWD_O$nktPUKor>bc!+oJQ*O9l_E0{%_umh{rd>bRM~Bj~Qky!8ITgTyC0K_kX* zs;=1^jYhXmjc1z6a@#8|ZeDSO+F{XRr$3uxr?ylKp#JqIHf~!zGkIi94(*@c?)KZ% z&WgGFhi29dwO+cW9{HpHE-tBzlt*f&Qt$K8ewR^$g+TO#L7SebuARx4Iepvm8OcNIfp6Tww;Z_9Pt%j#YtSxH6YX++ z)I@uxYtf$BD)5hQSs?m%9H|@ZNB>pLw)?NnsH~ZLV3=_4t4i;ljq!JL>cR?)*F9Er zQP!v*J56|J!49vPrtI+OjBLxAe#t)wJF6>$om~|LUjKC`fDBfYthVf3+%a8%)t0N7u`9nCOx%bJhCjkH-5!6nT;(A z7bh}$qGR#ub3+H}3b_r_4#0kHOwX#i(30H{=_9+o3U-~W**ADl7aqA7#$SKu?28z8 z>k8f5ECZfv}~nfW`qVvCx~rF{Fr_2b*8kIm4_R-fwFfO4;F>f64q zY-&0p3YKBvK$>&F-ED2pZLuS-YLXQES%v3@$T^g{mFRF^;h z>Kx@O`P&wnQoc>jXSufd7uT+sTX&r6t51c0IVWbyFG9liZ5~ntEWxQTTh*clnXJp^fkd(64ghWT!`0ojSTlR7J>NtzEu<=s-;_v+W}Kw<#TI zl!i>R#YmaZ) zu>54jF?|Z@wI8YJ-G6D$xohV)j5kNCTHsHQAI17$=s@kr>2=lT2M(?)L^@=C!>tvV z?+!McJ-X-O+QE6Shc#9EhmWo*^tW8>TRDsD|4f?Z(cF%*^X) zDvz!j+rF-PX4)Tz{h2+dcd&g7miNv;dsepXn~QQWKOPcWuANhtj?~Cy8g&-d=e~pYD{` za!8x1~TUO43J;j&9UTcRkmln<(JftU`^4R|fCl0@}LU-Hq z@ZxIJ+l^W>8$#DI}(T1`7bi4g{oJ9`G`k(3EQGFnJXw~`L;_3rfKa3om zj`0_jezI@H{QAL-JIW4V9tCbu)5_ywf92fzj&9?rz14p<$PItw$19@FZt!O zTGV>uT>HVMp0?WM6pl4V<0+a45AUd6Iy|$n(7A#7W4*B`x@qRnf%>uhwu|LEkFFU3 z9>Sk&J<*QwwQf9jX%5!8dWA1eev;uCi}tq&-SZiU;8?O zeirFIKRdet_R0F$>0{*2hHd|D$5EdXa$ZvYo%)N)S;YQYu0P~Fcj+3krzFoC)Xpd$ z_3_1lC$0QE=0Dk98!?Zixj)!HT4XPE!_84OA8uP-zjAhyF@yCA+jlG{zrpkM%#))6$i5n)+;gIo_bZ zka76zYK3medD(A=@E>YEhMgEwRlVEhW8Ab}S7_U}`ds_``dnmLZN(N za(LUc{X4OqqFE3qD>K zOr0_1SY6*yn&+E&J*3trG_R*4$>yz#lJR(Sd-bxG^lVyBHJ^#Jj74Xq_f^iT@5@Eg z(r+K0K5$OXZ^#Gh+uki}#qOec<;bcW*2nM*Q)qtMckQA2 zH}p0~v%LPW>rtNf$DQ#oXXyyq*&Yx5r)Zvc#uNKjN>}5F=O@hjm`B*JM$Qk-YwF8f z;&Fxfe@41o`r-0n_`mI`i)Y~%$G4;ZVTZiVmd|^%el&S}ksn?>hIMn zc+jx))+0?r8)wUPJjUC_%`4|N8Vehj9~hd+^F}4sgZZ^(nE&I$r`KNWll~FocW`FY zPC4Xz%&H&QzE1GEZT7SSE3l3|c&%JF$aNs*JKIn6?yOk8KwofWRlI6&)9ziSq0=~@ z(vpm(t4yg=zJ&+7)#Z$7hg z9_okr=i27z`JA=Y&>`4`3Un4{76j6)B1$x*DH@s zTe@QY>f>@fcC>CdkLNd~w|ID7lW~Pg&+VwD=Rek;S$86jeHco&^=UnX=j$<#{^pgK z2W)+ME?=bEc-P$+S)}|tJ?H7=3Ky-XMU5(ddUAGM0rR4_Ud9ZCM?L2y)%?*@*t2{; z&A+}l#%ookdI{AJ?NQY-ua4S7t`p`dzEkh=3+c+))ULc9#QGQZ9xY_3eW_mMyHz^Y z$MdUKnBXXz?i|G>H%Q4htJ{>zx5^vR#obB4PPlFyy+Z=!19 zto5fhuARGe=h0PXa(mjzPo^WyadXw-RYU!Irkxk_){PgW9mG$ZS&aRwc}<0lEz`EH z?8bAdfqfCu-!?Zktkw<9n`$m}^7{T*U#0x>jo+n`k>f zGLY}dkF^dDj^qb&J4eRy!$XB?f3$TVTPT=X62~V>>zP`mu1yV5*0n2a&5>-+>1=gxTGPP+qhauB-ZCW6)dS9*wYBO}Lj3`~ZDk#u5Iy{KHyN28II6{)e zxsutsHYLdQ)Wt^Ri0sezj-52Mc{o4f=jmEHthDywp?*(sSLs?6>G{~YwlGY!b8Iy4 zQ(lM$B;`N?YG5B_sjkir4G&>|Q(LTSi%w*emhx&11=Irq4+{%vJ*vaAEt=Xa8 zfn1@weR%lv_=u@3MSV+)n%dR6R?hM$O&zkS9zEMLaQbBLsHv^MSsgou8U_W>DXVlX zZcCtNDqWG@zP=m;>Tr5z^sJ2da-c&yg#rZD${bWw*Jkozon523-dtaG^XTaCx#mJ) zm<*s%*Mv9K)Nptw;Std_BR`CawA;4_h=4zO6#W>WrdoIsk2?gD%=oY*exkf ze+|LkboUI8lZu4vGP-*T)Z^&3?$N?X_gO$f!NQIg08S-SmA%On4SC3u9wgmUN*j;P*HDU`o$`!XYF+LEdV zxMXkB*kcN>Uq4CHE&(=>YsD5LN0?dchWBM)O^ znDk@n?jGvVHDp(dX(T8%l1JLS5N<#hUb?8{e0a&k_G)wIE4X$C$nk0Sj_eIt>1nc` zy&WRiY)xdDrF?L);va=;Shaq_#O83~{2zn#PLOXG9 zI734@771=Nm+gi5OXuTp8!$E5xV~;B)0Ga#whdxPO-HP!A03ctcc(?3T2U*HQIU*m zLKKU!IZ}Q}k7ddNIZk7b$D%Uh(E>S0kFaE@M4nDKk-U$^B>Nr}VaFpl#r9b-9tN^t zCOri+gUex>%VAoU!z7n8#c?U*xMW`kShBt(*#LJ>}W#+c?aBTbi)B3qc#|C2f{Mc#w6(U{A_*zNT>}%7 zvCUo$&V$DYm&tkT*vmiwg7etZwk5N3hYhK-dD9+;mP45{k~kFjgwLpwkflxtra68nQ3iq-P+b& zON|6F(7HezvxI9OYxZGlPezIMa=bNUK zC6AleTeP#p{zX8SWj8Gl=fITXT@#7%8tcLQDyN= zON+NMoA<)Ll|9=LWzTk0+H+NA2kbfE$AdibJ3$`#ogl9+ghzfSC`W!L$RocKldlX$`QBwnyR zi5F~7;sx82c!aNgXY;1+uASX`JKMTRDII&E}?M9*+I4 z9?N4fJ8h{qSuM?{=y;01il3lIvD=d$%&o*G>Ua-c?8^?cW(Nj3u|Z?%dCY$&hKI+n z!;u})wL86Km)Jt}F8z6L*30oJc3l|Bl}_}+SE@F^CZV6!2Q2-RK3G|<0#9T^$G zLufTB{b;p=@`!#WrD^&o_Q(73L%l*D)B7m5ab24eP^VWP_lys9p{1%#{Tyt)W9O#5 z?QPYx>sdk;rCiW&i0kL|8{z+HKY{jX@H~RuoS1$Scq7@->|hSN@6;3p*_qMQ12W8CMucD=WoRQnfa>2245)d>A|{VA4yoBmYHnYp0? z-u7(n>A|LC9y?#Uw$__}K(%D9PuHJep(XCXt_vP)b#03`Bd(~Y=Kq_VpQS&WTIV@f zC7>-&4)?ZZdrsysTowd7r^w1NMoiX$`0UGM)c5&5 z)kq%>Xd}_q1{tCa3-A?(xUB#(L;*(NQ$XBS02!hHJMbwWZYzKcQGhA<6cD!+K!zy5 z0DKCF+X^5<6kr1>r=M~?J^V{bO#gBqBgokqg_=z*%)nbR#gzh)#UskPjAqoKtsC6xX$Pk5q1=PA0KxBwQzyfMr z3m`H?Az%Tut_2VoqJZx7wUXP@wV^#-7wBnt(RRtW9?xt(RRtW9?x&J`*fl}SxC-D%Nf!<&3_CApz3W45V?e;#AAqwc?I2Of2-PmT& z#SEN=@U@F;468$pVRgV5C~mh)s4=WYk6UV4)tw)X89~IZagb;T;(&3ic8!C`VudxZ z0FxFD_|YV0toK)t5*1z|L$m{yvc|O(B104cma@jR6e2?u(DmLnU*lQ@ks%5Jt61Y& z1(6{Nfi_;_S_P3I3g~MeB-aeqgqp#cfEiHSZq`sUScAUxmEd+eC51o=bo&~&+leez zSc~oywtFw+Z-8+h^_NK!3M7#sSp@oit=soRhA0I3ey!X0M208?`hKn3_e6#$1p0oh z+xJ9TZ^KD77i(Z#-XPG2@Z5Hp?~$i}q^QV79HZcjIa_H;v_rzvhj3hn8JKu=TL zRtW9shCokK+*Szf=|*&?CD&o2bm}E$e868PN>>>WS=Q@U$Y8~xV=RLI!p&$>em6o(E%N%gI@LPfZ^zX4%0!$ z`gOo?bU=scpl|&;U^qIU!*tNSejP9z9nfJq=wZJO7>*9;FdcNVUk40F2XvSY`q{4o zhNA;IOb1=<*8#)P3AY2<4)o~|!`2}>q@0?d9T3CO3Ack9bal)=CKroDf~9(_f<(hg z4O&Hw$0~>p(+OHdjmIj84%0!$3;Jba_$*G8dS-b9;=~k#W3}t)zEIDgE!o2X#ddPE*=}9 z#ISOLHbQ%fPC4N=Lc56may&LdiDBggZG?6fopQo$g!U5s<#=p^5<|+N?L?mrG3;`P z4$}$R2JI_4I^niKJBj{sJSIVjVdbE!{W=~ypq<7rouD1i2BU*5+zx0<(O-_o4k$6K zoS+@hHltHcxE;{OqQ4xE9Z+IeIYB$1%|@r3a66#wMSnRSJD|jna%fx8r$Y?89HPT? zf_6Z=j*d>a9ne0bzZ{PpP-0j)K|7$$MW>u_JD}}Ee>omIpv16pf_6Y#j7~Y>c0jv` z{&GBaK#5`H1nqz}8J%*%?SS?U{pEPirt zF|3@R9ndzTQ%<-Y(8i*_9FHAPVpusrJD|-*r<`y*pzTFpImEDahz==-b{PFS9y_4K zFrAJa#~dVdVtvfc6%ha>DI^b`$;Oc~e@U2T#lU{B>uBXzg&~5N|sap^kQZNS*UXD%uwAmm+PC7*^06mWizSrv*-xi+1%OOP&bZ{ z;?-jucjEa0YDh|EXNo)|@| zuIT1>{| zD}?l-1i#M^lcao|p^Um2J>kWJo>=Dg#G@b+Wvj|+sP!=!q6G#Dss$pW1x%@y!$I}e za`kCC89h6gEu6+J6NA~Y9t@9lCGE&xnIhL&MtNay@=KlN6rua9=hzHo8AD$Kp4#B`_IuNg!lOevh_KYmAQE9nz5@ zxs@s@Pft>7j*OC!Hsi9Rv=#<0yB>F-M%iN%08|eu=nf45+f4 z>?SeH!!j0SC(3%Lf@n@u&~?_`?f)D3lGZ>yjw<``pvrgw zLEQ_`^uIwS%JOBWsFrY_vx2$e(wyx0z*se&SRzZ8W$-G%WhH<>xCoYIMA>lJ2<3Z5 zP61=*h6_EoA_}X%(X)00Mlr@lF)p+ZYafYgM%g)`eN1a6>H?gT{h~Xrf5Ot$z4yR= z$6aV2*FHhQcxmJcTey1Qh6_~I_*jl^#Q^esqU`3fTP(=oRS|zq*w)A8MAc0~`)}w5@k=}Jn#ZYIlnQFU$K3#_+@#a{XgxKl+_*dD>vU(8_SdnOK6{F>TaQZhN%||?Xyh1RA`@L>g7WFJX5a}+83C5wa~uE)N6(IC8q8X+W#>1 z2BCeKse6U?6{g-Sw68MtR-t{3skaI3>rA~}Xy0J!okII2Q|}hqx0rg5(7w&o148=_ zQx6I4yG%VSwC^$X0ik`LsSgS52TXlLXg_4?V?z58Q=bspkC}QzXg^`vk`x8??5!#=b`kB!F!qhK>_E)BUCA7aW^&6r6ovGgm?H^42L1_PE z>Q6%Z7gK)`+P|6lo6!El)IWr-G4(HeHi)VJ2;GoWR2O=Lsff_an8N3UqD+}WFJ}th zqcWLF2tCGBQs{A}Dur$_RVDCvMgAc=Rp^4LD} zR|-AFR9fg$nOZ3HX-q8=`V~wq5&Cqd@LjAKOkE@NnM|z^`Yfha3Vk+HHA0`mRGrZ0 zGPOqN^O&j^`h2GFxt1%L!rO3HF|}UkX{I&`eF0O=LSM*KtI(^NY7_b*rnU%uF;nJa9cA>X1^;Ds6X6ore z-@?=#Lf^{NvxJ^u>N!H+#?*6#zMZM(3%#AGyM*4s)ZIeg!PJX|zLTk!3Vjz-FBkf5 zrd}!ZJxsk?=$%ZxR_I+!-6Qn9Oua$q`ipVW^Jx=LN<>d)?&Ul zqRfr%*qK0XboI^z#OOwz35nUcg?2sK#cjDzQ}bQx!v&_pTA1Z<+YieuDJ9d*mjIQL z^xqA{l1oGKl(QZ;!ICmf}XeD$LGlN0=@WVUe(DnX_^(qIwiT_o^cn zyev59+A5X{n|D38S+P)qe zvZ`8n@fVAQb-ogF?gL}VFq`vA+AD`gle3o&VUEk2ANPygw0RVe@~$xk8Rk0eOg&eS zJ$l{ko5@(R1XejT`4Vf1HEgA*5J*uTDidgg;Fu3HIF&JtdRcghPUrcS#g>H_lgi3- zM;gn9jTrQ-p#h0Z4BY< zV@vrf66W9KO7J1qB2uxv@Meo|)Wr01~EazOB z$6a*UqFlQSbrQ}Mdz?*Z4=S0`vy$gRKF%uCF9z@Fo49C+#i#dXI@&cTvG@#%mRNiS zMN2F`gQ6uCpFz4ZIk7~W@6_OP8JF4anIeHmv0I8 z%FfGU^55jiaw+_LZXcsipVtxE25lpL-z(1wjeplE$6=;Qk05_n=Sn{(aAaZwe$a2x zS}7kK+N7hfb}{m_hS1uy&6IdbXj_;X5ZYE&7!q2BsS%-VV`@}r+nE{@T02u`h1S8; zd7IR|h6#hM0O#Xv0jsPiP}dyTZEg3xYc>Pteq$kdmGb`w)y71|}HzAm(znfj*CZei-% zLVFTZ-xb=EnfkuaZe{9+Lc5Kr9}DevrhY24r!e(%I^E$KC!eho+EcZsk#*t+`lmC6 zALyUK6n>z;gLUx({j-_E5A@Gr3O~?4mnr-}|2(GtA+#4T^)I2_#ngX<_CiUS_!0eX zrXoUn5mQm2y_hM}KX~MEMWMY!dnw?Vme5|tln~m>S)oE`uV8A5&|b+@N@%ZQYMRhq z&D34qUqz#PdolH{r0LiGwgm?I8?-kPoP|QW zm#IZUdlOSjg!X1GW|`35!qhcFdn;$TLTLZRyp=+G8&fqxyN^@rg!Xo()(Gt#Ow|kR zolG?f?OjX(!Mj;^z0mGw-bSIlhk4CHdoS}^h4uhbZ9;pHsVzc#h^dUw-pAB-p*_sH z9YT9Q^L7gD1I*hkv=1_`Q)nMzYOmjl?J(N2~2e0NVbzg(PfjFN7##;{6{H_Gur+kf@yM1A71|OsA$`{y=FKLK z!p- zrRdr&_ju&xdxo09J>2Lo!}D$qJ1O%H^O=_U4D(sAOuJ}aVwfhbM2^9xz`5ob=n}U`XW*gDUv9p_GEbSW^t3Bg+caNIFFOo(S7+(0=Ep5)d;)Kd?G@%DX>X+cm~R&&LKEK9X&Ii9e|#W zmsTW=P{%oENh9>nW=O<0@m9;fc&)O^?$YtG{J_fAEWSf)eix3!=`n{dJN5f<^LyqG zkRIX;O!G(RqjUI_z@A(mzCN18By!!-5JCGydC%~`0KO!KiE-uN_!!N@EB8ZtB-bmo zF`9m2{*mpVKz_BT@l+fSKK&DZps5~i!cL_yoI>16^hS1-|GP8vK z08?{d!mv?k!U%O(s-zL>YZZ-9$Lm*;k5I>pxROSwH!2#TLAN!P%P|7NpgWm32Esoy zcu*i)3=m}KPh2DP_cJ!=$&V5a6nePvXm0a1jY>e<)x}m*+X3~|5CJoWQrwQf`%WU( zNbS}TTPO4nacS3iI#AsSZ^p2`b-oEJ`!5KAz6FZ}K)62EY{fRlS^^N1fEnAQAgJr^ z0AVvhXp3zT`o|eUhPn=YOFC?ivF!}A9jyeXJU)~iz0h5K0xtoI*bZ8(ye77j+8WM= z+Zu#HcTsT+gh97VaSVjNsksNxjpzq-pg$3hEeF`h50lUQkI)}sl*ferDW;BNPI635 zzPm%;GZwKEY?C{}@yais?VQvP|Lt>0_inE z|1Rf*Q_4SJ>ZL;eF;h6D{4=I-O8J*e;gs@kn8GRL-!pX&p|EY02!n3GVoYSKbk7yX zKp1pu701XN=x!>GkvY&!Qye36p!=ja1|oo5RS6kV&5%uQZIvw`QSQJJNXIrnj`RE&wxpQ)gwX%Wxj!QGe=zk)Z1ZvIr%@u^RVC{~ zgh4k_ajdxCRKd!yi}3+bh3}bqpT|@?#?M!qv9ChJS%nab79g>&$75fMeM1-;L2Jqdj!}uqF#+pNRcB_8TkqtJrU;^K5e`!k~-3xGTxr z={hftk-5|5TpS~Frz^NP2Ew2VwKzs5cGy8Iy@DD0cahySU;|nDfH>Z-N!b;YYs}60 zfq`l>9`U{@>n2d=$D{FhS-c$XE%HMPR1EvvoS7wzlhrBOdRFV<+>e<-f$d9N#VCO(t!v#5*g? z<6TqA^ASzcO!`B1&KrB3xzT)fAb*40aEu?snhmhH>-j17-o zFyq+MtjG?~$G>czu06%OJEK$~aB{eJD{dhe$Q7#Fhlfv(k2HCnBq#Erw$Nv_B9QLq z+2Tjz$E^5~csDAIMHlWap=F}HEXH|lc=Py>e8gLYb{mPGNNIY!$M-m=Uc%=#a;3f7 zMfO%BGRRqI_`YBt(h>p_9hoZyi23`NrgPXaMgnb??a%j)ofPrGvLSfGI9;ybTXfXc ziuh^n%`>RjXbRm5$N?dY737Fn`UW=WbNC^SsS8E2t3`aAGrWilZ%S#AkPLasq}2yi z0e}MqV)&!L)%eASi@6=Y-!S#mBH4Nozm*Go1`50*rIm#g2)n0}-~uQp8v8W8qrhVR zDiMD!XZ`|YepgD17H3Yg3gxOQRkQ%1DF&IZ#V=G`hnM3wD5kIx=&yNQoru4b3w#X< zd~HfA4=E5hsX(+61*lsfleMDk>1EHLA&MXRUdTng1y6}R1H(P1Mf|^bAiqr*%h}Jr zUDqFLWxM)YBCoy{@x)ntnm=EjkEre zh<}zd{4z59N=l1`WC;61hDBzux<m6KEse#d(W9$jI&zb_KONdGOD z^Cy(^=aiNRDThZojXA1M(THAyifre$#m}nexk~>LMvWW^7G^MmZqMX3LeWsBOCmw;gIM-p$F;$c!(mFWDD}*(L zbDV)3XQs4dNRHIf$PwOigmc6)E`Sk_L_0XgtAsU&b6kKN7pAm|kQ~ttvpw@&aKLN( zxSXZ14JOJJS5Qm&Q< zv!=CGEqrN_aAN!fe3!7cAs;Ja;eH&0%$;ovL;%+sVKj2CyGRlS&5|JIIHtz=_VwZJ ziJqFC{vKMldeyK+JRAZD^RbCVpxDG6@4Blu08 zdB=(>1W)-EPQ&4#+gZK`zuYqqKbTE(3O+Y_V!V%TU#qSW#&z5ZxVB}Q{bYepRN)?% z?9fndpkP|3&_3C7x;7V2CcX({6Mifo9~sE?W_C6SYrq<`tkV`2KQk{UWm+RJp%d6Q z!t&pf8&3k(s8z76Gu9Z^w>A>FIVkU1Gp)10k?$22xfAQ0bpcVj+E#WO5mN*8E8IZU zYv$@k=nbr5ckar2zGFqX>=Q5Ksxi>F{0_?)nw#`S!95z1bA z=(cdLNm*fR^n|dUMFl<6!bK(qc{DBvM4+EBX5Ytzh<<=DQn8;?FUqT242mh~!bG0X{!1ccjSoHMuBHqQ7SQjx6$-@q!x zP6DpvA%^^B9MND3zf|IMgKY!BU!v)Ffb}*@E3@vy_5>YRk?(Yy);my2H6696#-Qfg za%2i_bP?9Otam4@cUt#@GLPZr9P7QlI|D;*qm)Vy;_6B3A*_kKepMoP*wU6*??>BZ zu&wO5B2k*6Yv;-`KWKdjlcn`x&#(A$Q8X~zU)!3?W0%3g(q*PoX@4Run5>V-t&dsQ z5R2g%0a-l)Gr=}%29Ge-CoLp>%CmCYpC82{%=!#$#mQ3gWKN%pTc5Q)4=7HW{VORp zaOIws^~Jb0)A|x@x=4f;k1X@$xHi@Limom6?)KU_IlrdLCmZ~hdZqO>{FZ8c9b;fW zPEmLUud{p9mmeJ+8(66{tZ!Q1vb6cuw{>l$YYpMTZhPBnTkE?P(0z}7Ny|8Oke%Vg zoUDotsZ8)F1Ra&6=Kq0(#`>Y}N4v+kB(@?H^e;?EVnH zAQ3@D5@nW_#_#WXxy&nJin6}4e#$G3txJAd=ldMZL;@qTyGA6EdcTzri3*C=iUdAG zPthuQPpP|&pq}PEdlQNy4R}8otf~? z;Y4ruEK01S?rE~LYIKjWk8|I^hZL&E@`Jg8NL()$c!_5E)uH2LFIZ4jVOdKIs9G*yao;Vgy98F-2X2FH<@c^`Q7H-%aO5haE z6v}X*8e5Y1l0A+RU}>=!zi@?|F~|?vrwsPcZKX{j(VNIw$h>cgiRFpA(vye&s zkukb}5ZA&w+gc&U=ZsDEhKYRQ6j{^h%JRej_V~i=)vq!ofmPT%Pa!sTdo!$t9A9E2 zrBx=*pmy9=o|6x5#WF*^x%0VR9ECu`V%cWjtoCTavZ2T0iLnHhZ316*Z5huG^lly< z9;Dk-Z9JY_aDyy%Gkb7g#1%z@o=;q`kjV|Yc2xP?Vz;d!q*KEzqsZq?NjzPc-zu9%266`sNl|ZTfzFTls3Isz0p;FJFC9~vhPf3Gf4d|R=*#t_oTF$r0zZ<$N^pB>OaW(4?*~S zDQy<%znk?x0M-Xn+UyX0Pvd=r^*;*XkEOIZr2iq-|8KA!NojLK^gXTjDc1iqgg=wg z=8^svS^x83eIcdIPuw}B>;)qB<=9uqRItyL_zL})5P?6JM*yn_d-i3j3m7~&80B~; z+l*`{OQzAVa+_^cHMSN;>emzBNNHClzA54wm+@_s@tu@*RpOgPE$3PIWmK5vPt#Zo8dW`%vejhFuk(9QS^j{?P zMLAezN?R79?;3-!SU&+_kwF#`Yl(v>w)0njttV~L)C)SnBY6q($r8R(M z49c~J*d>e+ruGPhJ?lJy?3;mA_eu!zry%91+%X);k8h?v%EU zST)Q#0ai~+YXVCf<+ka=iy};6tA>t;R}bcgu=OTR$@P~wjn_vw9aF5o71w%#!H`10H3h&460^Sn9$pRs6 zlE+%bCA`$adbi*WB&IMcRzh5z=fb+GHz&kxbUO7J;&x#^z?x6R+d3@&bi9wl)E%^n z#1Ep!Ir?m2T;K-3Qy3SSdLCvv`{71Da^p}(&DLsDV4k|dSrU0tXjLL!7#DX5?5kW6 zHkU*B#c00b)dH=6r20$a;w9o`*sE1C>P-q9FdaVETqq3lBe-})936^Zo-8*(h*!%O z8w6e;%W|z=hb0B~quZeNx>I`MqPe(ucD8-Ax(i>3*NZn;DEy7`sUWP9nB$AsTXI95 zg$b<|#G5SC^v(Dss7N@2o|iv53vBjWW3M4RYb#s8bAHx-2o`U%(Ej(~iSA@yOkmeX zK2M-^d-G?dHNA^%;@!fynY;Nt^qkYTDkdI~1hgI!#*;biVbaI$FKr3SPwNWt0qmSv z8G-lV4sj!Ym`)GkdE|Ch`Is=C#?&X|&Cs?5$J|G^!fjEKZrDt(w zc!%z}T;6Ad@jT{z4%Tn)#>o@^*t8a3z(R3sV4RMv@=DE?P|PMFz9jy~5?>Tw_Nc2w zQ+yR0kFv&e^tCXS9T@1&4qXu9>!`N)n)n7@Q)C$5!fT35;Uv@D4Cs4w3?I#v@5ArU zv`VzgR!o%r1Mx!~?-W1sl&um?fvpQ!wmjPDDf?$s_D{vnh4B(D=a&QpQGN+Q{6-jj zPFehpel@^B7p}eUu#4gX!XLyRsrrAyvzUWVrJCX|miQ}bY4CAp@pp13bUsx4Qy8!3 z(*KPe6KZbNX5D9o3*955V;4kHLxYH~C3RukD@BtLVZ4Q@s4(8flqrmNFclZpdg+jp zn2eK{j5oj`8}H`CN@2X0DeOmB@;DG%U~(#&BW5M13F9Fam@W)H>YJP?jE^vHw&%nx z9bQh(1vY5S6UN6`0yDHc%S)$Z~Sl=OiZP7PbS-)k)0N8)>d?V;1J>BhD5|Lz4BvWH}xtQh7Vjao6^CH5B(ULca2p>jE;;FaN_F)~vz2o!) ze)1CP?YJz(rRghqOFVgV@=3z#vi1_vTY>7fDdvKd)*_C`Z(6Xkw^#V9+_Q|>ExF8F zffL+t&7B{?BmQ7+2u^EdOSX_>TzD(vf#lOHz{2GJ26F+yx`Td3J1io6lrD+4y6@qp zxKl)~;-+|>h%9941tP+S>XI)Mk!zUuA}js?e7?1xtBFU@BpyLqsqydSB3>yXt628c zc#W2Gf31krG4CD`SEZV_o?>OCT|m8l0rWIIz2iO3G79u|?^Onm?+N%)p-u)dViHWRC# zSziI`t0`>@v2J44H^BO4O4|xn|e^f2`!5$R*>z>vk^UHz?w_DJ?@q40GZiL}ZkyKjH0RuFPMA^*mO<16mRf zXxj+pi> zrYc0_Hm0WFWo(I|B89igQcj!vXs_AHFzpRSuP?!l0W!WTr0GPVFQ{`u?nw2GgT`h z&tN$?@4#=Vqq)L}S%Ix%e0r@gA}ShCT19;Ye#rYEmy36!c|}vP9tqY3yhzOn*Ne!V zoNEhy1sW9au}s zVN6tzdxlPzh`fxG_8|%=kymo`poqMNDfozcm^vyVZ)B=lMBdC)Rz&`bsU8vG*M=%` zIHijjG{SEPRh$%&_prz*NLV=79xxW z8w(LegN=mjW!k{j7A#^5k{kpg@{PaDqt}AuqrO`(F;Nf-~YUnhgic5TScu>V9J~~CH;u0Sn`crXPM~yg6RHTLu5vjPuM`wLhT;iioT&uXmM`saL zT;d})ui_FPIeHbB_{i0(xWq@!Ud1Ioa`!4O@sXeBI8l)ra``GQ@sZP4afy%IzKTnH zZOw$zgkkQYxUkA zFV)K<_NytmUKR`cSrJ#Z_*<7nH@QWam2cCv=Z9qfSihSR^2&=3u}XJeRMAgYzTK+4 zuM)o)R=yL<-U0cZjR(4@e0L=t40lxCkKOvteE(2(Yc;xr*Or0Wk<7vIXsRRutk)?In7adGfNIp zi!bWIyKl&K7EF~6N9@ZN^2nrlXlQs$-WvqLDL9EghLeif5zZ5=%1)G+%?u3y3q8|g zuTF9RUrTF-R)+uOS_~g{!cLgB5kDVd+e2%XAug2D^vd^wHndIPw`rRte~Sunf1EEJ zx5)Y8xJ%9#$BlBnIPR76#c{iwFOECreDR&CT--C~r`Qv3iqmTp9=S@ z@PG;rs_>8s53BHq3XiJrm>a# z6+TIYPgdcrD!fgFx2y0eD#WdCvL3keO@_GfO@?<+I(`$yAuSolt#2}Xj^g8ZmW)4F z@t>#oID{qnFHrouRQN&_-mStHsqn=r#Px1c50|^i@a2mC3KhOmg|AZKt5t{#-K6|$ zRs3}-yhnwvS0V0elXAGNO@_FuO@_FsO@_FqO@?n(^0=c-#&JWN4DVC?x2y0SDtxC3 z-=#v_$|mLSS8?3PCgbl_@ds4+pb8&S;rmpGTiB%h`&Aq_u*vubRs2IL#HTBr@%B;p zg^x*p(L&#*gnSEqSyG1hETq)`l=3H^R^ew<_*oTxPKBRW;TKf+MHPNYh5w_%FRSn? zD*UPnzox>ktMD5t{H6-OrNVEk@H;B}t_r`W!tbl_2P*ub3V)=+AFJ>uD*UMm@$o}h z-=C`xA3l`vU#jp|D*Uwyf1|?Rs_=Iz{JjeQpu#_@@J}lIvkL#B!oRBUZz}w|3jd+P zf2#0bD*U$!|HC1D&X92Gx(W>yMpRg)!l(+%RcNX(rb2wYQ08N)5Faj-aiPMb3M*7t zslq8LtWqI%)TQ236;4y(6)K#r!Wk-@slr(*oUOt+Dx9mrc`BT*!YfsHl?u};T%f{* zDy&xFA{8!H;Sv=tRUtk;C~;q{LVS2o#+R#bg$l1#;Yt;*Qelk>YgJgM!qqBVqr$Z+ ztXE-!3L90pPK8Y>yiSGdRk%Tg8&#<0d%ao3TU6Mp!c8h{Q{iS6Zc*V@72@N8vcB6? zhz|$Kc)JQaRJcQhJ5{(#g}YU_M}?g#>{8)g74B2veia^2;XxH1QsH409#P>@6&_Pz zw+fG|Fss57D(q2VFNMbUaY15E@6(LR2T-evSUJ&Qs}&FG1x;(e=IZCL*W9l^`F{Or_v_E>xaR8R_v?4=Uw$7HB9#x~Z$i`mrKL>$l&Rlc`4AZ8 znvTDpseB*)UWJ^a+EV?w`t!g|Xbbe`>o33>45ew$)bG-?%7;Nmbxe>`0O~~(2lbNw zJE)gBpk7uA)XSexP_J-6y|NUjS4|w$q`L2OzV3Uq1L`%UK)rV2peEIQeo(J-K;2Uc z)a##6P;YQRy|EOid!JBHZ*oArxfH0kOdQmIO=k4@yYFodsQXHR!tWvz^;3@lsCPJ^ z-dPINyCx3m{{MSRy~hFd-cq0*m^i41{_mjP=YV>+6sY%49Mq(`?+ZRZ^#KRe2TOta z(8NJ~WHK$~2lY`0)W=GJ`uM~_Jq9iH2?x}FmjZ=f3?J9g_a$HV{XYlPCrg3C@0L#> zs82hfK2r)5enNc$L4D2v_4!huzA$l6lk!vk?)#zx>Pw|S;Wy=pw$xW9Gy43XzUqMb zS}9OppE#&VIZr>RZ#ba7Sqjv*CJt&+i@Y!UM&Gv`P~Ry9>bnyMH7P&!RUfGDIiS8@ z3e*oK4r)>!-4E)A4yYfM0`=pGgL({F>L(7UpOymkvnLeP&mB;|Cv?1__G7*FQq{J z^>GIEO&_SgIiUVt3e-O)4(eZ%nfv^p{_TMJPYF?1C#Q{}S3RG(1pe8l?zUv!(Qyoy#N`boK2?aIX0X3r(sF_bFs96rE*`+|unK-CP zjXr<(&2>P{D+Ox)#6eAJ^!Y(u>43Vb6sYusK^Y4tGxzyHRXd;-l>)VR!l3j?ZCU$4 zEpb3CEd^@X6AJ2T2h=sCKrNpzDC646blyvHIFl>zxzPdI-u%Gfm%Ir zP-`dAQu+lSsCoxfLn%;=69%PEX632h^S<$&5-3e>(Q6x4nP)PYi< z4nEGHKIUtwLk_6Jr9d5-Feu~LBs{w22i5I>I$jD?cEX@0H~K!|YpD|ssGd@wdY@2G zIR{iRaw z8edD@;DEZZ6sU`jGpMybP&YZCE|mgx^WzL^gAdd#4yY%U0`=qxgEA)d+}G*@b*lsF zwo;&OpD?J&J@;+$fqIGq>Zzqb;fA9L{^DRfV-l+bz0C*e4hPgTOM!aU#6dl0GN3m5 zK;7wpdTuFD&zm@?7fc3JyARY|4yYHF0(JLQhrd**t{nRnhPJ3G5$C2F;OQ90@oWKpl`qF%ES^}2mgSHV+n z=%UtGiCSx4)K&1*o4TmCtVCtn7nLJV4U}RkOBc1yO4R!6Dr$o+YNM5?P4-3QsQS_* zPwBg?9ag)n+2{N0cAi^vGE0y}y{mibJu6Rbvn?uT{ZzW-srPkJ+pR?HxW=LeOQLq_ zqCT(^_2G3D^^q>>V=GagTw_r~Bv0wPtQ}Untl8HhZ3cSIVoDaZOZU`nD^GoKjYSQU zJf-ilc3ADQX5Y}frk=W8617kF)K^xX`r5XroXtE(NTT-ZqQ0>b^{s7DIg2S-)B#=8 zcUGbfURP1y>!J=>i8^dsRL-hzq*Q%JbWuN8i8^XqRL-hT7WJbp>X?Z~s64=YjUY>UcSOpTUe>Q7zNc`H$W*%pAS3*R=cd(ciU}>%31ZvqV!$XPODwk>`Uu*MHR_OOih!juc#jA z#jFCoxNT86+7YWfB8e)Yiz;a)s?>EArSGzKTJ5rCAHcU;edTjfebXgRRnR?^WaX)f z_C;0BiKrQps4BXss#c<^*%y_gK%XUvs;-NwVI``jZBaQ3^v5JowRBOntwhziuA=l^ z)=sNk*6b{XYZ~aYB~R(QtesZ7tl6;;c17hV&>xpXHPWlEu~qdou`en|fj&rHg89B??Xnu^CfWLsVN`R68qC?QM&4 z=4hCCQu0&>T~tRaQE+yOO;0&<)cWR2qB`rMx>$+oYFkv!Uc6W&iRz|{>TV^f$8{Ce zQy10CN>uVS7PVONRBv5WA1hHQ*Hu(sT~w--sD9U2)GLyw`s<qDI*lm80s*l&WvEE^3UGsIk{o)Hq$#cq>s8uCb_XlBXu>q9$31 zy3@9(oCUfp>MmW>-BzORu`McRfi8=htc$wWO4NP!Mdc{ar8kV6_v@k_uoCs)H5Ro) zim55OsHs+>9=gV&q}QID59^|)S&4e&8jCt1d1|^YYKE1lnb%m<&ypy8Kf2RuKRP?- z&gP9n&gSSRB~i0=Pd#qssX5nJ)G0~STwT;WD^X8eV^P0KqMp=6&9@S@;2MiMEs1(c z7q!qz)S_!F>NiQ$VqMhJR-%?%V^L=$QP1e2mRgB=_8N=&LlU)27xkQ#sO8sH)bqNi z7pz3Rc#TD!lRULT7q!w#6dbmBO*>Cn)JwXkm#sv-a$QBO)+4V0)Q98$y%KvI(mRa);nfy3EJMvx=`XTN@gvy@n#s`D6W z1yt-LBaZ{jJ}~$oho7A%138HDe#7}CdH$0soxcFd8Rzc-lKOCN5<595I;qfl=bx+L zS7;&g`BUgBqx~uarz|mTKzZKzR|sXr_0E5AVHjmAaJ&EDrU2z7=j9N}LhD`5S97e= z<#I)ZP*z;;^4e7CiiS$jRKkBi!Cf&pWqcTv2{>i0Fer1o@&pPV49tp^*1HPgoFRef z%F9X)j#pjzgun!|4-Cu?g-miNZa0U*dJaXz9124YMR*P+aJQ7kGYAPW7tbINV(=eK zbQu%T6>!c_xA1`AZYe8@hR|@8P{+Dxbk{eO+1Sve;U29 zxn1m7Jmz_~iye%|8mrq?6*6=B8?>tuFH)Qn68a#C5B`xAt(HmA>f!l@7Ol2kA5zh3 z>qWc81-*x%Xca3#(VF5}gchwqAPcvvA@d$DS|d1B)2S7y0c6$?{u=QjHFGr&WH_Fv z@c#*kPl61oi$>At^{x(hwr%_=b&tk7%fUga%%kzH7Osvw+jv(?mMyonf?uqj;$5xb zR}}x%27X0zQ8XIhK35C)YYBg?;IB3Owc!Fg;St&m7Zw_!otZzh2<^-%ySsV>;wKff zFg0F(nb*7e;yFx&0be8_{GZWbtS_uS0I*p^2`%m0P#U$A0+cZ z0v1oHc-aQvB5ajypeqdzpusq4NC4?2bL%B@`%4xGAh8@!h9Rz@A&s$Or6TKH!)<2B z8=k*0Rt~t*-z>GpI4qDcYlK>Zgp5bHMnc6JCKax+_;@Rg+5jGhdwwFW*^cMQd&n%} zE!UkmqogM|iy+&PLcQg>+g_pWaZL_*1P-U>tY9oWKI|u)4ulV9kI*&4H4`D6j@VefXU-4NL?t?b+>(L7-J+#@(EhI3vAUc`4j~& zve|B8YS*aM$N z!3XVue?!5C?19gq;3M|HzoX!z_P}RR@G*PfKTz;-d*E{@_=G+1pD6gGJ@9!He99j9 zFBE**9{2(ZK4TC3Hwr#$4}1{?pR))42L+$E2fl=YFW3WLM!^?tffa&+FWCbt7&wa9 z13OT#!yed)f?f8&E)*PX4;+Pp-S)uIDA;QctfJspdtf&Tj<*N)pkSXpuongAvImYq z!FlX~V^MHEd*C<}T)-YU9t9V)2Tnl2h3$cTD7dISa3TsWZV#Lb1(&o3&W(ag+XLr8 z!Da1%^P=GL_Q3g2aFRW6eiU5E9=HGsu3`^NQE)YT;DRW)hCOg06kN+5xG)N?V-H*e z1=q6&E{cNd+XELv!42(!i=*Ji_P`}j@U8a1B~frQd*D(ixP?7%X%yVb9=Hq&ZetHz z76rGn2QG(#JJZ2) ztD@jkd*Es)xW7Gcbrd|%9=HYyPPYfHiGl~&1J^>qL+pWTqu^ooz;#e?hCOgy6g=D> zxE=}~X%Bo03Lb3_TptCGwFhp1g2&qfH$=e`?SUJi;5+Ss8>8U6?SY%1;K}yDx1!+t z?17u2;0Nr1o1x$-_Q1_i@I&^%El}_@d*GHRc)C4sD-=A_9=J6Mo@Ec*1_jTy2X2dk z=hy?cL&5Xxf!m|tC+&edpx_1ez#UQWLVMs&D0s0waAy>}#2&Z{3SMdt+!X~cvj^^m zf|uI^cSpf5*aP=K!7J>6d!pb~_Q1VR@XPkV$tZZWJ#cRn{F*&*9~AtCJ#Y#NUTY8B z7X`m%51fjEv+RNUq2TrQ!2MD1Mtk4^D0s6y@IVy&wmonf3f^iDoQ{Iuvj@Hn1;1|( zJO~Bvumz6ViSJ`tkn?>^Q6J!x3&WuN5T{%m2IWUM<&rQcKgKDShC%rWPPr@$%1?31 zM$tx;FPb0LAe*Fd?O6XFLBDX zVNmYFDc=f%@++J&D-6o7amw{!Q0~VmH-ys@3WM?pPWed~lt18Xd3hC%rgPPs1(%HufY*I`ipA5QsA7?dY)$^&6g{)|%|41@9{PI)K{%3pBGBVkaU z!YPl2LHR3Ac`OXd(>UevFerb+DNlq!c?PFE83yI=IOVA@D9_@Qr^BH91E)L_2IV=N z@@yECf8vzq!k|2lQ=Sil@-Lk7LKu`6aLS8eQ2vcmUJ8TqB1#!W!l3*Ir*wotc?qX< zg+X~4r;N@yWi-Jl-CC_ zDf5Lv>BcDwghA=SDGP={>BT7vhd~*GQx*+_G8U&S9tLF`PFXSx%6OczbQqKgIAz%| zD1A6(`7kIGamu7HD0AVImBOIRjZ;<$gE9|JSuG68yf|fzFevlkl(oX3%#Tyn34^i# zPFXJuN{Um~4}-EGPT4RF%0f70<1i=-u zgh5#Xr)(DnWl5Z}Ll~5$aLP_$P?p9iyM#em2B+*624z{CvPT${<#5VgVNjOGDSL-O zSpla^34<~Tr%VllvLa5|KMcxBIOV`FC@bTX>0wY-!6^rYL0J{291;d)HJox-7?jm< z%8W25Yv7c_!=S8*Q;rOSvKCG`ItkWoDv3QW1RA#Fesbgl+(hXycMUM9tLGooN{Iu zl+AF;Sz%B%$0=urLD>SQoD&9ROPq3E7?iDW$|u91Y>iVc2!pZ>PPs4)%CZsghAOEr(6*RWfz=sRTz|Aamts&pzMZI zt`38;J5Kpp7?eG5$~VHG?1@vZ4TG{5PWe_Cl*u?{Rv47Mamw{!Q1-zoH-Uk| zgR(D9`F0qTsW|1*&nBTKMcwNIOUF zTm*u?s2Uye26ssm+$?%<;N!Mp&clp3mktH{Kb9Lk1imlaGWvEz{vAe=vY{jZZjFLR z7{TRHa2r(qC?hy26fDSZi;|2nl2o!JX@`=GGm=!XBx#S5OfZsEvn1(&l1ws^)UYJ! zh?3l8B&lUd(g`KG$4FAglB6>lANLwb>V=X(aCJcy+;0Te4+RVH(G?|m&`8qIlB642 zjHyPF#-SuojP59ye{@^?xb>|lxCaV;#F%q46xf}b;jQ&Dg_3Vz-Q?vH|RL%}Z^!2?n7 zAQZgP2u?@AgHiBHM(`jMJOl;5VgwIC!9!8-t48oJ6g&(CzitF)py1n4@ERj{I10`{ z!EYMDBT?`jC^*vy9*u&Bqu_N$@K_W)0tIg{g2$uaktleR5j+tEk3zv)jNm&_@MskL zjuCt}3Lb-k-!+0Kqu{Y9c$*P?9||6ag0~yN51`=jD0rt4JOu?$K*1jx!4IL}i75DE zBX}ALo`ixwHG-$3;5$+9=SJ{M6nqy7-faZWLcw>V;5|n0Y!rMC3jWdvo`ZrXqu{TM z;CU$cUKG6F2!0X;--m*~HG&tQ;QLYVcSi6+6#M`R{@w^)jDjCT!H13DB`A0b3jVt@EId`H41(dE%R9;_%#$f8wH;;f-_O@<0$yNJ@8xrn7|H0KsZ@FoG8&Pl@BX}DM-h_hN8NuJ6;LRx5c-pP8Q2tF1H_BC~Wt0sqx7+Go`1DGJ^zx$e!#%c-zPPG9h zxm@?V9teO3!vVzXnBL+^eLB47KNdA1X%ng2CuyBJFw=Ek#ceA|bj5A&tbyk)E|Q-V z){jb!BhHH?ze*e}R5e|E?jq_f9yl~Lmus47mT+(?%d$Gl^0rLZ!&fcK$4s+?qg7d! zwOE#eGF`K-PL@8Z4pxWwA0Rs`6EAVYX{))Dvee;g)iImYaeZ>D;}gkezP9VsNm=SW zTh)8PzE+)*rB37jIXz3A4XIN*R?1SJT(2&uZ?>Wq+aim zWF(SR<~lYTlCCySy2X%mx_QzSQc~Yw^ORfHs@n@?sUKviA43^Gm2inD>{h=8n@U~<+X1jevqqr~bsmA9g#8-E z4xQ%*0(%_lP@fMBK4?kb>4(a91TgEO=vwt?64Z!mi#oH9vtswH>ai^KM3(xCvCs3X z^q)>m)q`+)Hv4~6{T_blIUOWEFtD6XX>C^B3vD(RA+DtmCd1+Hv{?VUtlI7GkXmcE zf8gzQrcBnyJU}>^-fsWQR=fQxTkUpNB3WauLu$8>bgp?)e^=wCZr*wPP2EE0;h`Qw z=W$7LMIy1=u6FrGno4jJ^HvVp519g0sg*<0{pLxbX50?=lRCd$iHgG%BFl0|%OzKe zn*xop6l$LIcbS!(G)?LzEKuuvsh3rh+fBVfMa9q-(sWBMMWWfJmf?e#FeJs@#kdm6fIOxo67KV$5$pW$n zu5Xg}$xbyxsi(A6I;a_r!;UkKKhz8-btXA0!}SB_e&+$WUU0>@;~-Za@e9k@fHYJ?($_5W2;Or+(s#|1@(Fnq$pd$@8Kf$?l{AOzBV-|Y zTI(svU2H<0U+yVe@}9AbJlFPjp=J~C&e@oNLrZ7fqRq><749+I15CRPHfxi*jx@aM(C2uAq(UZ=9p(z8 zb_>%;trr<$)r){2X*vjn{M$SWsf9z*v*t;qITIvZY??GM9Sq!_xQF4lCu};%J*Ul% zGtk*_$QsPvM5VE5)~eBG+7x;?I)zq^GfW`2J9&nrb|=q}w4AAAcFPj%Iw9#q^Q0r* zfPuY;Qc0-_lh4*lZ>29>Usg6LZ^I^F=Q3H5gDI#!B`X%j{8QB5<7!Vqg)w9=A46u7cyN8R zdn6k}l)^BEjACPm(ig^y(QFJ+TEciShK(W0+h7~Z#t>x{*v7Fj#4!SFv!V=aOl_#{YgkL6MIX~xN>CasY%LRH^J|%|b0tm~ecvvpf!ZLa}OpD;g#`&X3 z<$mpJXX-h3XsCVd>t~u=4z;hXrd|9tA`lCULt`O$2O;0bEWsxu_X~YkHDSVXpQyAF!4~@BbnUSS#6p z1y2hLyI1i6Yd6fTUIJSb*#vW|m%-*zlEC%~*i;9zf1C!j8zUE|7SNe@_w0TN4St5^-CFEJHPvDa!^6ZuS1R?hP`-5Pz z1h{DTI}ig-G7DmFE5rbsEDwwiv38F@Og6sYWuPy1(&jH_U=5@fAYP2V~?oZH3537FzW)2O_?(9u zd&01bhZ}psup4Yqggs&S0&MI)t&Sdob<9F=PtHTouSg5Qy?O|KDTd%)2*EFT2<~%# z<=^-dH4pl0=p`M0LHP08$hGbRLTnujjjiA`%=o-jTmCx=f6|;ku^Gvz?iR4G~=3wOjZK8VIbfP*_C_3z0LG}$Cv|2Z0OP2EbGbHa}DweO= zX%*yliFpU-p5U3?<_td@x}$@>hSrJo9c>4FwIO9-Bb)oTHPDKEq!=j)<4+6Hlk|q` z0rCqu4RhH1N_nLsT-z!sN;9gzw?f~H+1A@c}Lz1I`ThwM}8V?=fI|tZ@~5^*rJt+ zU^@>skCGQ`e}T=d^aI-ku*E2?!S*-UyvlE2y9l;8wqZ0!w~Es~3kHPh1X$98W@ahMYt8w^2e;tLu-PXT*_%ArK1ifL~s&#@q>`Lh+(znl{oK0F2S;bZ1j_b*z}0t+0T!uSG5aQiOA zNEG*8U=Ne0D87e@BRnOuJmnyaAm}Ujnn;V>pnsidQ9ViG%oCED-?F%k0}7kg(`*NI!k#*Sq9fF%4Z5&fce!y98Oqp z8R59k@gQ6mI$mP7wo=sd#Zv>Rc3;% z8rY&0Sflb(2b)KMH7ZXHu(=&hu+;=xjPeWEYJtt`co1y0!4~JZ18jA`7VB6Iwz^qu_q&cYU4fpG8yk1=qm(w!4!clV67n`Wh@Rx3(NPea2Ve=xxII8S@6R^YDR z{~A)>wVp0e`ff>uHhKmTlI0m{oeRmUV8!U@PVM2M-XYm+9df1w8$z!ss35g974XX>GAHQq zGC2@0ZM1mt+$nVc$9$tq{cGrz?v{a;Tgs$LJZAA^81I&jC6Yy!vVv<5kkot^oV<4w zlA6!_R4hD>@kqA{5C038{_tp{RgBWcGtn3x6M1;tqg4#rG2L(0F$uZY>6jkKdB-H? zL_H7c9n%!CV|oxerYXEUQ?>Fa_XGm1wH|2Gq#+l)f+zH!pW_UPv!eTFzJQF&R?KnGO z`FKR?EFtMbHscJEPBBf2_Gc%q7-uI;;%uHV&fsYTOiZ58>IIFnr_AC^$i+^aEzEhG zi8)cvB0bI)i*dFH;%qT5&(m6Yl+b~5snjik+Q};h+DReM#DQ~(G0>Lqig`|}7&OpcGz&B#7dwHrBIki7 z=0rU!^*~!C2HHvpv{k%3FKP2cC5FVXr;cO_%#-#u|RYq(V=Q?!8$ewoZXGjWL=`sf2|m|7xi{d+Wqwb7;Zr47p0Rk$ zYw5}}mh&E|^MRy~nbw!O1$X-y!R^a*w=eVTGP->icl#dH?Oz()zCXn6XM8oS+%BrH z;r4HIw@(hZ9d5Fd&kF9*dsNcK^R3Z6-*WdH(1jV+NO&|J zGV4*rTx_h79L{-RJ`e-#~l3LO0_FVAVcJof}58t(a6mn_`b zgmkm#eO7mIxS!7pe%9}KNNdk;MnC_?b)D69VSYYu=4UY%8-D&P=YAG*qMi%7pZ^y9 zd;$FYH!sgct^ZPTfuGqFVFtMM66?R<%BBeXu`-NLNm*VZ%`q=nz06^lDR><=W(pTV zX9}H3f08E86w-1$Q@FsZn#~l_NVM0rypw43P9pbC9@IPeFM6gGMXzMuiIQw;S^34?da7`+413=?~4<|wJK;hnNxcquAj19U*Gpn)oIEzCQ7 zZw1ji-il~1t|amz$NF*pX3Rgz6s53_GC?6L>GY%FjU-0j%1>WKqOT@Af>84M%9{Ir zHZCNuAfy#0q`H}qnv#&(q7dpUpKT%ZNpL#2#m z{~z4WV|dJ_lo7%+S?_X_&AQyW`dF9--=JVRD<@SHy;H_F#MC?9kgt4-xmWhq3yhDI zy|)PCBba?)U~$t(udXG5xEbq@n{i0sU0e^ z4-$D>SJb~p$L!GgLb=C{EB~Y*qa>2TW77P|ZVE>bT z+ok*Y-fK~+d! ze*PKd>TRD({2DaM)km+nUtnI#%D7E?X5{S)wWIHY@WRJ0^rt(@v%V&#%`xy4(K|o} zq?!Z74GTb>Vww_L-UI;K6=u~ipA{PBHmr6AT6iH{@`Css4dpo-UKk>J;W>*gSX$); zYV##D)C2x3op>mi&i*Xx-91dIO#uXuyG6Qh73S@0AL4|CI|gpf2N35ps9L+ z9wXr>fG(z;irnxvSiKJ~EUM_^)dq247~8d?hzFXW-OnQ33nmTkY13+5%Byu* zmiIZSTA#dX)w)@#*5!J&K5td6FI=fWE3RCimDi|1TcrZ6(hKyGRe@gC3uL%0S}m!3 zO^msNIheBgU##%opM~BQ!54!2xgOx(^j0Q6L-HyfLMD9&4^-I4rPq1aB(3+ZgTD>% zw>b&Ed|i&sRo=<+ZriHP$&5}A)I^~bDyq{)94}$;tVy*W}W?1X}8j2B><^49x z`+b)8NFcU-rG15iBdhnvpt*oxKEBocU}p3%_E;y&d(uzk&n3VX^pHkS*2lhx8W^#? zzrvzfX7nA|At>)F6hbf}q(HvnAtg$ZfO?6NeC+!Mnjn9PMuqT2htO5>Q30pZRr2K( z%znBtA#^@>2wxRn5do<4Rgtps^NkDTyETNb8eZILNO32G@IfX17Q$G=R}fQJ!Y7=I68tc5eyLKyGD82<=itb>=j4pQoSvJ-Xn_`RzZCH}CzH$+lsGpaA)^jfVi z$@Kf|{t!A}XstH%u@84>I&{8bT?m_5amxvXw|}NJ)}nCSH4I>Tlu_~)G_1sl!%q9~hY-hoXdgZefqyK) zt#4{z?+Q}&pJt0;CZgfH0FB3X`1 z-G8zVe*qcJ{?9&q1(N&E{+qN5S>B78#rkUe&u4nqBq6F_MuTUdR%*2NTjr*dXY;iROu zVha0VnbGG0|HYu0(dSWx8!UF->k5mC3X3y^aGV)as0I|e*)Oip!xg%z2NZS`6sk;N zrOcR;OjAis;f26|`4wJd3S&xV#gtt{x?t|yV(|{2F1EZV7Wlj?Nl_*$I2{Q70+H+_ zA667^peQly7cWXIFG>uJg;X7cqIg+RDrUx1V&W@lMY$CCFJ2UtBxzrt;79vBxjv=} zjnkh$$JFQFq+rL<316QGJ_01~`kKL117Cwz;gwbRrV~Gd2Y9Q|1c8@-xkBWPsc8tw zcYVW5sXfg9wL<`tEdauzET}GFnvy>`$W-CzC(jp}Yxto+P=vZPQ7A$#n#+Gw5bm07 zzUHQxsBrk*_S`YIWW_YhifIJD;mp0jnRTi4bJN^xA3#hKnp?;%56vUz7E?1yEYmj2 zUGs9vzNW%rn#n26KW!b;5~`rJVWavstGB9H;Oh^M$u>T`d@X!&V=o?8c+U&yThE#S`$zT;x}g7|ieuM4n z3kkf1X<-BJB`9eRu`YIAS$#A#bm&8h&>}pGUbKjiMNwMRkcCv$AMz=vNrb_t2V#1Q zVm`EZj33h{Q+4~56r;tslD@QNh#8u+F=i|w zYhxy5#oUt>^WfH)sT*RZDP(KR^o=od3E2=c-$7tcj2``;iH{K=`e9=+#<|#xb1A~P z%gE`OhH*Y`#<>#V{KClTo{e#?HsgeiZy{yhYvlCYiE(C{al!`45YBx@PWMKP^KCQE z_YlsnjhvpP80Sti&W{n!Z$da*W1PFpIQJr)2V_o+?>m7n8B1_jOaKwy5=(SUNF+u0 z2}IQqUp#bof#r&rHW=S2fiD>{y&FsPyO2oA^iL$yW3nrNb2`R((S#GeJr^2U$Bmrs z%?M{~lo=;H$PEeC6Gl$YGK>?xLW*`NvGBdS5YCe_C&rgg;KRZo7WRMZ8KMb_iV2dk zVvA$hz&>f6MXa*e3W)5pvTWe2h;ddkzUBfS>b=%i zO3?mF2|9}jVAQDKpUlFM$lKXS{T0T6qm(-DSh}3Qr==ZL*aAVz^7zk@MakX z_74ifEiiO2W$-qXQ?jSZCc`-U@SLFECw3%I%qqOl?6?NgLPy&!bhPb4^9+$fN82uR zG=K1Ir_j+pW1(yM3k@HRHZ8Q9FD&5na!tE^^-aAm*R-2uh!omwv6o7&X}9e{yA6fr zGp*pwh2piSRQIe*HO@boD?v-J$y{t#T0)r2m82#4WG?W{W&ME0QnVCL-JO;aQkSNs z{i)G|O_W%x{Xg)Eo^<>jq&7czjvW{;9e=09THS4_v&BXf>$}Um8kvk#DYeyCo7e$( z`fVI2Ha}y=-7iy3@O!!pEyI1+la>*DSC*FbPn+5I(LsdqGww>fh4%s{y_KWoICC;B zCoq?%<%7(k-guw+9zeFGHdwNF{uBjoBW{wZCi2cL@CB)jvHe0``GHqyf+|ufx#iQ^%&1Qag~+bImM2|#^Q0pK*{dHVkd=;>G1lFu*ZvY-Nnkv zIfa-h=c{b0%-c{`R?ff%G^g0F%pXYBo%Duosn`yl*H6;Tx}qgPJJ zw$b5n9y={lEyOx0HqnPG45YzosA}=XSL}31&AygwK$s6EvD0PlYNn#(t-4ix7GLXy zPw>XF^C1i>%#U_6s%T+bg~d83Qvuyuta$vIQq^LKSUQ#wQua1g5j#!tn$^4W?h#T_ z{+T_z)?@nUky_OdsW1Xzp-?T`p-|0YULjXPHU3^Hu2c?%YF7vad91DGGq2p($3$OM zvswdVmHW7~ey3Eon8)zde`JUQ%5%D$n zUOPNJ7atXR<4}V?^u{rM@zUXnN)3ydw6wqpDQ`7ZFMU`YQd+!!xK3ORu*1oW z)migO9*GY1NX;vHL=KsnwmnkQwnu8(_DBt1D^o9XkHFc2v5(7jSj(bWn#D;itEhz_ z56z>isV<%e;`v$@y`_9>Q_I4W(n)SgEsLdm^-D3fYFXS^$$fP#s|b-MqBSjQ$K4OS z24f4XkyoG<_(XUvtsqQ*0xj;S|hc6$<{T3^bWOs{Y^2fcQDp^ zZHsRlnALi1pT$vo;z2M`3%QOH=<_uB=ft(^&sX8UxSp#cHc>OQWjF81^PJ9vy+IcAIHz za3ziI(5XrTdm7=JJ;7VQ23Pi@&$P1ruc(+65blG0NNqQ?rxJ1%WHz)R)3m-DUCEa| zq{187lPQX9WFZnhcm%!AR`pnxdLk=!_14(evSQc3S{XPgckG+m?vY@6h;*EApl15ssKna@4e)5^l!qYABJoO^^0M2)XB5Fx?P*!Dow*m59Z zV}ZPbMQLntk`wRGg=-O(_GwNANxL^`d6pb zd8RvPbs^Ilw1&0@?*1jPY6H(`f>GPTVvUe3;PIt11H$eCUJHxcLv}J2UmP@WcQUOW zc}1v&)y}#Vx~E!*)#Lt+d#Wa_$vyP}ttoh_7Omy?lztkQ2R84p2U=qS+Y;1!wyM*! zVn2qySDN&+7fKyli4>+?nt<9bJDXlFyvkt8zhMjwksRu+Qt@sBNa7Vgl>2=!5D8rqKtw*-8 zSo*-1rrX$Fk8EQR*>cy^<_hbPp-a?CNYC0==z?<_%LQjZd@j~Un?y3r zv^mPXWgCkX7y0HFNMA4|WzRQ_O922_ZwlaJ5_0bXpm$6`@+=6Ft~5<5uK~5O`qX!@ z(`h3HD0@%@V?te8m$#GMw64%j>d|_ce#&SQ^d#r_=dfb^uKW46oG(P9!Om#L%0oIn_KJ0fLjKpXHf{X!cEWok$p8fx_v zkAX(C5l?-ZHWE@drj3mr(7U=$NS;k-6V7smHW65ErMHTCp391b1F0eIn$o5`_20Cq zkh&RdCZ=X_r{~$(mjvM>)E%3qz!pDY$mnLdwL(srXc~*L|LA#klehn|_~h!F)8<_L zW!hX&--5P~)yFw>re5OLBB1T@eK4UBpKNhY0MX%5qj~-RYJ77@vTvNJhveQT*=PRDk{`Oonzp=pmYhglF=dyh z0g&`*)1cIB2Jx}eW?S<4GXa`FN zCX(OHWo#9r5fp!Fnp7UQA?e4aN%`O!;%bGp8+`V{hbd$gFgZ~%f5y!=Mrq%oHUn%fmJVNQ*NA ze05AqBF}XO_$r#FlxuE)#a;>huEU_Bohi3bg~g*t>Ene1ES5C53fN8|@8lX_@vc+I z@$kw3i!Zm!Q?mgUlNR|I_W*w2BObwOaC$Sqmj~RX@73n*yd&+%Tdt3G6k2X4+9|Z1 z|oye93+h3QVabAC#@3;aE356;g{kAbDY;O$(R)mlh!hL(nu zq$lmkb1Fo83OV(ny+pSaWo=j=Zqp6#Wx?|sXy@$4nYFNhql6o09eA5Dh+-cH;0IR* z4l)9v3X*9u7haqu3&MNT-hyx#rsGQSQ49cmXdezJL;DDT6q+If+#R83G_H{i_6;`e zEqFhl8(Xy-?7PDhC9jYTwrH>Xba;p(cy(9m!3JADzJjWV+M>>cr)>J}TzH(tc;x5# zKw~vs&=#RpSV=OzJ*)uMd^R9YH3nPU6U!?OgT*Kf+)4GNeR{xSfq>>(EYg1@qZFK`Ci;1G+)w)|Muh0z+(vzz|~y#J&g}1$?dWN2k=m+ zLI((;Fpv&JLZNsd3%$!4=BsU5y4dMLGWP9xd5lP-X*}O*G)>4iou^xQcLSb!C>_dE zH>5*_)Whg7LuzST$q1kMi^KAaZG_K!i;pnx7-76Ig;L*6Z|BMy)7u4Q88pLCYFJW% z)OXN3c1ab)+VQfCp<{UJ4s?u=dMq7lQ0FhpI697}?nK84smIgt{?z!b=_srDAZ(HYk4~Ty zIByp^LExQ8CmK{pJ{o25nz|erqpW(Z;EZ$>;>}4E?#1BNy&Ih*D7%y1Y4B!GUXHuy zT|9L%y-P@aH@(|X4!<|=q4)6Aeds+x>dADnl{ZIU*_-#$dpU1kdauBHAHC0@Lh|Nl zdp;U%^ik|ke#;lvFKJ_3=$i=RjkkR8po+b?z>|l*iEyVed7PgeLgapWKQGkn^nRgG z56}mAp*$Pl3n`#rM959&WCJDS4TqKk;e+%+PB?}>C=gDe@a@c#5x*X}7KV z?-!=hshn{fohmRsL?7}qqThBKTIFyyc6id0`D|B%}nWS7L1u{F?a&R zd=LktOK`F=)uMa>9gomQxQ@H%BZ7|Ubh=gfrdn)~4e-vOGdS-(bcVn?lg`A;H`QVj zAY+7>k;-NM1q7B_UXq-eXmP}KU#{@~U>1<6Bd%znv zSD%MWLppOeQbLbqA23px%I+v%LPv;8h=Fxejd?Gu=qz`AAbepU&r0i|BlTY5`pkq|#|-h%|AF1D=O( zAc&rS)MBrF!1HAx^JUEQPtm7%=F90*LgowU!k{Z4=?l7mS$xS&^gO3oL>FP7k@r&v#46ew2E6+sG~)k?aO zr`t$Z3h7qSRl#(6R!`try+mK)6r1Tw0>#VpWlj;=E~IbRamBFX+wY)P=qsG+ZTgBp zwVJLDQt4{ui)x^DcyV5(uX2K|^i_f2HToJS&=2*9gJ(bxny=H>dFt)-bs_Z|^bJGm z55x*zWbs&EU6HA>4`~7S8oGvae?->^+-vDtk$YxVK*^i*O`iG_`lgWjE&7%rwWMUR z#a$;;0w2lBQimHpQKLM~@3!!ORe#S^s{kra+Qzbk&$Ubt@L+@;s1qE(msp))AuTE| zvD#?@`m2Q~dFDz=;82^Ol4ooydFBdAYCs|T1t*MOgv{=qH9jNv4hkmU7n1xrL-JtS zZ~STDqj74jq@ej=&|C++!Vczy7|W!YJZcWnOd)ErXqFf?+7UK!M_5g9+&a3B4v!0^w z2&`M_)*ve{Kz*TN&IBu_A(RU$Sv>h-yI{O<=uNO;uCw?s zm3+s%&ezDI<}%f0K)oQ?OyJu#hG%^nd~rY!n7ptD=-OQ$JQn0>SxajnnBfRqM#0Rj zpqPP{ww-Qg)f691w+q#@gYJ;4i5(WTEGu4R1?Iu9lkVg=58Wx?KA;~2LrQeaHp}Ab zf%+l+kh8|n4+Ykb=tn_T9;j`&hL7pTJaruXSV;W|{Y2D0Dk~12R(RP+EcN}{Z3oSE z%b*cUx!q#FMeH`ry>6iU*gktJLsuCGYtFi!B74OFJ5|h`?w$cpJc+8v^>HT-)C z{olVZ{yQAK%{KGMKHPI9AC>|{8LLY%|klDd^Vpj&i2+_#C2_lVvhqL`k!C{N$BX7VtZ1IAG zJP|r+U*1*L$JZkZ}J&$NPF*_U%zl-LH zGu0m8N3Z#78kuS@KB3!9ck_uuWx89KIDA3B5GD@sRrwu8e0697HANXGEG7=Z)5#NJ z%Lq)q_Ru{%-`aGKkndi)SI!qE!SQvo;_E}s4do3PKU?(5o+Q0f{8`*4%m?|@`d`v7 zdESlbmqOnA=sq;>CXjbio$sW$f*RoaihjlUn$xcYzOU)mB3~;LAD*&Uc#)g!DSO^N zg?M{E-Om-aq5B1e-_UPlh0NRSvf|q_Z|f!g74hJ=^jpr?k$x-i9iRtLzD~f`#n(h? zfu}9{HKF=W^N}ie%f)VrzoXyr%)8O=gv<}pgJ|YGq2UDvD7{F(iA4$oI#3NKk?K9 z=}$uHHi75C+G>0*Wb(__0RNYo_Y}dSx9}7o;0L3 zsJPvPTs zsZZ0>VrsU5Pp`#4ku5O4(cd`B9rQPWa+B$m>Tk| zspolKY*B%3@ele3XBkcZ5LnL9bAA?WV@3QJp68$RPo8=l{ZmMNo}M@48SL8sLVWud z{fo0qpnnN07w82;o)dYVf78Et>O1M*Lh6h3q9M9|EUtb~bQ-v7v4f^-*&^iT-0vLs}-OqkWd=9WU3<@4#3IOMX ze{*u&6!uHPxxfPbrTk4Cy`C?MI{ZB+@I?V8it|0heo1`MV1bDb`OfB#%I{V)@~7t?mw%#~QJ{2z+6C&tb#j5n3e17)_XSQD_+8DQx6`}ny=q3O zI;C2dY6sUrr6!cRQ_U#7tn`}FZ^89KnV2&1YDP6@wLI1Gs~OeL)lh4A)r@-g*PB!C z2{og^j0TGvJOkHD4HFvXQZpKrZ*)tehH6IR35};Uo}p$meWvMaP1mRy&7N)cMzc57 zjOOE-Kh*pYxIWi>ZSzdH{?z<@^S{-M7I|BgZBYTPds-ZA@spa-vU|%xEr-JO!Itw{ z&Q~*9J=yBTR;%FpUaLK=_Nf`|CbxU69h9TJw|$}ZMd3QB{q**a!u6~6$J_s`W^`!U zp<9QZaJ|qmrX%R@Sg~Wnj!o2zPCs=z-wE>TT%dD>&Xv@RuBE!x>RK1BPj_A275v!s zQn!R|P>ybux;5%{D_m2$-O+6%T+eoo>JI+wUb1`5?seeWrF&ZUL2%vLeRuc0a6Q%i zau0`^(W7vW$~~&Vb$pM9drVg|ddBxG*0UsB8}{tjvkP1^dfwCXKDfTub5BnwN3W-P zt?Km(T#xtqtJg&}Be{NZ`{Yh=otON4@(MMhcfsBjdsl($*xplnPg67cbm-Hs&p^0- z-{*86sK1o5DRooo!?jb&fRuE&&P`dK@*-Rhr2LX{TFvO&r*B5z5pZ4BcTHcY&%Ph@ z-QV|snvoilS~#^BTzjPsP0fJop46kM;P=$O`^EN4P&4{9?$^0rH@FVzH>uyzg(_ zZ4_MBq`jB69j-^y{zyBoW~3KRubd8kN*|j(H66;8zCQiK^iSY=Ed9^)3u?xo#|AAO z^c-Bb585|qznU?)(BMjgtHQPI;FQ7r)Qll{hm;)x@iOG_kTXO6P%}mq993}?_-WL< zQO}P8zm1L`U2HV?eRTiPqeer!7(>P+j>!YpE@RThK)sFmbj-mqht-U+rN-783p&R> zGxoKy5T|259(!Qy_iDztCgZw{>kiiuxAY8YP+cyq$jQf4OYrLvvjDKwW((#~g z{HF1rjQ?ECn4nC^H6brtt4_FeLUXuIm@sVu#Q%inC%iRb9bEr!!i5R{s2LOUPb@#N zB3%1T9650eTpyjdWa6`M{c7ULiNC5DlM*JCo>UI5116211b&_L)TGsuURN`SGhrhk zX9_Fo0>vIo^5h_QQ9(}e(V7Zy0}Ey5 z45b*!mqR(Cq;NRIm>5h7grP=M6fO^Iki5#kS%T}k<1*!8t(je(@79;ikhdLxJ8;^D$|71L%=8 zl_8C95KWpcb}N4)X>zFkNffL~+AWoDnmN_3p_1)``@D19gOUt$9Z@=*N{&C5~pj9_s?V= zCSCqTx;5==mh*4Z4G)7LRQx0OAkyt$=5@{U{-{YNJ^qFIwKA~i`M2s9qbQB^`j^&% zRulecdV}=-7negWOL>y=FE5K$9@a|!3uO@=!Ygl*)c-*3Xf@<-J>^ON|45m%a8hMjcu~^MF zQ<=pMY$zFh6V<637n_9iR4R({s8-Hc@yI=S&TVbzP(f3ucf?EE^Di8pB!h>>tJ z`#_9_x%@q_;A>hTZ;R<~YBBHq7ysDHWZKYp_f6a~w7O;fU_)iZ7js|}iN26AIT9MY z`D@`3@rS=V6g$(-5+f|) zuPaBGG0J9=*^wx-6=hna`4{pVlQ|K;+4h_4yJBQs#CO^9o#sFG&?MqJd%Ya7 z>i)u)w(657BcZ3eMRSjxYw#InGqND!!yNgL`B{5p5%FQLdD@9TF^xm@Y~am#JXshC z#ThDUM zk!2CTUNygJzGYoN#IIMU3(&d)VJ5Xa60%n{WVNvMcL~MF3laZbb^mHUW?e(XzgM?w z2zC+rY+*$tgs({mYhkQ)6{{kCzGi;be9gLyh@Y=bmw|L0FGoW9nufF%*4hoo>WIIu zxxY1^v#uoK?`zwY1iO^L(r-QTS|r4;ONfhM9`X7033KLi2a9k2r*7Yfg!*+0buru{ ze!qU<&ipPMFGaeOwUMa5u2C;We#H0JH}VY~{#%jIzwV(ghJVEW*FXFX1AwD4oc0bg zAph~i{{PEfF`F6uT!j8531O=jV~PBQ?*nb0Qlt*T_hnAwkxz%<95{9pP?fBYw1)p_ z%hp;%q#pivErPWqcACA)S_KRS%X!=ANH#{=#{aZ!uzJzjN2D(Px9x+~MYPmL0!yYz zWOJmM{Lh<-*i<6*@xN~>tUlz4*4vR*aznHdv86=ngmR9QLLV@m4=TZZR>_^TVnf) z)YXmMzF1wMD-vbMCy{1$!#6Xnsrg^}*+xE#)Y-qH&W!c8D^hR&ntGG!&Rvas5vjX> zRozMTM@Esok^1}B)t_94$2nK|7BY3#ivO9X0K`dFY7EjdGoVz1Fst1L5@XQ@qe-vvxv}I za-@#`n=P5uu`nPXk2K}~Y*QASbEKaCyUm%^vp7I^CMP1T`aj*O#g-kZ>;HDkHn#3E z1|(a^QV?%%{(hMbPn`%P2tTHUjU zACY>$IXZe)=j=~khiOF4M4J3f)#SBiuXXunBlUmN)xQ=4tm}`||IO9)BSXNsNEdKZ zb^%&9pbZ7*BXMxk#(@?KY)FX2!Ob}&AVb52NSAO^cL`dzpbZfhBk^$4$AcCVY^aFD z!_7TZAVbEbNEZ?5A_D7-Y)@Zc=un`yh#V*s@Qc=LZsx0hzh_J&E+R1@^_TjyiRKFb z(rn}mGRZwRbCmh2?u6*oyzdXq}ZN>WAnlT>rGCN&(3NG-?Dq>i%@spq_p)OUVL8oG**#;!r+ zR@W<}nd=N`5p@e`74-mV6Sb4Hi;f~4qMMUW(GQX?(eIFM(f^PhY6H?sy^Hi#*OL_W z97%Q8CjH&x$UyfRlJ5SM4DwVaLp*noVV;*rhUX_T+*^i>^bR7Uz01j1?_n}NrZ|}x zlSb~0Sx)Yb`GHK1EkW*!9Y7w4T}r0Jen%dPD@>-v^(E8eo*^^iz9+NdOOV;|w~;yV zFOqrjKanRBDv$*UcaVh%uadSU>J99ibeB+Gqg$qR`!$%@3WWL4r~@^a#P zWOd>R@>;GWl9}rhvLW|KvL(+gMAuV7gMTNZmZO+ zQeCN0rLR(}>gP($s(&f9tM5>1RX?rNsj*tAQ}Z^ZZmnpgUagmuTWWVy>ev2FX;5c@ z(y(qLrBS`oN}YP0l-l*~QW`hNuQY1VRH@crs?xl{d8I|8l1j_Qqm)*S&na!1KBaVM zwn*vNe1y`e`C+AVi=Ili79T3TTIN=g+uWk`Y12YUY10L+!;}H-CMpBlk5SS(G*Hqz zOi^y@ut^!z;jA*a(_v*um!rziu0@n#UFR#ecRjC+=ypmO*?prjs;65S-K&x^zE@pk zLa*j%Jh`a zl^K2WDUbH;qRi_1l=4`rLz$i0R(U*ijxsm(BV}H{+R79CmMKs6`$?JKzlyS`|9WNd zfM&|m1MXCo40I^Z44kDrJ8+Zo+`tpc^8?Q)FATh-JfEg0E7Ls6snqD-xflDJc;@gES#=d0q$G zOtAU#ECSo3U`xn57HqS?mMd>6*d7C0V%|ewn+>)+c|QW%<6z63-wn1oV9S^94A|y^ zEpPsbV4DZF0{I7m?Fq2uFHjF`PlByrfs$aG4>nq04%ilet#E<6!S)o`3KjSrYzx6w zw7_>@TLiWu^j@$n23v7D6l_m}tyrmcU|RyVlBH^a?HRC@D0L^;mV&KxsdTVC3${|F z-vZk*u$3*n6l~9dtxTDCuq_8$`O@dX_B`0iRm%^y7r>TOO#$1BV5?BW3$_(tt5p3g z*j9qAV!bE8whC-j>fH;rm%vuJ!82fc8En-WJOZ{?z*ef^7rX8a4kLY#YILYx5t$wh3%aT2uhr zX0SDDksEAVz}B?IPhfi+Y%N;s2HQJeYu<7w*tUYLRm-kmdlzgiTh0gDdthtR@_w*w z16%7>tHAa?*xI$42e$2CYujoc*mi)eL#wS|+X=Sz?O2_E0Jcu;Se<_ewvO$Kg6$)) zb!qPg+s9z*-2PFpeFC;_?I(ckQ?PYy|1;P=16z;wUxMv(uyyay6KuP{)~f?VK>Tj7 z_3X&%_Y1J~?!fAI57?4BHUZmSu%&dY0Jbl|)~6Hm%RaEBc4B_{3T%BlR|4DDVC&yG zAK3PTtzXx=VEYDa1G|<0+qYmF(3Q2B17J(<%G%6#U`y-9>ii(s26bh1{yo@k>vk*H z4uNe*wBv{Ms(i`wi93*-TiH_{S3BIJse;=3AVA_PlD|iu#M?a4Q!{t zHoiweu>A_QaXqGk?KIdX_81Gc-@rDZXGyS~0o$EDW5M=2*e3Pt0=BbYySrz7u>AqH zyL#RSwsT;c+;bS%{sh}SJz1Tf2itu;S)Km{wtIWM0=5fad!W~Ru>B3T`+Hpk+eNTV z>2(Zj|A6hmw)bu*rq10AnpVLwrR<8NQndmY!COY0yYQOruQxYHYeB~ z={*f>F0jq)JsNCLV4KlrAlRb8HmgrNu&H2sv=8(z32v~>?gRZxf(LAmrPK$T7i@D< zN`oy1Y>%g;gDnpRQ(gpHJlLL0c^qsBV0$9vG}wG#TafY%*b>1uzwZdJ zY|Luq{jN0k%S5do~r?YC>VKEl-8EnotC6&-F_HTT!sRkop(cih=Fq{t%N1Wx=+(AH-xr zIk3Ibzb)9xgYC8cHNjQ^Y_Im81hyowz0p4nY!$)wdjCCOs|2>S{kMRvGT7D(P{39N zY;X1d8EjR-_GTKit%Pb|%SwZ`l~5gQnQ5cIRs(G7)B1p|CfL@cZ3kN|ux(6x9c;D1 zwju32*y@07bJ`KG)dkz8bcpeUdSH7y9b!D;7O-teXR%QqY+KV=Y%~DdJL#W*ts&Un zOV0vZBe1=jegSNa!S;UoQLr@u+qOZ^f$dhX?HKeZ*qVZE`=I?`YX-It25kddbFl3k zTor6B!1mE#3bvMD`*3hSu(bl)Cxcsqtu@#_9s>PtLL0DsHU#?JgtlP&bjTlIYX`Pn zL%s)Fd$4^zip6*buzfL##dt@s?HMLQ zhOs-L8`!=c4P$pgcd&gmCJ)$pfbE;nm%!E&Z2QMRUy{%ZYzM|bUy_gvwr|HA23v2i z9USv9*!qC&yRoc}Qowd-EUTlwVEcY7j8O@xU^_Av#;AmTU^_had$9Ef+tINff^7iU zei+vsYy-h|Y+NI-rGf4LE4B0ZD9SsI{#|l$%aUFG@E0ZA=!y+j_FXzj_3F!8z$MQ?DLXk zN_H}b^N}UlnHRY?f??k^o(Seb5}|>PO{S6_aw`f>`Lwp$#Nw7E%&HoxsqMYOOh;4 zvg>(qlI2TwE$Fjp8ZTK{-dV{eNao2aR7s(U zs;$=fbtRi5nUQZvHd!)ne!gT=B#X%(AlX#O%H ziqfIA)E-}^D(}lu<)!odh@Iy+JO3PA=fx2_zv}F~HM-6pM(jM-+4+~~I)4$d^Xtye z+oS8eCSvFL&dx>AbzUE_^8#n*UD0*k7_swP&dz(H>wF+$=eM1m4@B4bY{bs*I6EJS zu5)R`&hI)qAB(E9ts{0`;_Q4Py3T=!otHX0pNg(?&4`_sIXhp9u5<(&(>FL6z1rBd{jYkue(ah!^k zuk!L&0;WuhldHd}s>m{4mQ`hWw=Ap6vW6^c%CeR$6J%LimUY8@D#%}ZCaLxP}?e9uUh?viCVGx=G@x$I+}V;|); zf5>(@WanM7Yc5&Y z?OCkXB}=?D3$0MyBthLrUYlHQpwb?3^cke!VhaR_1TNkVnc`udOhV8e5b_F}mj<>7X33ffZq20u8 zX}7VH?T&UAJH<}3)9nm*y<_7%$t^I;j9SyW?LJCfmerpOJcHgg$HVeL#Zxs}xBbh0^;`Oc8Z zgP1nwNyY7;HeX}y0=9UMOm5_~`De0aWFPSw8(ICZQKz(Q| z_*11ppqZ?&<$g#9nlo(8+GOYe-Jw6E!(8}S@TbXUmOR*L|MTp|M27M-rUOfvvJhs# zM936;gN!LkZ8V-%Y7_hfo8f2J0$ZUFet~VU9djk{0e(vAMA$%a1ai` zVK@Ru;TRl;6L1nv!D%=HXW<;2hYN5KF2Q9efh$l7SK&AK-g`=^YgE_a2Hb=)K`YSU z0WTO(4r0J3$iGiZhD7gUA2p&C?&8gLKP zgj#SfBtUJb19hPu+y{w}1ofc-+z$<*5j2Jepb0dE2ca1>hlijAw1kJD6|{yn&=$f6 zryW%?w1-Ea19XH=&>0?uF3=SogKm%l-Ju8cgvX&5^oBmrSMZ*cv#L|2QmHY+mFfe1 z1>KJ+{UHqoz(5!TPr#FqE~wsYwg?`FcW5w}wNJqi$Y9<-p%+u$_L<6i(_5xg4#U60 z*N_X}!8ecx>tL;Hp}rN2kWo$DFsLj+jbh3O7z4v$EM&q+cp8SmXvl(RU?^k= zMzYafsceP=U?9wjk>C3dsQ%)srPRkTldL~kKX@NLV#Q0WSjKP;{0Ux%H{dmx3s1se zcmmSlDHsAvp>xborRGz0p?aArAG$JpmZ~S!bgH*FIGw1bzyuf%X^_mk4ph%Wcj!U3 zm}&{zj-%>E_8iqTSO_U(6R9S{qYU4qdW>ok)l^s@crSP_D%B1g=0ST!r7@8eE4Pa1+Xe7zG+U-~|K9 zK@9l74?!>?02bH~3n3^E6`&$ig31sFcfg%c1>)f@s0w#OHK-0X;2x+6wcuVzfZ9+8 z>OwuZ4-z2>>O%v#9~wdI9)&K@6&{0bkOJMI2lRx;p%?UqKF}9Zp&#^zG#CH_VGuk4PYT}M-aUdZRjEO| zQ{IL5U=92YzT!Q&5>_)@1uqJEs2-;D3c>R$$bYU;oG=XN&0$M>^L9e4qh7QmfxrG@2n>VaFbc-NILL)(VZ5M!pqd0z;RSdJX2EQD73RTwSSaX?RByv#SOOowhp-$z zgD-%??p-P9%~We(Eqn*-A-wnDeF=9C&)dq1ZGsM0MO5M80;*k54Ex|99D(C-3eLg> zxD1P+6s`##1zv~&6Kn`UMTishyHr(xv+Ai1HK7jN2lb&bGzCtmexHi7>S+g$Kqu$| z-Jl2bg1*pS(95U>!eGdNOc(*9VJu`r9y}-LkEkZVWS9ms;E%v*^vs1f;VlRsjZdh; zKVW!w!!I6g6<$%m+ArZNSOs4TnzQQR*W0rmHoy3yV6z8SA{L{-z@4ffrrRV>hIdkh?)_RKV-w!lr&YUyz&CHoI zbLY;T{eS;@_yd}zt*Q7gU5oV&X1aUEMh8qy*R^>)Cv*AiK<%pB&{%eKC^N9CE!&^z zxzIk`J3f##wTP~n1Gy8c@ZZ#;x;D#}@5r7R&y8l&`3plm9oc+#%+yR>E4MShCf}18 z$mrVqHc6}+&Grpsd&X9E61y|kKa?38AI&!ETJ*$)v20#n@QqTva^A^IQ~GS=a7ktL zmC;yqhn}v~o2FGRuFOUB6S@_tyby^*BlWtTs5F{pfq$W#`SA+yM-0gy1wTH8`Lm{g zf06k&P(C)_1pm>SIia?4@vOM66p&C-!UYh2xy?sLB{AkBqgkz9zHs?DFMo>5j~gza zl4&k~xtBlF<+pnIb6tMU%U|H~{+9BQ8JZgBh&{G6A++vUfVr<4P`%jGZk@(;NDRxkgE%g=fF$6bEB!h^rp zK35MRvz#CK)@;;R{e_|6OfPaIV@=`T=wDo?+h+DUnI$yc79_+C#Rbv=E`>*=Ger%!o3 zebn{zDX*uGx}HAe_4HBK)2D1tFYzc(Pk6kZKI(eNJDSlfO4^Pp`{V?OI?10mv6cJgUUfm{N+4g2>%5yKk4#kc^qzZI`hd+ z8x&vWGuxFv=;hCM`4_zTEOhgk<#D*tB`&|g%fHIyAN2CCarqa#{2G@(OF3MLa~<=k zz6~Bn99{3qAN0y^bmcF2<(pjjSssTQ-Qw~ay!`Dh|Dcz@)8$|A@;hAqEah+|{(a1s z_&ts|ddQVO=#@X_%G*n2ngF6FT=`iZha2rv{Aen*|C)oVdvn`+mo}x-=OgnnT`T7{ zjOVYPt!G+F^vLOH@upO)G9Ep;tlEf0Bl&5|(+2Wk#<%)v_d&sxE0tM9VTWcFu}Nqnj$@i%N`$wHW+p zQ#9IAxo_ps##7npV(qFc>w6bZN4dvz^TOh>8RhdAToH{gHhT1?>H6Br%00*QNaw~C z3)88xsquLG!pc~Q89hBqM?5m?O!7ecp|!(1)~)D=o?$M&Xhx%v$b$G_(lDB?j83i0 zr1vxqx7MsMn<7oAXn$o{OUpAbbC6TnjW#@ zsZ{Pr{b1$t%GNEJvSwpyG<9aXUPkf*bFb~oZg1PVa&|NkZA{MET%C>@@eNZ`&Fg!c z*I(Q>G`F@7dhxAFuex0?YqhRDH*l~nyJ=_J($$9&k?0PiDV>Q$PNE$v%h8UN%cpOj z+ekR86wX;o8RwSvgKLgwlT|ayj#VSQ#ZJGlSdUXZWct>1Rp-Q^`r#c5_oVhzG|i5d zERLr$(~MN*z>L9}wLQBo&DmdmXmx+{l3r@R4R-roj5eex|JHS4f3x1SDOFi{VOwfp zc{Cnf+@v=(Mdr2k56!AO+d921oz5(b7*<1i<)ND6s1N0{#m=X^bdR0SxfO@0JvT(r zo~_YUr&H<7V%XE(D>6E8z@93nHEoa1OD!Edv>Ny~rv!0$UvKnG<0q!0rb~;^w;8vX=ARv3=V4okv&q9W6b>`Awg;Y?KFMo+)87XY6sZgxfOHjjXC~!Dl)5bUB$fR|^}}|#X<6=c_=%H8X}&qecDG7T@Hh?d(LQBI_YItDllEAoVY<;V0Xq}O(&x_AGjIp?mKUq7CXRyM((9zTlp!O(%4k<;s|&JP@1pO3W5 z{Dzy$G2b1mKYO&};<~|ku!psk`-hLN&i6N6>{~U9?Eg%P=F#lVlJjlHss}rhB~$eh zjNeOB>no0~9^0|LYG%qGhy9s7r+2b_43_rJKzmlS?3;^nF+Uy>Td$c@n~GG+a;X2; zt(pzL!{s{hbTlW+rFm~){`yn7=_1o~uyKs->)L#02mFMdaLUPSoV#t+?AqhQn73CQ z(x*G+HC?Q$I98k8bZpwp@?$8s!6{d@qd4Q_JG18c+;rFr{GOw~vukE1LiLsN>)5zq zr5$!n3A2M_6GPI>HqgcFC~ zS*g42d3Z?`>g~oe+pA`-_Ov&}r?hhY#nJk)+;qGBc$`HJ%KD$_-dS~^?9l4-*(Fs6 zuznahIvwLLD*a^N%K3GJn|78Qz&r}vqPm&K#r}%9b;tXgR@4o$|4v0{yvzBr=4^}A zyI=B4XEmwy#<{kGjXfX-?`eTE!IJ$Y}(1E(K-1dv5 zyN<3M0Up9%)_kH3<7@qR_R<`zbMu+<#+5{L4Jeh z>zUV{IJl&0Muz<Q$LCupJ$GBe|{l;ah<}~)% z`f|KMe-Y#G+0{zjlJm0P4&gu4d<;7=rmA|k%*VKCzBb>oZ_T;3`E}XI@`h!*4mS30 zI@C+^ZpHBSY5R9!JxTMTOy8i=X*?ZVeeNLqQYx}O>*`l-Yj^dfziykozHi5+Ia`Mg z>*dl<+VMHczmr{aI?GFc(_4rBOGX9n#Q8DQu`|A z)%9hgDe1QlPailZ=Qreo^=utCEGa=uObFgM$Q~AaHyXH1xogXh){|NZ2r82*ov+c82V4T#{$o&QQ@8#iq zd)?NboxbASz^uA~9qR?J+h$KYuoCOogV)G)gIotI{3-yIpR>ms_H}BbP z8aj>hDNSY3ROQKGxsX99%>8$MxI3V*lWQnv+{gbN;wtRm*jwoEIpa<$2ve z`sp*f=AnL=f38VK&u6U_CuttTx=QgE(S8G-OGM_x{PjJjXXCjW&qtVd;74Lgp4KNk zzg~HC+On1N*BqDYv7@!aIXu59y(Po*8jUMddUj_OJ^!)(%-Rzt)PPc+_)VnVLU( z@*OMo)BNj;W4u_=G9Vr$aTUz#dqpmdLdOYo7$DvgINE<-lO?eYG0~X z=^mAi_3`{lW2(|ey=J7<{3MQ5pG5!I`7B#)>mOKu1L~pp(tjBtW(oGM<~8Ow zHBH;LsvFO#2KGfrfBW3nuv#~yH&*U#$x>jQ! zn`k*dGLY-ZjWrJsj^qZiyGF)x!$bKhf3$fZlh2!48IDgB*E6*WU7H%BtZP@;nj@K> z)0zHk)!x>ju_{wb>RLr0$<(Id9EMESwP}IGs(slWsLjx|5~6f%K~SJ?ba)VXcMZ4Y zaD*g-b0xENZAy^qsf&%s5!s*X9Xn}i^KgE|&(pP3SZQs;L;arO7U)_f>G{~YwkS-s zb8Ix{Q(lAyB;`N?YG5B_sjA8h4G&>|Q(K~Ii%(_FW>yVkhWc@0=Irq4?5g(c*vaAE zZJD9ofo#62ZFujn%Y&mR?6}yO&zkS8a>-HaQbBLsHv^QSsgou8U_W> zDXVoYZcCtNDqNA?zP>C3YH@mJ^sJ2da-c&y`8)*H$sANv*Jkozo!z6^-fUl0dUSO7 zTsog0CIe{DHQ`M)H5}eactmu~$PJ?+ZFaLajZ>3AD!#d8ch|P=-CZ5JhL@O{)tBoV z?#?3jQC%x@qN*p8#f}o+*R&AF`fs*FN5NwMDOrW)}}MPy(r0){QUKR zEh##9lpV5VdNX4!xUFM}B1Y z7)p=sALX#4SBCMO=f~`{7-*GDq>`v41MEG~-`z9VYqwU?%cClGpK;oAaD?zlEvj%f zpSQK9l2&E_r>+LGLt{2q42=(VOSESPP{{-d4Q2`kV4Ao<)V+ztE{ zX;bpZaDFV?+pXB;HrvK#*$grOStKd3Wk^I6J;zp%uw|toI5BApjw+kO6(s5{x|PBq5N&zml;9R zmQ+2!C3~C39#d!qjHz>@C&v4_rRkM3EeDNc#7BFbL_rPKH=50M!!g3iIm5kqV7TWr zIU#OQSOKL=`-gI0cC@>vntALq*b?NZjGV8kCeOhRt!sQ_AX|f+rrAS48GUzePtPD6 zc^DhRq#sjv_fU_nA-ft(BSEo|9Ma~6a09yV(gh{w!b>K$SDQOu!L>U;j!(OHWN*ky zPm}%Z?GVXkYa+`ef8~19rs3fMw23JlQwx$z>6eI#vEw3=oh{ip49V+Iy2l1b&>KM( z+KGF^85+v5NN}UsOfSq|Ivr(mu5>uIZ4g6hI$}Nj=zwIKJ1z3miduP$ ziey|9qF9X0k@73^Sf(tH<23eoEGjb|&69)l2up@a9G60lOZIhuCF@I49^YJM$442U6IX-WiL2Q>VarP_ zWt-Do>F)NH_U^XUoh@h}?|@r_ZaCm$T-)ZZn0B2wh2z4FljG1jA=Z`Y@7_N=3frj| zJ*!qYgYr}}tjS{&DhVo(V*{xQlT%5MD^p7glR2fO9U2n|D=t=k}+?%dW5*CcF4XX_y}T#TYjCYrjMycydu&X{7}jLS&6 zsVlv;d&{o2&4BL2Ik#yPr=*(h)}5PM4oCn>Ofsq^eyOJ7RFE6538dF_`_pR!>9sOF zM#VCM@}|A5ZJWE(+nQh`U8t+27zbL{U_3jK?w#qb)_q6^tFwD|M;A5Tmh|4XE_fMf zXX)nVmd;MuHdq)J@X)FSJb0r59=ve@4@e4lYeRTgP8Z14!Q8y~T6U(J+FF1xgbR!z zT$)=7a{$f|E|7+Bfi;8+v>{yJ_0^$0-MJ&!p2Q2bC-H*qNxWct5--@E#0$13@q+D1 zJm4$e+}zyW-IU(Bqr0iKs}r*jGbCNX^uex{?)|NsyS8DxNseqm#o-KEnwxErgcRYf zfr-i37Ow{9!DEEWn`<-8encJEIE(^OlmCGBx}jv#Tl#q9iKyDHB& zO({zrH?Oy7Zx>if6y4@l(C)INO7wS{VsgGzN1-@vJG(m%xy>Sb5kS#W6-t6ws2=sJ z;_TYlhT7Wo>TKS*xw{SR?+UO(vypUmrMuv%xazhRd16&_yV;24R^0A5;!;D{odPJk z)6F|1!*BbjlFgtRqIf&%<{D?F93Q9-1nhR>7}ro%9%-zntXxWatemsrwqRw);-#pv zc&4SrTdiC6!oHO~+Yx2Yc2wGPW$RAZbHI-WdE|G3Jn}n1UTp}E{7z7g{7#TZekaHy zKkntZe!P%Ne!P%Ne!P$ioFQBw4dId>FU*1bcp;bkxR*=5ll*v)7i>?G3$`cmg6&DX zV0#iT*q+1-wkPojU)!$q=I*Xt-FrJ*x_7tj?F1IHt#fY;yc`w+pj^ALBg$^!jDaYH=yyGp(Dh|-bE0=lJ)pE1Bak+h^C>!>;ur7}^eA?Fa)a4b*hC%g!H0dBf#%G>Kqoe6Og)GB@5J!% z70`(EP#0RN%GA%n*4uY& z-rLqvMZ2CwWKqfm{rb3mUcUkUpY{`Ip9aq(*v*OQH-a~k8O;o4vHMON^|(r?k9fjKif zl*iYe>7E{JO6IWhrEBZF`3F>s=K3uC*%n&jHtf3K!B*F{dNbmRdTRcE$@#hZ^Qd*6 zk5vNN^5k%DbEfBH7QuyYEm9Am^}9f;4qeEH<^0xb{KnJ&wZ*VJDUHiF@uO|_F4 z)9>=br8GtYs&MebiF+%DsFDU%C=K`Sl}1!agDRAU4a()gVK1fzgz?xnS!grav6W10r@FAVcy%cl!!O+*SY?qCkD0 z>r;({@4|iBNVK&}^rn1W9Maa#do zhyo12r+~Pv05U`YHjs4sDcjS-Z&G6Vmjf9=&dw;*Y-(Tz-jXS<6o@P=xrQvnV^S2i z6++FSCSVQ}w-rLop$6UTE5Wq@N(zA#uz(uZ0*DMz2v|UkYXL-tCSC+@7up?djS;Pg7j=1CfO#)S^4(CN?>E+U=#cD>3~a z{&Gpm&L*_~YXkjHaa$p@|7!#NPjOozwEt@Z{ZDaQA+-N%1N~2NTOqXnYXkjHaa$p@ z|7!#NPjOozwEt@Z{ZDaQA+-N%1N~2NTOqXn*97{X;!1(Y!v0@_?(|w1#chSqo?a8^ zX^Ptlp*_6@-C6E`yda2mqbF0L`G2{nc_0b`)J-7cZVum(MDsby7nZa8KH5xd4gq9KR_#<9jV4k8N` z*1`fzS~%dPNzB;buOKBVyhMg*2P|c+YbivACo)^f*wFy!P!GexAdvU&o9`%eD1+-lQsS7obx`2UD z-0qD~1E~ub2*quMPy?w87zo8}g-`>j4;To=l>(84El?jY5Q^Ihp$1YPFc6B{3ZVv4 zA21M#+X|ruQjZ?@8ac&ng-~OtN8kDs+-|3&kV>OFeF|<**N66WeW0f)ZbJ&~>H0uV zQ`}Yv?dkeJPgC4h2<_ zLC5-az;JXxhv}ei{W@ScI-tXJ(7k>gFdQAwVLIqxzYZ9V4(Ko)bh2Lu3`Ylam=5~c zuLFjo13F9xUG3Ka!_f)11KJMs=@7%#Av&a->YyDE!_f)1gKBhj%swU;i$sE@daQy( z!%7WWMYYE&hz`>UT1BirtF{B*YR`lr*!!C#D zFrALYKIpKCdn})t}h+*px9a0YM z8~SxTc0h??Izc<2y+o&+a66#gLw`9QJD|j{a)Ne1JBm&@;dVfKi2iasc0h??&FGX9ZU?ln=r6}(2b36APS6f$v(YIh+zx1a(N_*JY#pLQ%Ap-bzmCTa zC^1YYXa}_G=#&#~2ei-VFUMmClo(b{&<<#y(J3d~4rmY2UyjEPC^4*@pdHXwqEk+| z9ne0azZ{PpP-0j)K|7$mMW>u_JD}Y}e>omIpu~`JXcy6^LkzndqRqk6@;-lEn~oE3 z_Q$;LJ^whc6jLHNxK_Q)5h?gZ030d|Q5TVKMZTTTVv+CQ$lMryeE{2FZS)qb2fs;x z%u7bIBlwu?%4MyNw*2_l%}hq|De(#X$2YrCQUH`?%k1xP8jGun$WJ0aO=zW&pP{z& zby9P>4ZG3Kc|Z9*Abp;6D8PDrKTuL71Nkf$xqaqPVGxmDM}9+4e~V-0_zJfMCn*QA z85~nAS=PE7C)kCDiJZ#ZoRBOce~kQzwEv7Q9=9d&L8IGgfu>a-{aKDM@?7fXdAS~u zY9jKt$ls|n99AgJOD%Z{o)m?kJzA2imD49_*lPW)pj=-JGp3M$* z;|M7}J;s5@9(+V=%1?2r*f{g$_kvRkMN!lFoYj>WLB8~U`kt^d$b!N`Zkk2NeDv&z zQM6hXH7gzN>*LRj9VTR#a^|>AL5!Xq#jOijg>b>L)`CIKM`)d|c{e_WhKKA@K|5ej{KD=aGfQT7X~MP)LBX~>MeW#=`94cYIbYo zWGOB4GBMe9f#O8T#*$4`-|J99&+t%Ru77+qL*KvmpVPI|Zaw&eZYO8Yl;iM1da77j z00~Bs{9ZPhJwFC-m>=z-%MQBf3s4M%!ECPo98E&_o_|1&202sO%rP9TmK*!T7=Q&# z3DgD6H5SrbPk60FNo&b=YF~UEG|g!ZPwUCSBabT%_24WGTA`PQHZ0g>!q|56xZLB2 za(5ha#2K6vpWxt^hzrJm zD$B`k62m+!V^MOVq=zbq=0pWuXWdQi3ZIh!5Vd?7L zdtiU#F0_wnA17gaG;)P4Ts3h01uAQNEK9dy0Qo*qa#P987Ub}$h(9N6>*I2wsz#yx zxAqCj=@yxjVtaEEB~Rx(@Bv6Ee=(1@*gjbNvAod!pY}=0>Na}I&9@c#GkPv(^gMiu zfjU*ue_X#XhVNavtK=7=_7wx&RdjbvDpmG?{QqoQ||K$VA;11Fd|y4 z?-SamxTo$A+NYViQ)r)I>Mo&umZ_Hu?Q=}sEws-w^(vu#fvMLB?Tbv^BeX9ub+6F= zhp9IR?aNHvC$z6H^=6@cm8rK1?Q2ZEU1(ot>K#J+22&3R?VC)!TWH^6>ODgHHd7A? z?K@08BDC)^^?sp!kEss|?fXo9NN7J`>cc|&AyXd}+K-s}xX^yg)F*`Y6Q({Xw4XBd zX`%g$sm}`S=S+QGXun|Ui$eP)Q~x8hUorI+q5YbvuLcovA+v z?H^42NofCM>VJjyFQ)z~w0|@8ccE)c{S!YM#MHlqZb&Ms3q8VAMCc_<;pc^-OqoJ2 zWeUGXWipizdW@+up~so35W2-wrNHAA`G@FKp$n$25PBI?GlX8w6n-Y9f~h$|pTg8U zp;t0>rO=a1rG!3}sYODc#?)e=U%}K;p-*QDzl$}4sjG!Plc|+LpT*QFq0eTjTIh3_ zsulWNrq&959#eHfpU)J2uH{Om@HN~5rZxyY#ndLDFJvk$^hHcH3%!b|7NIX@YOBzf zFooaeTFTT8p)X^qUFgf1+9mX>nA#)stC{K)`UzO(u^hT!g zLcf-&aiMQu>YUIwGKHV7*~HWhLcflw8-<=`>L#H#G4&LoH#7A#p>JmDR-v~r^$ekJ zVd_~z-^$c&Lf^*JbA{f@)boYDov9ZHeFsx75_%g`cL=?msXK+flc~FezKf}s3w<|J zcME+FQ?C+w2UD*RdM8u&2)&D`dxgH2sW%9HA5-@UeLqug7Wx6E-YWEiOub#`hnRYY z&<`{9fY6UH^=_dbW$HabKgQHULhokk5uqPv>it5`F!e$FI1p1G5_%6)9~OEqQy*3H zmi$W7ow?*KFnmJ{&k}NSyPQzlE*4rsQ%#sqhjX6{3ogElpnJ^>%PlG*N1rUS)RmW! zawS61(|t6LSw&l@Xcb8)SVg%K2(|?ToeOUmdr>jB0#}Ds5xE7g$0?qvygY$!&6$vx zUFFL`l)2FzI}^x_uHKn|7~RM-Au&6*(5^?jxGfiIYQAfIxWH6c3$q+<`(c@-#bmnq z5};y|{=0!#a#={8a^2{?YGUG|)e{%3nYd`}#6?w8O{7|DC!XuNiHp{;=v9x=t}T4k z(f>tQwe7@mR;@cRVb#796ILxeF=5rl6BAagJTYO_&X3j6be+cPiS-_dPSAcybb|Iv zq7$@V5}ly^lIR5OmqaIMza*;KHOz1E?NRpCQrxHu!t9)Ogy|v?773e{IVcv? zuR3DE%Yt*Rtzx;bdDnBB6$^!V)!-#pkAcs<73eYWIhO@J20p$Vg@rEL!nFPVSR&3M z<+7dNUbn@0g-y47vzEGri^am`EBgYj*3B#vwtTW>=zP-ZjP`!(6AG zspkr^$F945GZ{-3!77I)Ut%q>hOHD80x8NvWde;59P?oYr!uBdFAFcy={(=E*zyo# zQdxQKNMqTsaie6pDt5nz8M_jcH>z=VMY>Y@2D)hNF$*S1x_^xY!^V#)n64sw%yOOE z+8#4IcU4=Y1wD7WJ!a8#lbgqOidZj6`c0=uUz4zHVMT_cx;KtdhRe}B=AZAvyV;hr zjUl{!Y$<<5!u-3uY0I5K!@C&Sd9C`gLdqEA2njc5fhp{==v~{pEU?F# z<(y0NxQi}ZlxvrvPQtljkFyEwK_ydsR`OiP$61B?#o#@C6BjMA`1IaPN4o|^7N0@U zB8$(UXpzNdP_)S6GbmbQ@fj2?^6=ypeawfaLg6A0Plduo9-az?Rr`iIFOMxS<{}SI zg*g{_cq$Yw^6*qBT;$=&D@@M=MIN4lq7$@V%5{SFOQI9BUlN_5{gUVe?UzI+Xul*{ zq+JW{b7a3TKV&U}%NOaIM-~WkX>>ay-+0I}VJ^*D&Um?kI zVe7nroM#0aHU*Hhx^R-S44a#zkb4g$3x>Jfg6k<+G_3X9TPs;6Y$f5l%#y{z_WJBQ zE{kX6Tzy#_lXp72Tw(51cRAGVeVMX9!`xEHwVI49tn>Z1ZL(b0Ozd33$s%Dr?zx-u z@-5+B*?DMp~O={+sf2{(6+I{kkDG08WGxdrbdOfgQ+p0wJ~*8 zXzfg$7ursyt{2)a&hMhob~Epi(DpEOv(P#?^{GPZWa<{7busmHq3vbrnL^vg)U$=Q zpQ+~v?Eq8H6WT$hZWr1ird}wt!%V$cXh)cOiO`NR^-`f7W9nr>>t^Z|LOagXD}|O} z>eWI!!PIMo*2C26gx1T{>xGtO>WxC{W9m&p>u2gMLOaRS+k}>5>VBb}V(OhjJI&O) zgf_s`gF+i*>b*i6V(MX`4KwvVp^Y&00im5?>QSMMGWB0V%QN*6p^Y*1F`(nEIU1u4n2CLc4*fFA41;Q(qR^jZA%2XqTA!y3lT7>YGBl znW=9J?I}!sS7=XV>ia@_8dER8`D~rgo}oRHtP?Nj zpT!hj&_A0gyr930b@77!c}(F2{qvc^3;Gu@g%|WMWa{ridoff06xtn3{aa`+k(7y- z=yx&|5!y?ciVE#6rcD3fk;fH<_A>3|fM;4ldj(TMXm_(hxzJw8)D)q;im9Z~Ud_}r zp}mHw=|X!g>&_I~JRmtI*!Z)DEG& zpLN@X_5tSY650ouw?}A?GOtr;A7W~+--_ht4vix6jmS4~=E*#Ov!EUu>%b|<(O!Vw zSbCh2592t~wYj0(*hc>mu6@EhY96z+IeoU|{Gm3kB zTh8}n5}CoUIlfrwDsEYVW5e?cnkJ6S2|JA@VAFgS&WiUA zcW3hCQgm&%dpz>;Jwwgl9&YrP;rTX)os@Z-`5eo9w)tFGrd>2IF-#LzBFA7;@^)oD z!{-{Hx?9?Of%!tqyxqhpk1Q_0hOylNSLljyN1EoHXhFV#Th|&wI^TQ8bTNCl%Y2!o z-)X*FA{cbMwU1$YchEBB$^FjCrh`a}_ zNk+yOpzrZ~f%SMbz(eN4WMq#}E5OoZ)1SzU3iAWpG9QG|*w$zNOsHvo2<_nXh0T_u z^22fSzs!%|XE|}evOvQ5Em8Hur10T$&5v2o_&B~C+bhgZkXxK%V$svd4)RmfGO&j1 z8UE)p3IDm}$E!s?V}6!e!-0v1FsWxM*# z6KP1QfA2AWM~3u!p}(4k`5%RT4^w{@`sTe!LA%DzGnEzl$@lP6!GB2!p z56cR~uvCysN?f1$w#Q;LtIHC)Eg9y(4gCzO63>3Z)DQtPhEm*) z!1qof)SNdOA?u32(-*zIA>RR`y>I0{s>&5&+@4SlWthiZulwC;>CJ zSwT?O-2uWDg3uD%D)f&rgjVW0^eySIJ;ru0%r>+VobvckX7oaL)d_qAC}KNlvGUs3 zE^2Ey8*Xb52Hi!)F%SmbGQ}|v{-)+0KsTZv(1HF$JhmKQBR@<&^WQ@M1fx7A^iMH$ z9CMOmYVzA1`aNS2JHa-I)4iW%!K~1~z*N7`|A#4@?)^Gbr)kW7iJ+qY7%B*ZF0A4h z2!pPo;ur{nE}7yO2!pPQ;ux7BT>>Rz@~SA`69$A!@Uy27prF7m@qD(sG>e5>3`^pK z?Xa-rpz5I`-O6B1miao=M zJw5hJR1x+tJlY{*&z6hU*lpNG;{JLr_OZAcID`BxZsQkF!=S?4Fd!;?4P!S6%!gVA zb`wai7W#KNC!A9L0aGs*`j45yDdnFrg;UDEWD2L0f5Q|`DgU0SdkKYYt3()d0~TW< zTcvxhI0nL?TdO!m=0JB-ag5A?Zkpm4nFHM?#W4^8_rnXqpej zerBNx*e!F0CZ(7$tWn}sSkK`1?CDD>eCB8mT|cbJ0@){GzmEOJiv23~Tk1U9+=(#g zqA%`BGIzSpi(_Q&bU7Et$lU1)E{=gP=t3=yk%=945KFIM#{N}cclFpnmOdbk?`x8F z1?3uZOKxDG%8W<6U&^`()cNsfJYEtng?o$q&;k|1J~wA(2_q@HH!g&61ykk1n90-> zSdudz$XoSAJPE6gO^Htx#vB&9LKyRznjwr7Q?rDzgsC~gSkBZudJx0YUay>YX&cX( z*%h}@#IKAmz*As6g-51fsu^EIa3I@*pO84G;4B85cvXA}_L1dqi!a0EL+;d|yU4hS zK^Szi7{@>ubZ3~15n<5HU>pNs&^=!qqYkFqyf{W3Om}l}j5?TZ;Nn<;7ow>ulA|3k z=h3et+rJavXrre#cpv?2w(O@(@%YC0b=a@wx-?)3T4R^-l?Q!g6KBM%Pn3v;wM7+_Y zt(ACZMQOZiN@*^lX_`rY$j*6VuQNNE%M9eMmm7}pgZT2q-4Ic~eAbp3JkgtJ&yHpK zGCgC%qZiCL_B6{g1N7rxHc!`{?%kbHst`Ci+`A385DaAVRc*t=r^iPcJx`Jo`JuMZ zXSD*5?$5KukH(K#@gwnWR2qve++9M;M0r_^^V#s0@gez$w;Js>5m55O;)5ka@P=`^ zT*0^KsHqY0)7+b9P_fY@x)qQELKrK^5wrC5Y|!WMB95sG1+r^Ie4I19hzxH`YLSo( zdCH{K2UP)p0|jFEqrf$Iu#LJEZ4Q%P_E6cmho zn%+@hA%C@qzkoA;F*3g+sYMGjr&)z^Rh24OfY20!%-7)!71!Zzyn|v28-f0s*Vc;o z%elbUqQHBST4_juz)1z7l_)^n0-3B6CC@5(HVsj{=z9ql^%guO_6!X7oEGu7@j!mN zFjlaie}}HMx(-TCXpTqm??5U8wkI>0=$Pk-*fkwu|Su4-TAIDohZqiSP_`}?LpG5C{Dyf-;y+`vG%mJ%|+Zf^J3$n&T z(00!HOCtVR&hX2~@GD6z7Lp9K6SS86I6>y1y?F z!ASotm-8o-^XH_N2q}k0I*mE1Pr-;@i;C>vw#94J^IWBW3!_?&1Pe2mLAPh}8lhk) z)1{JxvIcLyrK&}HPCk#i7By&-1z47_q7ttqDoU-gq$UdS()E#)Bb@6n=a?+W5ozt5 z;}yc1!a2@Bjx&>5SxAo5(#R3sbA)rmGA@7-k3>5;#|6Tg!#OTQj*F67c}R|EhuNO_ zE;!(|eO%5myjYffXI)iLBFue1OX2P9-At`2kb>dw&+ z7~s5D6-EQ+x|<|n&@2gJj$>+^ zZ(kqop6IFW>F=R+t9MNj^2XiLuAvvcGkkgQb?mG^-IpSN+?5jo05OxjnVaMgPDyaX z9l<+!<{c}j5Ip5uI1Pt`Ze{r%yt!u{UYJdD3O+Y_V!V%TU#qGX#a)_^r=S*I;5er8@y%Ctsc zLMO0qgyp{{H=YEnQ7dm*XRI--Z*3%Ub5P#3W?E-~BiAb|awpa~>jI*5wXN(nBBloF zm%pB>m*(nWpR0s^eo0ugD1iD?NFCkD>LA=6+qAWIZ7Ei}6@Ht^Ulk54c z0+hY<&~4#flal<{=m}vxmkN50g^NrK@@QNTh(JGM%)XoZ=tVgB!u@s!PDn8CPH(@B z_ImnlE2DZDvd23$>lF;^ZfxJ#jYmH^-h#hMMo{F zFsS*q9GQX}U4->6>)i?K0qa3f<}uuyW4+gRXJE)}lv3$oTs>($f;ExXuSx{(x3s0! z2het{*jDyjktj{kwR2^ek6ItXWNH1E=PkZm6b%gb*EDBy*k!P=beZW?+Mh@ZChKEy z>!TJn#A0|xKvtiCnP8i>6^}61CoLp>%CmCYpBu#@%=!#$#mQ3gWKN%pTc5Q)4=7HW z{gxCPxN=X+`eIz0X?+PcT_8e>N0#|=T$^frMb{R2cYE!eoVTg+$p-IIue82~cd6Fb zF$VVI6oqH-I=e@GxzW+FfmKSw`lj_QOPg&{0Wh{vTLqtRMPb+C9!Cu@#}HA6w`;>=(wUH(O!r{GQAnE5zNb zu9bpE{h9T1YV%*f1%yeM)~_t<*KwFof^F)zxDtjbyce{X`XdIDtt=l1U{`;J_jQ_) znbNTS61V=>`YW0Q%WP18$8ks=(f`DqG@RYPMdV+Rf5U(iSi>z@w%zSHujRDiHqfqN z_eK1|LLG$|+hS z68ITdO5JS)^)&CFmeS+tU0GO=;}$4s74o<_b0H78jzilz;dXQg|QHeoLt=(OJH^5J6@x9 zX2Ls%6TRKDII*6(r_s`?&^^XJ&V3^vQm7is4QBHqah+V?CDQcf4y!(F3FYMd5t+B6J&qD!X|V)vxI)ethLe467!` zml#QE6^S#b9k-R|Y_o4xdn{qu(BtvMSOUv7fnRoQ8qW>% zZW$dOq}x+%Jf2)|gDiG4dvIXH6-9%dPh7B&$@RLnpa@FY{AL1&03(B$5nXGuVY(Go z2Ju)WhHVliE+uZV5;rFBYIJ4+2((OF?sV2nJQXLLMsd6DXg(_vx9I(e#M2UZIa&z2 zYcxYrw9~R{s0W(ZZL1II)G*5^@Oe`b&l2XhN~V#4+y(=A&Xf{(I=Xp}k=hMVBYXV$ zNo`8vb}Y0;v%TXzcqUjJY^WNXcqu4EBwm}!(RR8rs1>aPRq-lR6IP`%DoeUXgEgJ8WUsm&yH_Ypx3=xSI0Vb*^H z!tYCJvq=Bltp7o<9!+YqL-ak3_hHum2!ubH)aH=>hgko=!TLl}n;W9z7GwQDK%fYuwKG4QKgV2>&jrRZ*5VbC!Pu z>rY8-abaWDcx>q}tp8UC|1GI4A^qpE{y)L`S5jMAs9(FUDxT}Aq@XZ;GWrX;nisY&jWO(Ld(H7%*Fpoae#v#@I= zuxquFSYKq;9I)mlwQIoAo+2kyab>Vq*0}a8QVapRRRX(Js|dpP7{U^;mL|2;fS^5< zbHYB9e`Kt2J43ACoK`~Znxs}uIsJ-rss^hjsnt+UPve}hkr>Fy?G{nTIn_h0A*t0; zPJiW`t_5pDQd>jK@(-@?bzr5F+FDfDiZg37SS?9y9kHe{Ya3XtNv)1pS2C*&toEc< z50)_~*BWBCFh-c_5JsMBEO2Okt~rj)zwb=7zBKCQixqmpF~jM>ri*tiKi4d5m+I zTX6&hoJnfeq7|(=ZpAUM#*^9x>W`zG(|Jr4nLI5+gphBg=7<|;%MFG1V|M{x3E*Ub z5I4$Wt>O|sYGJ*b@dXl7m=!A^uFi8|UDcZv;uboc`fPElFdt&gXW(lcmVXw$$6@L= zT1Dc8=y8rdPZ$@t!EYDFMW$Yena+N=k&oOs)KR^y$`qKVu5gw_o)lV@h?m609Rm9* zSA@;wP`(SzSGZcB6_8Yad0f0qyaIc*N=AK2fdi()=hFH7Fh7EeSH{tyc=Ker2|~O^ ze%K)J0a=D?^*SsmxF6jHwbz}}6Bo?Ig|oBmqt#vbLcCtQ!9wA0lurd=mBbuhz}}i2 z@+?efwIJSPp{8%fo1g;WR`k4l=`66>bG5yO@T{$D0nhna`yp7o-9r1{ubv~&s=c|h z(u&^6w(x*3ZsP8JH$C6%~C0KWU< z#(k7d4dOZER#y42FrLZON9B#sw&loGwqq^9{VFGc@tY5ckK-Vm_-|o6movkG@)vM< zpAyCknMXS}_AZ<}>5t87@i{CI#|FmfxGJyEYzf6|6ygiwixCmC7R;P*l?6J zrX#QUvCP0gcV_5<5MM>L#aG1F@OdJ`_y#^tWC~}Q?qopUq2u>xu3R79JJagWE?Y5C z_V>j1ajaAPz*DwLG{uip+44xIr|h3l**_LP6~@cBoSzdEMET4?kX6{TfXQriee zY`mKj%Y^Y>rYbPJND3=cFwiS}vOnY%!}0 z2ZBDv5_pp&&+yXeSh)#Mb|s0_mn{&+Cs<^mFh0dp6=6Wnl5qZdQMQCdmkNWAq?Rog z#ur!=8xDLVwQQvtJ@Wi*FZQiP*(%msEsU?SGhDdUkrm@L^GRZ^6#k>*y0*C*d# zxjJEdo2dq2e2*!-29mbw=<*@ovJI@fQ5ZjD!Rv(a6Q-Jk@pGm&qx%8OHy3qcwYe z1dsNE*&#TsRZW?EmT}>0jEBmeZUGji|2LQm3D&dd_1R$&;Ujcq_^$h2Zi?rL$O3MP z+eKs%Q!f+|K1^5kViCETc`vcz55ebK`?;ETp_(sCYR%O6_i+(-i^yu0eHA{R<=kH* zBDKuBM?}^!b+3r<3&OHDhzP$VE4xov2RP$5BjdLuwat|An>gdQi^wKceTRrNG4+6m zv@rE<5!uGndqiXhQxA#APNp6akv&YkA16roTduMX!dR^{WsizT7pLL<1AhMszaKBk zKEi1q6_Nd%_Hhw8#MCG72`^XclfpX4Mu-Q)GCUZz0IqeMS$Hrk!-L@#V)ZlYf57^3 zQrk+b8=3Vru)dzuwt*En%K3jwl#sKq&Xs*fM2<7>dm_@q)DJ|YkEtJtl50usIb}Z) zksR}WCL#k&{X$r`auL5m5x-7qtyIJ?C;m=EMw$8pz8dDr{7G0ZWQG5Q!e5fwc7k~q zv;Gd&Ka$!GV!e)8|E?%4*OFQrWjii2E05rn7J)v`Q9PdAz*I~`E-__^$WxdSB615; z_-y+giJ^Q7zM^L;iLaiS!e`qLGlkE#-@(*Oe9g=hKHGkPsk!(jnkjs?eLqtR@clDW z3-P5sQ&qxxldM5G9<|ExsMSt2cm_kcN<@AnU-Xr)5E?CbG^6|)eE!VTY7u!h%fWdE z-l2|W^CM>Y8oYKQN|didY2|Cn@z(fJF1JBMctum*hy?2bKA`4=jUsY8=Zg3C`lu*x zVg$`1@*?K91YbJRlwy`|waT}lfXGW&YCEDZ1?>ZzZM%rv#R>4$B?FoKm?$Ur44n=U zc?BnRAqpswS8;T|h`g4mgCcS-Q}7mVWa_AhyqT$P5qTR^84=;nh01$yIu|o&gue_b z?-P;tu*gYDK+`?U(bFRGex?TT(Ms7;5qXrO@X$Pkmyc2cvf}x=d|X6$S}s3F3CN1) z=JM-BgeT$hi}d|Vn~3mCTz->?@Jw9(6w;U@B0TAq-+~t%^joF;z7>Q)zevh45C;9e zD91n;^edtq17Xl_f^rOmLFYGQj0l5%)01N$4Elvmj)5@fcQ`o)!k{0h;TQ;memj$6 zgoS+l4FF0exs6OgoS=_QpSid=(i*}Mp)<=rV897E+=yw)5Mp)?A6gfs%=(iC$Mp)=q4`qx9qu$0sgi&u}A;PG) zu@GU@+gOM&>TN7U81*(5B8++)3lT=WjfDuK-o`?N(O_dC!f3Fu5MeafScothY%D|= z4K@}cj0PJE5k`ZJg$Sd;#zKVAU}GV|Xt1#m5vg7c3?_fn1`2VYP;pR*1BZ%(LL5j` z92DZfqT-+s2O1Rzg*fo2I4Hz{NX0=R4ooTz3UQ!Pafy$<+~GJ;k!t#?NyQ~T`ZP?% zB|iGLN5v&R`aDdM#UvQ`U*?MB|iGbMa3mP`VvdUB|iEVOT{HVIx5U@dB(k( z&J3%##7F0FRb1ku1Gy?L@zJqa6_@zv{H%&ge01_v#U(!aFi6EEK02tX;u0U7SXFU} zj}9MloTx}OokCP`iH{Bqs<^~Qrw3JB;-kZUDlYNSsXrB$_~=}iic5U-C5MVjeDv9Y zic5U-;em=vd~{-yvCk!qR-R9xbti9p3AKAH+tT;ik2 zK*c3KnhsQ4;-d*c#U(zP5>#B`qe(%cV4;S%FPWYkcU$@cFJ`Y>itli;xTWG&tKw-DPZwrZp8l+OCYEJ|8+gL}H7DOD zVyl^Yu819C>iHseBU3LBv6nLSA`yEpQ+J5iN0_=(#CI@tmx$lM)XPQuSxnt6;xA(A zRU-Zxrd}iB-(>0@5&tPu_lo!*nR` zCELqlVXqT$Rg1rMS#+~ogjs=o#TSKS|9F3s67s2w53x#jKTy$6SG?V-cw5E&6{QvL zz_NEheqZB(E-D_Vz=Pq=ig#g`zBAW9lo=Zz#hccWX8H4qWu0T0p407_kuKUl#S=Vs z;<7u(2Tx>26(`w-yL|@s;WsHsLNTXs#dl{$GlN-dzUHw-)Qa<&qw+?UETR@)(1UN@ zkn1d%Djka0m&@mnNqT5#cud|G1i>jdfj@>5ikT746Re6(l$dE98UPkLJcYeF$pL&V zr5RcY{+DVo{Gbzd!n93zZHR3TEiFS_B&X>W4}vzd&EU6aTO@z03UP0oFCDkX`Qo@k z&KJi`a=tk3lk>%KtDG;6yXAcGU8-E%FX!XqmN{R%L&Ag$Gr5 zNQH-0ctnLqRd`H=-6}k;!i)+}sIW(cy(-MAuup~kD#ZP9vR!j3Jf*_ZDjZPZpbBwk zoRl9{;fM;)sBlz;c@>VSa9o9FRd`N?=T&$?h1aX_1{GdZ;f*T1q{5q2c(V$hqQa-D z@M$W%MTNJj@aZbVZEvz3xa&=Zxam!Xw^2IYh2n6QjN`U989ra}aV$&5U!eFeRD2x1 zlKdAd{v9fOi3;yj;Y(F`mkM#Mo7BUlZZf=E@n5OJSE=yTDtwI!agm#pzemMir^0(x z_<9xMo;E3mTiRrZJKAK38`@-u``KjpRwa+S*<>6yv&ry&#eati->Jd}RQN6x;x;xZ z|DcNFCN>#=uZlmU!iQD(hzj4QLfpP45R9Jz%P7M`imy| zO-jf&(JxBM5I+Yg^*^Qj$){EL85Mq3g`ZR5=T-Ox6@F2LUsB=!sPM}w{E7;{s=}|S z@aro4h6=x_!f&bY+baBy3cstu@2T+nD*S;8f2hJAsqn`t{D}&GszUtep{(!ERrm`P z{!)d%QsJ*v_!|}eR)xP);qO)W2NnKNg@01vpH=w3D*THI|Ej{jsqpVA{D%tvsltD$ z@ZTKL&lnPJU00!@!iWk>R2WrZsR~UM##D$OEtL6KDom(QsIW|hk1Wg*__l zrO^03E=J7ieVS469@O$8R!(%tYURUvUensHzUo2!Z2O9jY0(w;zf-?>)l~h`)eq`V zeNcbqgZgvYufA%EQR6LBo3y^bE zTc*E2e<8RDZK3`m{l!>=p)~C|`W>29@d)UsjtO!KK)rP0pkDT$gL=6G>J`O6-TkD3 zdZh#ERmDKPdg7oa)qS7yb>C|oP_Hcp>Yj;%npF4sLA}lab#F0HuYXcOy}<$X#$urE zds0EY$pQ7|VxZnKaZqoY%;@uX-`gEf_ZI_&_aYPZQ;!3vcRHXRC zaX`Jd7^sIP4(gHr9Mt<9Q134W>H`x8HL33Vg3nKV&;j*mF;E|xIH(U#rltI#KH`A- zXfaS9n>eV)p`||Vfco!Zpzy}<2_1c3@^#<;b3lEv7%05Ad=f!@+5z>MVxaH}^+^Qv zIS16|i-G#W#6eBUPx-s=iw>wS6$6EL$`fs=uS{n2`9Xcv0rj-e(I|}P~USveZLr}A50w7q&&JG)DIm{ zKPm?5#}fzjIJDGH98f`z!}kq8KPKaZr=;Q+`lo4yf{CpeiN~YEmmtKd31VsLEoXk`o6t zsnPdc-{_m_fSOhe)D=%EsOb)<8O1=&d{RNpazM>425Qd4K}~A(`MYnf18QC|Q1d4a zYEq-m59&$>)PiE5QWFMcESk*R=Lc2gfLdG()RGB<(kHcL?FY5g0ky0csO3*8sH+@M zR~G}dV#1(|YbMiuzxMg5RSu}t#Xwa*!Jz);16AXIsx1a;&BQ^in?y_L<33Pz4ygKK zpc*C&N}tTiQ@`K?wcY{MSPay)69#2$oJ>o-+6QWr1M0eBpwdq;sMq;GH94S~i-Fqw z1cQ2u4^)c-YD+OtTc2Q1@AZM&=74G~25S2g4C;M8P&*t@ZN)&fPZ-qXrkM}C}UDBwcQ8GIXi3=J3CA_Oij?x zC)ZMbP|n$5quAMDy6kF#peEN+JA5tWoEL_Wju;cbnu|PU_Hm zIeHb2-m7#tuF#Ht^roN)f{1`fQ9-aEqJk(E&^wACO$8f*f+7MUA|e6;A|j%E?@qFt zna#V)UIKgw`TxKBZG4&MnP=X4r|j(P&KsJjH_b%7WnI*D@YLIysMTho)>s#H9X$1p zChA=?QJL071?8zUA*Ql4QESaat-GnB)@!0Rn2CDNx~QP4uZQ3%ZI`vpY?rn2`97Ow>m=SX3WD)DBJ5PBT#--&9ebXrewf z6ZP2*7L_h|O50^^GuvgYd@a&qpa&OIqNv@Pr}mh6>dPA}s-NH~ZI`vpY?rn24b2Jvr%q=`CiChF&#D(ZwL>K8LnCoPK#uKI=u)%U9= z>XezN)0RaASAC+WGn%O1%tW2FE-I)=o+#>^ChEMIsNb!N3Tlonin^eQ`om1rMa!as zi>aYPO#P{ex@0EmFUz8Wiz!jmWlhxIW}>cG7Zp@YiK70|MEz?f>Z)~7LB*6H%1%^K zcF9DP-DX*o-4V>)%y>Sg>=Bx%NHbBgWl=$WFF~3lh;nM8TxO!&)DUN)r`r zCMw3VD0^Hm)hBvN+huJx+hwhMq1@_pI4Dm|7OGF%Wo{V_pQJ+1ocn^j)}>!N}R^f`j4hMK5GW}+Hf78TqiPZZTe6V=pA zR5Qz>f@^(q1y42CM71yz1*e2qjH&A(s+A_HwV9|kmPOfv8fNARo@%R!y2nfuoSkCP zQ}&=*-+Vz-dredaGf^Eaiwf?=iv@zHPMWCBW}>>>R8d_uQQgc$CEZ|A3k6Sg*F+_o ziAuStqEa;!e?${C z-AvS@H(1nh!BaCdQ8Ud%&AP#&eilS&`_b)Y`_Ywi?kwIo1UE-NA&8ozd1|hir{>*Y zQ6~ja^EFXVn2CDw28;St5cQNMYJr)kg*RB#DM8fJny5u)q88s^QKtn_&uF5aH52vR z4Hk7q5cRw!YKfVs7jCeqbAqU)ny44eL@m3iqF&NOy=*4xl^ZPTyx^(jny3|KqTsO2 z8`^n_qE>36UNaN*`b`zJN)z>lnJ74d^d@>r`|7vd?5p3(X{Z)O1-FCacOj;Z zb6+`8*{Z0ZJoTsGDQ)Mz-E8N+a;~#gQ9*f16s7Ilx0~(USB{vrDk>;XT@pN{?cBGU z?c7%my0$7RC{Kx^w4M8Qvz`0OncG%H1?8!~1W#!@_w8mo_mz{st%?fDQ=%ws=f2%! z=e}hB&VCS1Z&S`NssyJCDW?uaB&@R^QO+i^aYqrkSb?Lx3G6@EkHWu8_8;xXd?jiI zhZHFXAjt{&%dfMa#No=3p84LJa;x5na+ibXlA;&@C(=m|IHmq9HUK zrC1ILj&g9OnbMtffFscyaCIi+FHm8fqZ*z?f;WxU*qjdKSUkn^PKR#+79SFbVVyy9*Wio&mypB zb$nSk9d#A&v7*(3Q#I{sk?KHZb>XibD^g=e6JLg7i46arkk|yskUD4tja=twi)Y)? zn^N;=ti3cGq^fu{*3r~)56d>z(M-vf*_y*IrJiCPE#OxK`_&SDMKVz|65t+3Q}}BJ zf6d{q1^l&S0^8vc+6fmH7@_SIf2a}Ko>6vobn(Sc8fa0}xV>dw=SanAt9w&v<#pTD zmgROR87OXcJG#LyrMzxO68v)bVyP?3Jl+8i4 ztxyj*Ci*-Ahf}lG=t+3jF=+=(nASR`DnAu5-qRrA9gir3sh7tW<`Svoco-pk#7j5> z2p`EFp<||F7D71NOE?z@XJ?aeo@2f*`uwx5a+!|ttD&G4W?gWc<#rIn&Kq|;;p-*X z8JCjdNe3K&$>PgToj=oYzjbODV+2a_8CtswE!8gh90f132Hu5&pRor10tG*34ZIr# zFR=#RgMyb@1AmEvmstaUg@RwU2HuN;ms)rfHm-MDEOc?@L3dm*c$j83O-^Dd>#cKwFdqj z1s}5pzJP*{TLb@rf=^fjUqrztt%3hU!KbW&FQMQw*1&(E;Ir1imr?L}Yv8|8@C9q& zD=7G)HSj+u_>wj7zbN>!HSkpwe8m!2A}IJ@YhVcjM-XdZ8w$2r1KUxs!y4Fuf+MYg zBT%r@8aNUKyRCs`6dY|0>_ow_*1#?l?6C%Rqu{%&fum4xPHW(36r9@{I0gmhwFZtw z!TGF#<4|w`YhVuwE@TZHkAjO>1K)*$i&+EbK*1%ffpenZQr5t^P;eP*;M^!U!5TOZ z3NCLAoEHUGv<9XqxUw~HJ``Nl8aO`+u5Jxn00q~y1}=z#Ygq#qLcxjFz=ct8U2EVX zD7d~ga8VT8&>FZH3T|u-TpR^AwFWMMf}2|dmqfuWt$|CS;MUf_rBQHOYv3{{xScg{ zSrpvC8aM$3cd`a9hl0CU1D8j^-K>Etpy2M-z!gz&iZyU06r5%aTp0!Tv<9w%f_qy7 zS4F|;*1*+Ja6fC{>L_@CHE<0SJjfcjCJN552EH2w548rag@T7$1J_2uBdviGQSfMM z;5sOHtTk|56nw8Wa6J?}-Ws?*3clYOxB&{DXbs#D1y8aDZiIp#vIcI9f~Q&oH$lPE ztbv=N;OW-D%~0?RYvAT6c$PJA3lu!t8n`72o?{K%3I)%z25yalpRfjQgMy#325yUj z7g__~gMt@X1GhuL&sYPuN5Rio19w2dORRxAqTr?0z@1R=GHc+@DEMV-;4Ub5xixTC z6#S|+a5ohEnl*3|3SMOm+#LnKX$_o=g5S0VPC>zItbtQe@VnN)X(%|$8n_1vUS|#5 z69sRu2JVG|H(CStM#1k}1NT9}TdaZ8QSdfv;JzsM18d-ZDEK2w;D{agKBk4i?_-MC ziBm2Lf%0RV@|h4QKfx)V3xV=eoN`GBl%L_0OGBXi9H(3s0_858^5qaHzrZP%hd{X- zr+hU8$~`#cYavj6iBql$f$}Sy^34z^_u`aqhd{Xxr(6>P<<~gnyCG11gHvXOK)D~M zTo(f6w>ag75GW7elp8~!{0^slKLpByIOUcQC=cP3+d`l`j8lFP0_FEOFPh zhCulPPWed)lt*#O&qAR55vSZ00_8EBa(4)nKjD;LhCq27r`#I?<%l&3-mvG8UAyEE> zQ(g{%@-j|&B?QX9ams%~puB=oMvxFF|G_D3AyEE{Q#wMRyoyss22UADa7t$gloC$q z4uR5!Q$~kCX~!vJL!flvl%5bMBXG*QLZFPqDRYKEDdUv6L!flxlzBs-bm5fwLZEcx zlm$YdjKV1kg+LjNQx*wtxKv@W%Q}zsj zvOG@NI|RxKIAwYWlofHxej!j+!YK!YKv@~5925d&6`V371j?#7<TD0%b#-az+T0jd03YAy78PDQAa3*#xJY69Q#ZoN`_W zl+AF;CqkfXj#EAr0%Z%Fa$yLREpf_4AyBr$DW3^}vNcZmTnLnHaLOeiP`1S>mxe%j z4^Fu(1j=?e<;x*Zw#O-#hd|i@r+hU8%8oeYYavi}!YNmUK-n3md@}^fE;!}eAy9V3 zDc6KR*$t#VOwpfiexJ+!6w151eva z2$Vf>$`3-I?1fW)6g(xVAKBaYIb8q21Mfzr>pvOn#?D0`=!>e60dH^@L&1$B`};m_ z%jY~upL2;ou=iuRkptlS!p$NFBl3snNlFEh0JsGT9;OGELBTCi`6Kk;gg`JSzZFU{ zN>5VWl%zFEGDc5Q(UhbON-|DQQrVQGElP5qo}{WN$vr5^1U*T0Q<8Ql$pd|8eVv zD7Xs>epH`xV-(yK1<%xjo1)-uDEKiwxH$?=Lcx#g!7Wj6cN9EV4{nWulTq+|J-96j zPC>y>>cQ<$a4HI3pa*wA!D%S?X+5|T3hse|7wf@YP;gHa{Hz|_4F&f?!O!c#-BECF z6#Rl7oPvV;px_tv;4~DRj)Gs(gL|Ujz9{$=J-9at?uUX`=)vhIxIYSBsR#E%!2?k6 z>w5426g&_Gzo7>YLcxPj@LPIt1_~aGf>-OoLs4)B3Vufq9*%;Cpx{hBcq9rQih|eb z!J|>|FciFA4<3txhoj*4^x%6@@CX#VNe>>6f=8m@&3f?tD0mbK-l_*rM8Ts`@OC|T z5(*xJf;z_To0asg2$uaFZAG9 zD0l)2-lGT4M#1-^;IH)HIVku66ueIlo`-@bqTp}z;3rVf~TY4U-jVSDEQIHQ^-yH89n$_6g(3JpVfn3L&399@OeFW6$*X~E%OCE z_)Qc%2L)f$gELX^ToioC8hAbmzN`nYM{|Ax1z)iSehLNus|RmFb6$XfWnvAy5Cz-x z;H_xRPorRm9{eE+UW9@p_23;Scrglg>cJnQ;Ado4V5^d&^x#iX@N+0QMhBMMDEN6) zcAOp@je?h;;CMYa76re6f^+D>g;4NP6r4*BE`owzM8SFV;G!sa8R~7S2bV>`FQGZ- z*MrNU;FnQwK|Q!L3VsCz7uJLEiR*F{TvQL9jOM&TE{4Rm{>V^i3JP9{f=lUheiQ}2 zhJwrJ!H=Wh*U@@T(1RDC;8iHNydI2CrQSfjT~QBy8qN7lH0R2CFg_1^3k6rzgBPPY zzm3YSt_Qz>f>)#9ntJd{D0mGD)}OK}tw6!=px{J(&MQ&yyC}G>9{f5A&P2UkUk_f5 zg0s+^8|uMpQ1Dtb=f-;QJ1BS^nsZY%m{6 z;EgC)f7-3|4GP|bdb^!I=R+v?eKh9|dhlTsycx||e-^IvJqq4}=G;Y}^AQxh6$N+G zgO3J+J&o+&$w>htMwXnc0~6%@cTXcyUrs^5X%@ibF2`iYLq2eSIDl9=rng8!a@%d* zV^QN0-XnJ>C#;owXF4X8+rENCmfOC0H9U85kUXS-c2sH%v0ov1WMXS7%jx`c7hZ1> z-=V2@Ii?$C2?wVtSyoZ9?3?L$sw?C*$!9lF~qY;_tAmAVDEC(eM?mXmOtRL$Hf!&Nm%3sUhKuM~S0`h*+0D6%H#3_FZwg@tr z6qOHv%>m~KJLT`dCX+Y7b`WflN~4em+K)m{qWl`996HYq1a{fvfgTSSJkXL3X@|<+ z17M|#qHE-12~Z=BP4cW{d%4bA4#w(|d|{5|~Aaym>r zU{G>8qqbRjFSOaa2yrZdFc}JeXZiZyZPspohtz7j{R3~evqZ9F;{ah~TD$!-TkZC* zY_;3n@np5J4x!yb()q?oyaOcD36x+)#p(7`JlJ ze#8(c3#}ZIeruc*YQ|}UKcVy69WU7oA)+j2q*!vPh#^ofOQOa}e-~NFDZ`{rq6BK9 zo4S>XayqG-tEea%#VX3_-r{s;Ib*Y&IRu}kB}UU|hRa2xIa~~l(c$unf~1~?f&z+} zWSms!W5Mg?4U_tc8B1fC++_abI(k;P^l zFRd^X5m2n`M~P3CoL4ayN8ktzfu#ge)YB;rb5wfb5Vnq*_udsjZx0`@weJ z_J^Edr}hMU1-S0Ce``Mo*UOG5N31%`*a{GjGJ# zhbMlBLjMtlDHSg*B~cij=P*nFW29GnB@$yq!V{S$a;T!bl*>t+86{79&4ilHvLyam zq&%^u#DZ>a*x${D{VW(8Taid-K{o8yBn6y>U^ust#l-0>%!d7kNl|AJusO&MuoY#) z{%Wul16!oj7Hq}A=8|fHtpwPdwm-mD5^Pbn@4;3IY;Kr2JDsJ$7Guu?wlZLgwjTsr zS+K>~KLT3<*kT>AU@Hf5)=l?R(g8N1b~1^mLN7S0O6Pc6Kj@J%h871gPQvl2J8 z0J8@SFtu=2R;L!W=ZH(W9gr6ICkoE0ffEH^*IP5oS%-DhzRA0@9y$qdHrV29kmYQW zM;oSg_Arj^K9R9S5wz?2VV|8)hx*eWp&K zhoVzxSwF)Ba;uYPNNRQR3`t8HN>*-J{9Pv`z1KMDu(x4gFDR9lD#7Hlh16Y2h3jk5 zd(!(b2~D5+kUg1SG!axgG67IDv4dHevQLBf3niWa`Qlvl8s(g znDSgD%Y&GLYE!bpA>ZqV~A7$#*h)p7$T*@crj8L zL!@RfUW`)45b1rejaJ4G=~b|eQN|G4FtCjUo6D92wsBx{+F@8H_*o2S5IJOQ?=N4`}1hM1K5v0LGt*Z2Wmp9e->d zn4&pgczhCi{>k~XoYS^Ar#tL?Tlm^@k8x9&DW>dfoN_i~Feks5e4t@+Sy+bo+SA=Q zC9J|Y=P~8tZR*#a2Ms~a*`ko4hAF*MNAKda^NGL#D4=8fI-Wdi%qDc-kaUr8QkbAg zQX#2=R9WpkNNHlbDpfY`J#^D2?<21S2;*MDrWws@FE)vz_U!P=kgnC%bSC0NtTZ7*$y zfA>B*k~WjrtK^kycZ^qw#c37vqDn`4m2}9)w95bV=qfoJ+?>jrX{8Y6R4}*midUE6 zOc(9cJ9pDWHq{wruj87Ypp%=c?PqhfWzhS-0t40xWx#@`g$10ivH@!k%&k^}ErPrU zbF0_D=8zJ=_Bz;PDJR%gfi2P&54JbJ=92yf+nZo>+FF6_EwDw|s)6lou(@rQz_uD} zF}9;%TLZReyTbPl*y8L8-@9N_ZqR>H2TJ&5Fi>U&KTvv0tqzn~+CaIMA1Je6pj^ua z%5~~MDLv?$zY!QHHwe?K1D+PfZEhnZ->6I8%_KSBnh$u|7^mci$oB(>$bjk60Z*zi znb4IU@QgH0sZ5s0YHdBJA zQJ>&CKf!BDc=U77)7Q8T*iw!91lRc)I_XjBU&lD!kWu#-ahFi6c(TwCC@wG^j3;xA zlm7lTRIUEWl6ONw7vi}7Pl~v3JIKPVKGdD^gy9PoZpsse-7MUcCk%VQ7D1FJ3}1px zxlgO9gjZ&TqUMe^5?Z z^B@;nhXZ5FKMm7AZ&jE7kDw9c#|hK7!yc1+IAMx&*lgDf^fI0FIa-FLxO z$kc_uqh_;iSorJb-=yL5LZZ3|cMP4$`Z`7b(*f>b^>K6#8?a(_*mRyLmOq~SWZWFg z9H35APZ&;AXK_V`eJjYmfx~9&hRTwqxc&^uyBLaPYj$b{IURi7{<$Z3W{)w$ue$E& zu&1thVr@s;VNVT6>D$QWJhvKJv4<2U#bEqtO1hHna6L#)ld~{~%_EhO%E7gjlp^(j z>mlikbWRY z@IRO;!hE=D5cAqdj&hb-lCmMpah(B#T2UXn4$Fu!7=3^*xQ^VrK^N8+p&lch=UGP{ z2OatEtRwFZ9r*>;kvE2p{14WVp9R}Ru*u{A*!~1tq*M-Um%!$da)IqHusNk3V7m;q zD5(Y5{sx;{ItR8ZV2hEy1KU4fgY`w*U+TaBzwo&UJd5>p*YZ~+x3cHU{%1m#%ciWI zv5rc&K6k`y@0T)x^sX0*`qVfRY*czAYDdO*pvs^B&KXyg=mi)L@ z&ks4Sm>`B6S6p_6oFmq^Q9@F)?Oy!w;)*vPUR*hKgNiG6b_W$#UTcHOk$9=1VQ(nT zu^_4OvlZF9oZ}llT>0?fW7ZbuX|-s+1rApMe1XHieHUURf_cxkhsjk4-^0WZu3}lP z(hx=v^kqE_ghg)9zt*s*t^|JO2}zA_S)BR-1ybiQBt}w`+1W_#sbij48?26aszXX{ zuyT^UivrV#1f$JjMO4};9eq#I1 zc32&}Y;Zerl^i!2ywJYi$|z>i$3Kvb;Y`N*au~oBtM zgS%HaqgN&u@B`dZ>^iRSM4J`LKc%@5d%EH*WDW0nI+QsLH;#K>cTu){9Vd}4Wt)|q zd_@YllxuRRCLr6iJG@DuT@cyYHN?N??lfC>tkI_gvFnuo^->WM0q~)A-qlDeUre| zOb0Z6PA)!JIqET9Ut;|r^vW$nZnK?NdUBIzeZn5Cqn-zhOA1?x)muNU>pbe|Jz_zw_Svo)f!imYS)xA~kc>)$Q>I18k3TwNYyY?)ts2A>~@*>Hwwhl#qXes~;g* zu7T#ckX&jm@XMg?2L-39r=DylM`mTN>n&>f2>9~fsXii{`g4U;-M zc;~BH909S(f)y5d$2`hTE#IJxM&2>DfaHz5WHlzFWY}jJo<8rYQXN!W5Gd?HkTCBy{GklyahB$kMmFHQtJW}Am zxkTuePMN$is2ez!ia@iDL=3c3*$%W*@#JaakPre5k{XYOVuuDvjo%wX1MSo`1ML(S zX#BwWoIcQ=V-@qFS}|y#yGIw8ISRE8W|RgU2iMPbl$ylt~G&cv+NmImMc@6be{24 zfned5tR&KsB#{(#=?PvYw_Sx@&&KcZv85+c-S=9WYrS}{e}>hu@~l4v?)9_a{@PAj zz`g!jxW9&5WinMA$l#a3Om>4-?<>Gh3TVt47i@rVZHo{V7teb78OFV`wy5571~~Ps z+0E+4EZ2v~ed1Yv?2<8B8OFHY)5q?6tgb&&>zcnOaP4Hz1lT>nC(2#vE^iET_XKA> zmBi{1?+JJn7VZhY&^)=<=gFmBPk!l<1y`OodCY6-%JZi49-;Grq>mfcm%Isg`+3go zOEtGIb?w%>eK&LaSE$?f>D>NpfZNY|s+qZ+S7E{J2Q;@&^tl~w#grX9@C^XNpu7-I zrWm`&ASy3#?$LTw($e*v-aX$j_Z-xO>DEYCG#)YPQTbdftdaZ>e2>cKL|sR<9`#4Q zM?DHX>W{2E$F%Z@j&}WQ;^>R!>tA>rUNms@PkKlH#DtyDgkg?8W#ni+7YmL)9lWFY zoT%%J=IGyeN1p*l|HjI5Rx8f~zKDimpDIb_dKM9>zv-t z=a{Ywnl8-GmyG<(=VHOne+BPnJ}2tBtoiwG-p`l8&wsP>Tv7Wk=`QfIGDVmPZv9v3 zzu>A&5!hp87@rcd+(ejTUN(D~LpM`!+bql!E(gvO+LNB7k2q846ZA~sGOKE3rqG8( zy6tSH(2f*vJA5;RnOb*0(_p6Hj?k)K3`@7ur2Sv<7;lY}4f@$Dcv!k4bzunxxJ7ci z)N15Me>a=ydDo&}@Ebkq6IkXp-;#rZSy*O_(W*=pW zkd%)yK_Sa)^dsSoB!#}Ym%gGvUzvLZA?5OvGWPu(Tu3fXNOMd`6(b?l1R*teA=FbQ z+d}BIgw)i+@iEx%q}=o*dH3o>`i1DW>IjbvrIM!ozkfTA?lGHGk_*oyt;T>Va z#=<`E4GKkPg@kgvcS?E&7<$JY@Rd(K_X_S>zVWewyEZpIg4qKGC2s0z)%Bb&Zbp0K zrh#y4D0TA`HWVS=&$t`$;=6h7HpIyWG1iT%+R<2yHP%EYfy&9wZsKz??}uRY68PHS6E`5=+IMLF$zL@s6N06qrjZUz6# za<@ekjYAYkK%9r<)20F?l|_Sm#0FoH@qZ{LLi=xvLCi0)n@Ak7%SZ&(286vLF*@+JV3U14So z^I5K8ZpUh;w}}_h1uyX5(U6|E;DrIa7oIoif`wIHpf+AYL%s0)HNEiswY)G;^TIlq zS}5I<_g+%#o(2cDV)u|O?jc$35n1kWTio|$x$pP4Xy`{%)xkge-O?tpTUshK;0Lq@ zJki&HeYd3IWahzZ6=?Fc3pDix707# zU$+`sCDhP7tw8h53iO0lpuq0uDWTyli@BLZeZ4rDSxQF8* z_DyeT!k;9U&MO5F2?fwlG%`zj0WQU-PCw~CJuz&)2iUgD> zK>%tcO7JM(H&6w6OEe;YFEW6xyoYi)jjp^W7iad;jS8UiI0N`9dJ1wtjjy7RjhAms zAYa1(zRGxUD>$UBQuF zz9~Za{Ow=!SzzO=@8Mgwx0DZOpQfSUZ7?GS6D{(Lu!1bW%K|f@7FD(2O)XCVHur) zr!0X4_ah$IED)Hrn28?ctyHn@w^~L|LR#x~ ztLS+05CZ?uI(#ZJI_$6xpN2T@W9#tg2>eq4Zhlh(dsmRE|2$g^vk(nmWQ$=o!muY> z40DiL_$pfr^AHXDvc>QOGF*O>ErzF%Zs^-=F)TzFzRMQFB81^kwiup4y0h=I#qb=W z;fHK7EJ5Po$80eyMP|D{2@EDZT0B{XOx=IB4u2UL&VI2DUykJdtM?}Da+dpwx(Y~M z6$*J`i)(#mk(E+{$OKJ|d;y)Ul{ISigaj#^Bdo%CE@xqN0;&1dUu9 zm8%`>v0g#!??vTFrjE5y`8HR`j4F_j@NQHAFDx_iqVK;HXlCRkRN;D)o%fo;LcGEv zib6QfOi?KN6grh(OreV@bW#^6yoXaLD+{4mf^($pL+!!K>s814CUR3iH(g>oDn_w@&!!K^3&nZB*ZG z_Ewb=_}ar`vYid@c;v7;(0bMF{O}dkQVZBzG#B$zYnqGmQ*N4D^ppG!pY4aH0c-Ld zv^+Eq%dIWV!{wHj=JnLHt9LuM0S5`gi<*8`}xnW5|b|v4#~SI`PA62eL!+ z7p0VypaZ2`3G&f=X8zh?>Mz#7^HVr+5#qHI&Cl@`papci|3XQ-@O81{+Ug^rp+g^1 zkQQWFbfX2iEDF&=x-5jM{+LZc4I&IaJrLEM7xS^nWBjP(OxfvGQkWKIN>XWIPDv43 zM6V=Mj)E?v$(pF%kc&MlsxP~9h#Hu%A!;-sYohMUih3X`YRZ^ z-vY|MSI_Ahk8x%iajr)=zt(d)H(;Fa8*y$!IQQ#0T}v>|9Y&m=BAf>TI9p(xyNx*a zBAf?BPK@sm$Crd9_<>IV5#9_-beu~hMEFTW)lp9@ba%exil~+t-x-cC2{OGOOY}RJ zNXYb0B-7)fD}Zwb#(Bkn6TUqc7_KMuoX(91XLN)SCp^dvXaXnooUWx9Cwzqz?NXxQ zdv^hxr$kPSFE_`Bg+Vmz|JE`@6BObTBxFSw!LosU(i#h2Wzl63*%w6Fz*!FCtZc+t z9pStfz*!UHtYgI40O7nOa$QEy&Oa@Hh!*`Ifw&4tg&24?3l7+!r$_F1jNv z%1!2q(PC^e=lkZec0glsTAZcsOp9}=OVASD)abz`QncCrA9zJiIQ|Y&8y`HU92hSg zej&ElKHMHEy?+= z6fNbQHY?vp2NC+uxJ$7n-t(RGR+^S(%t^E~$6SV%@iX&!V?D-u0F^DZ{*uMArzm(E zagt0qo^@`%FGy{O?h)|H54=hvc1O@HXvzBoB+nU;e3w6Y|A6Fqb;)5k9GEHR5LO3G z9)-tCMFQ7!P-CHz& z{F+qBWQkZfmJw2RH&hWlUGSROyYtRrLQ?jbJ-pVVlC?;!q>EG-fv`}hob6DkY%;G9 zE1@!buM}4*hC=0Qgn~HMR`wWIZuH~4uPU3ZfhmL$IVcxzML#FN5FZc=rV zrF?lGA6wN;Zmh(ryON(3`ajn{cqAlC6=e&mxj42SDY+%I5kb? z&_>O-rl*-nMe<=)(_|hDr(8rYS`+;|q?b3r<8J$!=%w&m8RGO3hZ<(bB>K-Q(&j5Q z&2FIgWJSLOo_Hlv7)ooJefSDaO^9CEIoV;P@ou)`10VUAMr5eJo9)WLF|w*rcJThZ z+vLmxpTr0wiM6gJ5oxlutVne7&!44Q*OnM*B(e6jBqIHMZ7UKzk;2Ts_BAzbk&kD| zC$pkgZHay}D|$67OTeO*CoXV+uWizfqu=H0uBOTQmvZ8Z|Aq=WocV?k?`!fEXa&~G zXVD5=FJF;X)c5j%O+N8jO&;-bqU9!^XxikJW+(0ykP=PK%wbK3+aKZgQKDJ*tqdjs z*_eIY)05pXiIxMowx_+JQ1RZjvdMgcyA7?ZzYT@?P9<82wS-3>b6-?g!%0l$+udK;T$RiRZ_rXSEMT&7iNRduz|dD?e>46EV(XliJ( z8lx468@H_ikvmhiSRysfK*@IL|RpRio9Ir#_<9 zI8Rll)xDn5&OLI$HVNg?!6@GYVEKV9@{FwLkD==o#+OFy14;&!rhGsRwwD<2cp4}t zYWZuUk;xgc%FZ$~Dq-8C)X3z=O~b=p`j!s}mpy{<%e*%{Fnwl={L2HL+qW;Ke8c(JhHb=3yY-)0EE8b=R>C1+s%9AAhO&0*x z83NdtgiI3wwAm0O&VnH63d5x0-F8#6k1G2+ou+(%DogS(CfrT$X6@t)dNA zBV+snR7+1;kl^b#eFIc&TAO*`2(8U|Adx0A4>;LF%IITR(ZBdSAgoEZ%66GrnM~ru zGPN?96UhEDwL;2Nht^?b`jyt<%2b!u)z#`L76bKYJ(l_mt;eOVPwVSFpmlYvkvtpF z28`t_ZNRZKqz(BzFJwi-S&|TUjc6m5`Y+muOWl|@=2I(ir{&qklOWceGEITaR9wf< z&h#O+m@?il7Nh^x@@yw=v{K@esc%A?F!le?CY<`Fw5g~*hGn+orFPObT!`jr3JNNLqdn1&fgOa( zk!Sv$zEW3Rqhdo;;A7WRlU>uwjLW4wdKH#EQav>dOCrv7Qa$AiQ;Id0%KA*a9<;j- zor>0m+lWOu-Nx(teQmV-}vc;)cs>!59e43cbj@C2s zoYuvrdUArhv|X{Ro!>+6VJ$b7-ov%rcC=k!JIALtX(ofPSe`VqM>R0LfnKLQZO_zr zXnRgg2ik#C6O)5)C21yKzT@TqY3vKG;=HCK?Z`6AMLTktb)ud0ofbB)>2dACbf%pd ze;(SInwW1AFU%P~S;3i3u-6lQ`ksX?IRI4AU`1*(e5p zWSYzX#c47JNTDerzeLO=9QQ`_&ACvaV&f$hQf|n$P z9;}b~lLDxUh)wb=c%Y%}gM=ps3Xk~Y6llz*3;sP%UJ1g(3cwoA2E?gGACr4xamAqz zAEmxKsZ^TE>aHYB5Fs}y=X5M3gu}pE);sx-bg4E@nxZPS^YdU3`-Y1gG;7-RPlvmwEslAPREUVW|hwfh=_*9mu5~L;)8%am%%Hmy68bwF3)UD|#F7;?STBpuimN9e;OWl@^ z;Zl#KW4)>IThk$C^Fi2-1pXgK$1&b^bR5TfFTGc%Lh#WLlNW-;$QWYQYxyH%2;$BA zDBO#|t$PQ0AE#_Q9k26dXI730bOKA=l}_MN-%sz?mBZ`J2j~MVbrOAmOFfZJH1p=r zYkTuS`XJ*?rVnzwljtO!3c;I0t@&uE-bc{`*)3m8YQlz?UIDj!BlWj@@SsZBBF>Wc z4M;v#pFE~NOAaA2nNDVf8b~K|g?flS#0uqF58t8y1w#TT$LlB|?_sR2rqC&ja0H#g z5l*G>l~Lujef@-ZlBc|3w=H|`7apb$GsaQ$VUBSco#tgk-=dc$c^Vn=`W}ftLLXtg zW9TCs?{qrdNNHaa#!R^|JONUC5HpS+uP2+7&!^*2`Y6+JAAOY5F@w%9E8k?3&4@nU znRF)Ooj_-DytC*mynK^Qwp%HT5HsA3%w&^?*Gg(}Npf<$$zhh_eoRO@)5Om##vY@O zv64MNALB|ko6a^USv+~pgfdeuny@D3AqewFU`sz&#wjLSMPg=bAr&*_65y9vSuu|# zK29HJlHkfonnUNPl9UI$F>|$f$W*o(IHNGqk5Vy z;HVbTg?=iH<`JGIW|7bH&xxLY)MQt)&-0}q^CgPspQcZ<%$L%qxy%>QMSfR6(q)ik^R*eXb>0YKU`_pM6=kQAwtaeyd zuh3T*MHYR9qgYOt`zcsfE9eTAZXI30rF)gW>QAR-H5bonC0)rVHqezE#cT96MiJO9 z<^|BCst$UczRsvN($_hvRdkh~N>ekRr-9mG#d(9i!3f@`Z*T-}(l;4_c6>q%JOhHz ze2c!tQg5ekajD;?Z|hQj#CLKFOdjjY%QI!=lSRP2nyzNtJLzhUdktN~bI;21DS3y! z!%}}j-{DffOW)O{7L+VBx$9Jvz~_jvqihzpwj4$ybHrFyh zz=ILx=o0^G!6LKM0)$27MP@rqK!4=`C5x}61db2!D_Lw=$>M7$sS1Vc;h!+Vw;*(n z6rR;TBX{@nCxVh*DDwx0bGDxTAC}hg(P2F&sN9nfK!glP#Fa;=lLs<;3-LJ!3sa*K@2J z=mtM4oWPtZ*YX$OJ^CJl9H;Mbkd1UBUw~P@vovB(KmpQO0XET140n=l;&AWN_x)M% z1z726X*iwX3b2`OW~`^^W{!0W-Qs6u1xVy7=B&SB>O#4oQnu2qjO9Gt%CT&t+xRlU zu;%T8w$tq_^#!_}OZ@@;K$lu*_^VB}*D4LazM>?c;jb~7S&L6j)|fRj=pq^df6PVR z!|#|p`BHYlxZ!vaf5Uvo${Y%?3H>M@&|>xDfPaT?o~gSXv{awyhJE<7B73S6D?GgY z)Z`UKr7w-m1%G+?;(ltjn?U$-%clW4+aU@*GaFwN1@Nw0EPv{<^qI*9B=H&8XZ$y_ zl^S%F1+s#gk3J7j*aH5&u=ek}^#2Zr94ni7L?3=}Egu#IL~-7SUs(3x7Xb>O`U2{D zcR(ucKwYggd-SQG7;I}&Ky%t>qA##H?K4^JVh7qe0^hXR=V@g;*1{Vfu_du)zRzS2 zuK1qaK9g5A#TePAYbQ$Hd|iEQa?h=NNuf2H|76N-8BiVZW8qs@x_S7wd{+j+2+^o~ zeL>j7e<<6p6dW>XKH>(PLnbdsh!dehCR?=G6n1H#ZsP}5dKJbm=quC7c8Xt==Xm(r z1DUe&Y2N4}dI8^?IxbW0*Yn zQ5!fPheu3aY-SNHCRUE&!tbJ4;!L><_|a|rnntGFjZNtG&^>J8P>$~5CJtZHFS&_B zYz20Q5nBnGKowrbag&Jy_jK|&-!goYudnD=EZ=JMD=y!?bg!5%OoC%;WX0BkoD;hQ~a6VCd>x;w8VXMAIrNg-N)tqHT@dRyB_4-K;t{Xub}$)zM0^ZoF3=%)D-?qe`cwB(x181C+G=XYGE1T{59@YLB%ih7slJ0{=)H|q$hb^ zZ!?3`ztUe>>U8=mm--YvrAw_-G1#zQ6<_;3Z`RrSJ$hd6QBZc8o@UDW(bJr=GxQ8o z=KBCZY*uW4=KJ61Z!Gmd`Wu(}EIrGoRyOcywfH--1?C(*$5;l_a~#WgdY)&2JTq9H zzti7Y>Y?;^F7*X^flm#2R?+gjz_%!0xA+JBgRu;!e{d`p=|wM#y0Id51k3YJ`X@_0 zivG!^zC+&4S^8B0r%~Ib>|K?I(p;vTy`h9y* zf5!p!`49bvv5cqxa4i4Qe|34n$HyS`ReF`Bet=%pQpbIeD3K4SM0EN3{rhKNodQMz zjKtU;RDKD3Hn7-q3MMHE0B47PvoqX7$}a)u01Nb&;@3wspI_p2czaIZivUan@Ej+g?Ph`-qDi`t;DnoP>sBxjeLNpeQc zXLGK~`IelKt7onexkkhFvs{OA9g#C~U&s@Y$0=vzNzXGT&%JU+-V%9hu(IivQV+7oI|lrs{aNPH=Axtvkw`#NXq z0Dl9yLEZ-W<&1`|hWQ#6gzKS(XBwW9Ga5xTD$uAfTst;OZ`2>IlN-%z^rW28xL)IS zjXT11Q{!EY_rUen##b6&l{1?B+cd7}U2;a#@=fbCZ7657INsvV7MJCWmSbB!(sBk| ze`tBW%Ks+plQ<8eBhUzpwp%Iio|*4kJ2%e>=?X z@O+1*aNW@1(+<1jjE)H%>vXIS*X|t$cN_}W=^dZ$_zYYRcl@p6c{!ug_)arB&4%mp zPHQ`Dfa~5)KXp1GXLK&#xn5@|M;EEfU0rg)wNsbAT?WAQDkybV> zF|8h4lhOvI4Usc?KHhUlPw;Ec4|{&y^IJKiSN>k*dsTvKyI#F|rNec4ucv!~pL!ka zb-EXnt9P;9)q2;2Ylq%_diRqv`uv&hOplT?(krDmOm70$N75IjFNW(o=^v!;kTd#D z?mMq9#7n<6{nGmNk~4-*8@ga9_-W{sVKKwNZ^On9n>h^pK5XZ(Z-*U}Glpjje_;3| zxNaE!>2RpG5qFPhIid|*A0M$~1n3+okIXv~;&fzo+4$jQmy3 z7*%Oh!%?7PRF6@^M~#B(pQD|lLEq?-qic??4c8%~Cyt&B*Tth>8~p}czaM>eG{pay zm@$RM6oqT&G5y92gzJyk6ZHX7S)Y%*LYjGZ%fK3qQ@ zdw4APb(}OV_c$tN5PRG@Le3YEG!bP4x$#|AgK4PBM2B`pfm6Rn>W~6!rFA*x$_Ew#Yd_tzzs?$E6$J#liWed;U$H_!N){@k~ai3yrNKflm^MF44m}?bJlR# zc@_Q#VGqH(p5zNrC@=PUaPe+zPYPTIb-cps#iwhEDWuSK63UCco}8@fRcd?+DRLd9 z@^Y^?uPWK~0V#H!CG)ax1h*=klq4l?fOKB|jpAqRP-Y{IRE?CnL8ahJawGH5Dx@PR za|4UQ7w1Oj!@3}C0E{9e;RY9sFWk+@D}oJI{2+gll)njOf*TGSs?N z{Gkk$VPDLHO(fbv#>8-Fu;#CZN7x_U?vU?H+mlJ*DA5K9HB!Pp@eiDQw0uS$3P+0; zE&Svx>=%E;D1L#cnI*gKVXwZlBvZptBSZ}!Ibq+3k>iaXWgg?*_0@_@3r9~t^zacB z_D^60>7%GUnI4WJG>Z603i}9;Bz-hZCNsj(WEf3+M1}oi98vnHYENc`qsla@_{a+T z$~?04(Y1%n4oBBDql=HQu)nSyVfrYWMdpN~%u*{v>Mjx4almnzi+s|Ri7(eN!Z^vwkz>>DZZuOTI9`eh~JbD=fgbg^P3aq ziqCCIe0x82`*t|gZ(6AH;U4z;%?o$M@7(cHq%&C)j{2J#^?c-qeSdQ!U)SNk8xH-O z9{POvhy8!^!(TT5*ebwj?=S=M9#8E3zsf6Sv;3cn(7q(WZS_)E!hfOrK;5Slu7l8h z8EibV=@6U)r`!ZoBJ0Af;s4sQ)fN%1hyP!TP+F35n!T*F3K$HQv9@s!*${3U|JSym z)Qj3a!gcZgZ68WqL<()hw`7_?HinzY|Gk;;O(k3(|No|<)Q33HdOzGsZi!aHx0G<5 z+!`%KsS|7hwk6zVZkaa2x0`Ui+&b+>sTXu&R*!58H=kRo`S49BTsOB?6H@Aidp7<- zxar(-O^0tj;rhAtnvYUH+_QFR3Hd18if+kP#J8ky9o?EONo!5oqne%J)^y9ZCcZ_5 z>*>~QQA#~wD-EB7+tw}Jw)plHuB%(SeJOQ?u1J(5pM{&*E#J)4rsjR=XFJ&yuCxC{ zo$2dscevjEGxa9aowG9eGF*56sk#&DkBlID!}a%{t3R<0$B?hXb@-pGL$MxPkp1C$ z{Lj{-SeJ{*fpA^^r|VLz&lcohxIX{$^(ofrSaLXAr?*9&iuHOAITEhd+ooQ{x*bK1 zhU@mWs#~>wm5<1T>-N@PE?4R+JAc}_h$YFfaMR6}>$2nK|7TkD#iwxnX0K`dKkFPZB!gq!kh+m!j{9Iofvw>c~I%n#7* z$;oi5zO7p|-?GDXeS5cTed{hsPK8_dZQr{279Ote+rNb?_3co<=i~jP&wO$w+|cic zhORbt?t1>I5w7<;qoY^qT=~=1Vd|0d;U<4aHF>q!t6lzuaQ)wL z^{>W&()EYy|IX_Aks;t>xC^)=y8yKtP=|s`;W)Ts<3NoCWk?9e!JRoIAVb6DaF=jL zcL{2@pbimN!trp&$AcOZ%1{xGhdX`J%MhMhcAPI82YlyGby-KRRV zgySQ8cY^hoFvNIwIyI5l7x=2{=tk6`#u*-J!ZCuxh}ylVLryqO!b6T46WG;v zcN4ds5XS(C5<*-gH*u4)q!_uIlpxbdDYAoQ2f_D@aA@Pg2>|f>gCFCe>}f zlA88N*ON`i_32q2qPZ*m0gTji^nUM?6GYM(iN1BO^%L$R?y+`^`48zL*CE~H38cHcj-<#JNt&|;>FFFpdOKH>bmwoRpQ{2H;2J^(xmJ=4*Ux0A zyCfOz?ng$tmyyx#AIR9KBIMqvK4g5^k7QzWQ8FpI7kMap37Hywh)jzqK&Ho} zk{L12lUXs}li9IF$(-1}WM1qmEmf^hSgKN?l~k=_6{%{)RH=HUFQjUf{*r1``ADi><*Zb*>ME&bwRGw3 z>Jd_{>aR+*Ys`^q)>tRisPUteSZj(@yVmPccG8rSVDHEkeC zEgRaURt>+AS~qGVwQ00jYS*}$)T!}e=d))T?z#sdww1QlGYMr1W;}q`vJQmHM^2D)n!lE)DL`UCQWKLK@O(v^2EyLTO~@ z7o}01-+=3f(%8AW

`Z)wH#-OR1ftJ6j5-Gc`axQG+y>I#122m1%G-X8Ty%%kQr9Ufj!|PEil;Lz=89 zr`{lXsVVzqD$f$AZt8C;rVhPM>JAlFKbgwe;ddxHo*fP0P9HR}1-kk(Pd)Z&9k z_fX$Z^BRzrQI{xhfwWMQMPRna8(k;|S)XYOj)2Wlx1Ba2WrA|;z%}C=Z zo2J2L%og2(j)l5Sg&skAgt|#Be;uiyMycnHBHd42rTklwR#9JTQra+EX&X9&)ZBKQ z6;Kx_uMVWyR6pfmLAsebL(S+!nnt}(O|!~$krlHY*Y@%!Pk96P;;1g_FDmLy^g5^s zD&#GsEz}K7cC()d>he`ewLiv-yL`k&lZQC1zHaF95O>vAYnQ87X!94t>b}tCBfM;` z;$53Tq}e>g@9MtY<|gKMtN(H|^tg-8?qrEvrR2T5o@~XtMCYQE>Xs>Gx=f{9SEE$u bT9jS7v&wGW&q}4@qEso*s?}-7UcCQ5wsACGz%loWEqwiPHqM+Mji$gM()XtEKvYj_yvIg delta 27 icmcc3d7E>CGz%lwWEqwiPEH0cMlJ>wM$XBNEKvYjoCSFR diff --git a/target/scala-2.12/classes/include/gpr_exu.class b/target/scala-2.12/classes/include/gpr_exu.class index b7ee6b2f2fedb729067b14c5fb6531afeb61e447..345f00c1f512e9e750f2a81e72106eacc19ca2cf 100644 GIT binary patch delta 41 wcmbQnH;r$@C054R$pUPmlV7l^GsXc~UA!?2T#T^{dW>-lL5wkzm$T&q0QU$A;Q#;t delta 41 wcmbQnH;r$@C054h$pUPmlV7l^GsXZ}UA$2YT#V5SdWo=4Gw3l!Fa$D&P2S6v4*=c?3WNXv diff --git a/target/scala-2.12/classes/include/ic_data_ext_in_pkt_t.class b/target/scala-2.12/classes/include/ic_data_ext_in_pkt_t.class index 17d2546d8917d6555b7f37a12b56abeb84346460..93bb6eb7363d7ffb17c4c1c3e2af0c5daa2a05be 100644 GIT binary patch delta 129 zcmaDR@=RpI8Meu8>|&E2v8hjP2Ga8E>XQ!u=@=mW7f8+?kjFHgp^0e* V!!)Lu46B%CG3;ZSIQa_aBml%XDCGbE delta 129 zcmaDR@=RpI88*fVlMk|sPJYCu&Nvawl4n<+e1=VIatx5>WEYz}6G*!O>1#l`8AuCr zs82osqyvETUm)EJq^&r_CZFPXsM*iJ#WaCIj%gx;5z{0FH>Sx9QA|@9@|dPFG%-zM Vn8q}nVHML1hJ8%^ldo`20synJC}aQt diff --git a/target/scala-2.12/classes/include/ic_mem.class b/target/scala-2.12/classes/include/ic_mem.class index 28187f79b10f11b7e1f7813780b8771eb75162f8..5eab63f1c644c358fa37da6379eccfec26ab19c7 100644 GIT binary patch delta 3287 zcmX}uc~Dhl9LDkYT=#Ou1-ayes4ZT&VKWk$nlp)&rEuZ0i3@7D;Z_PLXt4<{skq=P zxM7Kk8weLQatfDeAvKzEDby6ah)b?DEiP%(d(Qj(e*fIh_nhZF%wb>{S{~S19@soJ zBa8;=cG=|*BZkZRavwQ6_GuX!9;ogXM%!ig2p_p5JP22H;e+|UEf!PZ5b7(-5M97 zp7&;Um$&1>tO}9|@#eF3SrqTEJPkXI)YlPk8LWe?67)Ual zt@kN#8*GC9WAr{67Q-{J^H{yR;BxpKY@Mk0FqjR$gb(1WySOssxpz(U23b(_{ zu*U?wkAdsqS=i-0y+^_o@HlLfr1zmP2iC%eu>VATE)9C%9q62-_hh&OdSSq1y^n<( z;Lot@6un2m0(b(povQaYVJ^|`sQ8s3F3P1E}{SO%M6&*^$kgd5>6&}W9; z-Ebv53ER!o`&)1!JOclP17_)S^Wc7X4+g)l_vvsayaIcDp!acb6KsIpX6ro~u7cmg z_H*?9Hq3)Z;bS;3MW0KD2jK6pZ>rvBz+JEf_D<9Lc(@s!gT8b19s^gyde~u}-iN__ zcnm&)gVOc640sU!0bkD0`%JhSUWL!i*ZTxm0?$MH0=>t=HI}}zeu4Sd(3|O$y*@Pm zGMkmgRmau+BU)#19p&npN$V7@L#P;h)$v($rkbmDHr-3$+ROEX%bi2#wsZZ%H9VKr z60Un(Ll@Fo#C5}}E_w8BtMcfKmn$@%?k(lIz}0sVt+`xhxcV%nbpcmBSI;H1rgDAD z^~_Rp4O>d@cEq|ie=c1owLd)p?AwJp);qrUf4qSGPq81_4tI= zIb2_J**~RqI#(@Mr>(S3k*f0JDuCg^(WV` z9kg!by3O@Q8Lex%u5u07X|72->D?NwYxCXu?V{%vaW!x`chj21^%K|gduUDPI>F_? zm)6-_Uvc@Co2xf7NG6vD$_^EFSyt|l!<5a+{0blGU*VL;)pcTpL$=vx{s-SymQ)1G zq5JHzQQgZ?KD*B$Yn7vv50ypA{*`ulTA8NoROyf&WrXsMa+%UuWtVlzWM!)=huonY zqVy`WlmVV@@=#TfaZ^^0^p*Fk9L6nGJ~G5J!TL{oiznH#bG0_V`jT<+K+^sITYQ7) zD$a@i;=D){7et=;Rcsa)MWeW6*hHh@6ir5?xNM{fuTdqDwEQN(#mWwE0sDvQKO+bn}D5)qc zM^G-6C@2bYQKQE2(#_OpN)&GuxCm&IXpWU=I@38H`#%4i^E==3oNwO&1qMfz!BM5X zbBU&x8}wTK(~`wPQKlK((|@***{J2y1E%s#{_fV(Y5&*pd`yn~lxXA!jP>Q|HMKGJ ze3o9`H0Wd0)sdgo%TF*H9l0)0-Z$tSd2XP;(7C`&>p3Dwo*RQQ#Oh?&C04Uh$NLQ) zLeChB)pLkghmFZ%4G&HiYe$$pw*-$(>CQb(a+)ZUpEc<;$UQ9o&`Xgt&(q-_r`@&#~aFljzJF~&!u!D1!{%< zgl0!jFBaMZ^+Qg}s28ECU>VJJ0m+o*)X_s*pdX;|k<{~na-pxFQRtN@x{(UCLAN3I zXxTGH(`LZH3N26Jn_63*|vw&_h+OD`~d0m2|Hi z8i91HD2;;}APeNYntIEjT~IG%7fZb$s1!P@>Rv3(_SXB<&WDaekDyoMsJ9;KfbKvq zuA$xCIttx` zUdp82TBr#cf}Y(#y%kU$bXAomi)J%rQM=qKd)}QTe|IQ=vzqp8Kv=17c_Y{r7NM&A)9)c&aJ1}TGg}sm#5i7 z_d=lk&?88{mwLOQ`_Q5WN~@vU(3_2vRzO40f_*ZL*+;YWsb@Lc-2HT~7`hDUnkdbI zeu17lKxqba7IHdBX%h4eNqh9x3)o zEmL`t=_y{<;=vcSXnCJ_RwSNHJEY@h#ChopcUNw&$(>|&Gev#C#R0Mat->XY{Z=|~{`3rJ4`(&ijulP?455+E(Wp+0#d zkoM(JXIwhDkzI6h7m&3K%sS5TP;)K=7t=fjIi~pxMobGB+?WpcUNjAnglN;GZC*NmNXPgUW$*`+WKFKCFITA>-v5QTf2Be*V^kpF30Hg&t z)FUXvQA`UM@|YGfG%+n= Vn8vi2VHML7hJ8%4Ctu{81OR^*C`14N diff --git a/target/scala-2.12/classes/include/iccm_mem.class b/target/scala-2.12/classes/include/iccm_mem.class index 8795d6168da9f840968f600ab82f34daf9b3f9e1..38e26612e5becd2405d32a192e013e83584e6589 100644 GIT binary patch delta 3143 zcmYk8dr(wm7>CcI<%D9&Wf5zpv~m|3mCR}aq%2q1u+rnklTLno&CEe82ad{`sEge9ybH@6IsGI)+^w z!!E~KEruS^9BLGwTCAe0%|j$dP82g2o7LNq#eSj?<|9rneo?=R(NAyD9^x)?Lwxxu zkj+DQhHCfCq23}s)TUdidK#>;x*J8dHC(k$Yms{T+tSrj*w(41YgmJN8m!)8N~F8! z37f4x{To*HzdL96)9TY;_-ggEL=>tUdx`!C?cL<70`M8;>7_L?NaZB)YorBq6(Lc9 z>BLZW~}TfU?cb~ zXpECR7OVz)LDzWML%=ey8@vw&E|qiZ!H>Z^;M@e+bHIb(&)^e@vZsQ3z{{ZbGTGz6 z8n6$Xm?V2BxDEUQ90P-1lXG_P6Yvkv|8?1O!9(CL;FHO+r-2UeJ8;@^+2g@lupgY1 zBD)pb4t^*D$F_x{3?H{)A^)%PSc8ASkr`iD1{(oqz1s7AP zVY|-u!Un39Y**R*H&Wfo_6?iwCaN3R`q^fdP%UKpO1F^`+AZ&Gn(1cq+)Q^_Y+Y<_ zrBqYdI@liELUkG25wX*>180)l%Kb_9NSKg6a<4 zjtkmt&MqpYY=dm3I;zENy=;%yQ(en;j?HH`)f~3Z+1wkbX0mnacCCSSTmC-H9A_K< z0o^6A9b&u3w&X*aYhk;~W^JU}$o3oCD|@KcvE9&Zs)Kf`a?s2*w)stTSI%~sZFV!& z&1?f~v-VQ8v-Pk&wvXx>wzF*0TC}>bg?9T)f7br;rnb`SGT2VCx$dW$%yx`zT$@(4 z-=^_xW-+S%HWh6qG5>&3Tu_;>((Qmrw5znKysffarP*l|XH;f7J;m4oU&Ej<#CeHe zr^zs+nuoAEQ}o}!*PU596AtR^`1)Xy!M8_oS9+BIrB8`f`js5zg0fAys5q2MO1Cng V3@d|%hm;}1Y^A3o;&AkY{{Ydqc>e$Z delta 3398 zcmYk;c~F#P90%}s(Q+a&K@PE+l8yx$l!|IXv`9I2xvw}(xkO410YLD+lxbp>9i-<(Kj=DfuMj`d1%Bf-MF16})+}J^VLfxiTMx&Qb^=O)m#%xc-pp!r~Q&%X5 zSo9*Pz0?@>U>th>R0Z`pb&v8|j~fM=+SX&X-nEIJ|aszsal!^M5TDlRv zD5{Iik6dMXLMB&vnFN;xL0J?~_U zCbYBq!JDA0HsQ65R3&wW(xsrchT2IDQh!j-ZN`nQ)KTh&ChJtpmYj-qD|L-p_9oJ3 zY9BR8EqV*R0IG^QOId6|?-idVAz^R}Y%DpgDkQFD|>7H(uyz0@trIUBtc>LB$!^+*nSv6@PAFxwQ9 z#oN#cqH3sf)cjoZyr~kiY{gKn`o%C@;3^j7Y5(q}5~&l^g6&A-sAEulKEep9llq$q z+<{&Tb(``jK-y@Q`c0~iwx$rtUg{_6rJYD?sB4sa5z;d18_J~^X%RI}Ih7#IqrTEK zTY}j#-$rMcvfYJesnifZk7CjWm`zO5LNv%g{SS{iSJnIc77JqccmbtH84Z z)J=6Nx{dmhay)=EojOI?G$Ku*1~pALVz!MR zpwmaq{}9ijsl(JAD)b}t+NnP&Lle>_>KE#@W~2?&bxqbL%vNhcXPWY8!Lv&03gy;{ zbQd*6J>7=1fEuM9JBT!gI!i5WS5xnH%=VdfRzG>x9k{oN8lWr>A>BY7r{;C4srpMj zO6t7!YglyZ>m%*OM5kU9ciIc9F1;9%yHW0Qa<7!TN0+@gBlm2%>$>%#SMF=%eyht? z6m-YSm%QAaBiFzlx%QvxNzu8CC^pJ@#ZwtoB9seCx-zCzDC3GrnNWt6No7X4sCz(} O(zz)k{Xs{<7W@lZHauhi diff --git a/target/scala-2.12/classes/include/ifu_dec.class b/target/scala-2.12/classes/include/ifu_dec.class index 6e6b7a013caa560a02958e5b9d140ac9f0aad09d..c898de5ee2b55147f1ff0d7387de9add14bf301d 100644 GIT binary patch delta 69 zcmX@YcZ6@l0@le=Y+{qQv8qoF2hyKe)fqV^FJu*+Y`~_@$O&fUvPFurGH@}nF^Dp< VGbk`}FlaM!GMF*4PQJ~S2>_Tr53K+I delta 65 zcmX@YcZ6@l0#-(r$qQL+7+Ha&=;Y6=>XR3+icL0PQ=fbnNawOeiZU~BF|sg-GO{u# TFtRadGqN+7F)~lS&6WuOUF;84 diff --git a/target/scala-2.12/classes/include/ifu_dma.class b/target/scala-2.12/classes/include/ifu_dma.class index a79d8c1b9b5ddd1041ed10094b37b7efeefa5642..55dc505775df05bd55017397d58c8b940c734d47 100644 GIT binary patch delta 41 vcmaFF^@wXj0t+MmMWYuk;Y^1vEuM zO+ni&4vj%CKpMqa?6-VB-#p5r*Vxm&XLaE@Ju6!Mp?w+_oxamcx}{Tk;#*zOYZ~}Y zUucW2=?$$Kt6#K3cQm6-`G0Nd_mO@Gnvm^d|g=v+5a|{(bx*qw~c<#bNWYfdS(auN&D1u zjK0zq-O+1$>IC{uyY!bn(#SQsr9E181AU>F^oJI1<@v;0qnU_{RF08Jgd4fQP&yb% mjIk8Bl{e(_g**Ai1P8ds5flwf(Z&o{m}7timPoXA_^=160Y3Qv diff --git a/target/scala-2.12/classes/include/load_cam_pkt_t.class b/target/scala-2.12/classes/include/load_cam_pkt_t.class index ec2bbdf91cd43b0ad7c3422bf31a012d4139a751..bf829468a776f870482fa2b25b109f64b7173450 100644 GIT binary patch delta 49 zcmV-10M7r`4b}~?SOt^P1s0QT1t$TYla>WM0icu91%45n015$~03HFK05Sof07e0v HlVS#RqTLTp delta 49 zcmV-10M7r`4b}~?SOo!`lUW5k0iBbU1w4~j1s0R&1!)nQ015$|03HFI05Sod07e0t HlVS#RklPN# diff --git a/target/scala-2.12/classes/include/lsu_dec.class b/target/scala-2.12/classes/include/lsu_dec.class index 8b22202f50c05a3488db75e63aa1b4d099ad4b25..3f72b800826cb522f291bfb118f02a899e560f33 100644 GIT binary patch delta 37 tcmZqYZs*?6%EGvIavO^cF>o=gW)Njq!=S*hYO)4vJOJOa3fKSu diff --git a/target/scala-2.12/classes/include/lsu_dma.class b/target/scala-2.12/classes/include/lsu_dma.class index d000e77b8cd34282d599c7864a7e84d6fb615fad..277697ef700b8e3665a3b3c8c9ada9c7cc2fc16f 100644 GIT binary patch delta 69 zcmZn_X%*R^%rSW`huCCG4)w{mfOHv$I^&edi5#MnHv?Hy!K@D)^`a9QxELleh%!uO UP+*wCV979*A%K$?k0GjB-Gh&16G1vB?M7)F3=|aHITMupCl>Gz{MoX cAjc%fV8kTP;KroD5XGd(kk2GN`5Aj105X;m&j0`b diff --git a/target/scala-2.12/classes/include/lsu_exu.class b/target/scala-2.12/classes/include/lsu_exu.class index 5baae7781dab0f307c0661408eb8ab2745e1722f..0c4a82ec7538d966269eacc215db87e12d215a8c 100644 GIT binary patch delta 37 vcmV+=0NVeZ4xJ9L*#!ZqliCG50jiT128s=+015!904@Nk08#*`ldcAD^I!}T delta 37 vcmV+=0NVeZ4xJ9L*#!ZoliCG50jQG~28s=)015!704@Ni08#*^ldcAD@}LX` diff --git a/target/scala-2.12/classes/include/lsu_pic.class b/target/scala-2.12/classes/include/lsu_pic.class index 92b9c22681b5d1ab2732174a1aa9590b3b137177..916f07ec2a9a9d68de235b85c03ec5a66040f64a 100644 GIT binary patch delta 106 zcmaDU_EKzv4#(tW9AcB5IMgRU2GaFFT7gq+@*W@^3#5Mn=~+P9j8mPlcd{a<=;UG` zs}IE5yn&O0QL&wYi=l%-nW2-xhM|igl%boUlA(uTE<-QFL54ntrwr|rZ*oll0L`%< AS^xk5 delta 106 zcmaDU_EKzv4hLh~WJONV$xa;VjO}1nJ%{>a9S*U{dw_H%kp2mzmjP)rPW8!;fpjsD zR^Sxdyn&O0QL&YQi=mA{nW3G*hM|KYl%bQMlA()XE<-oNL53cNrwpx=Z*oll0D$`* A)&Kwi diff --git a/target/scala-2.12/classes/include/lsu_pkt_t.class b/target/scala-2.12/classes/include/lsu_pkt_t.class index 38f0a8889f1afada130d0cf310eaeffa3cb4f80e..83755719de0f9651c865003691167bde108eeeca 100644 GIT binary patch delta 165 zcmW;8p$fuK7zNRIqCun8oY^_#P$? zrtd3lX>YNo2hVEZIepOut@>6kbVxsRL)*U72c6O{J<`6h`lc%y8K-wTHm;KC)=zcM u<^Mg+wHHc&nk1-82ayzLNEfjT(3BApnIM%Jtjy7pB{EqfmmNYq2d5vsQYQld delta 165 zcmW;8uMYuX7zgm@zQKDxIp^+GOnoogOwnwbQOQ(UL^SQ$Y$BU3-zJ;v5Ac6TzLP$m z%2xKC886nIUubEZm;ARfPBUZmN~iQgkF?`EebG6s`BqPKMBj8v)4=J2PUx2&=peBA s3~v2MLd23IkuK^|q9Hw`GDK6x$Yh3=ERf3*g{)y^gSPAu=_Ne>0QmPN2LJ#7 diff --git a/target/scala-2.12/classes/include/lsu_tlu.class b/target/scala-2.12/classes/include/lsu_tlu.class index 9f8a47202fb86be44ab898bb642361de1db21dad..0f8a445ea416732f103dd134dcf3a026fd3470c5 100644 GIT binary patch delta 41 wcmX@XbAo4s5-a1$$qB5YlPy@)8BYOOCA=pXxEM|{C^MX5uwghc`5|jM020~^{r~^~ delta 41 wcmX@XbAo4s5-a2J$qB5YlPy@)8BYLNCA`NNxEPKzC^MX3uwghh`5|jM01^@m@&Et; diff --git a/target/scala-2.12/classes/include/mul_pkt_t.class b/target/scala-2.12/classes/include/mul_pkt_t.class index dd5462d6544ebf73eed62a89134e7e676d946516..c8a9971f8d0f1a5200ff5f97e73993b68a312dd8 100644 GIT binary patch delta 238 zcmWm0F-t;W6b9gP-lluKHzDX7MO;2vS1;?b~y>Zspi(`oC!>9%(I+5QkDg zQ#NrVJ7`G*ZAoz~cQ}zTPUR6DdBd5^(Unh}%P%f;6_;8WoJwf8?;4oCV}LbE;2% z0;C&&v?7<-5}5Nq>0E@MW^{R~`; z2N>iS4>A}r9%67~Jj@Wqc!VL3@hC$x<8g-Rj3*dYGoEBPz<7$`3gc;p7mQ~Z{xF_p M6kyyxIf`c)04Jt8#{d8T delta 180 zcmZpWYLMFShn;cXIhAV^Woq)?WOg*IJ`v}P17s0Wdd7&RKiOF<@4*y|v!MJy2AL2l}))zvwwPR?W`m7CYRi8HD9>N^v zsoH_C3Vj`;KI6hO)#q4vu6k=nVTq7;bQj$bZulNPdT}uasI(V*&6{+NfD0pi)bo~t zWgDtjbY z2Yw08+ba9ZU@3SOybrz@FXwW>)8K8;GeP!Lum`*eu1u6Y0c-;&z$HntTflnoEAWYJ zvTp**z!C5P=$9<#^1vZ*7W8^e_B5~;`~`I0E_))_4*m!_?vOnSYyihWyPdKJf#u*R z_z?8pCFkwx{ogw=+uoJurI_;G`25bT^feT)j-3V5KpMn2@0hw~H5F7^Y zfZkcMXMp|SG`MP??8)FU@F#F-w(PNBGx#-VpCh{otOCzTHs@;DQ3T{_e}u5y*tAVyUtTbGFYeeO0f!a2%O z_*-3VVpVexxz;58<@mZaMQ3!s&Y|=Db8Ngq6(=Q3S*?UC>y-#4Mlma?N~BVxSd=Cu YN@-W3l~d~OIVDz^P(p|9y_Y%ffA4zyq_Zzht7XIa zyhSH&I&`UWRkKjN_ymkB|?X#&TppK zJYS}c8LET6gyw9a-Ug@)It%>^y_iThY|u&QCKQxJy$q?QB%19y65nL%BtdP^IOLT= zJquJ1eFZ(Vm3l8h<7w^^I?Yxg&tf(QGz*1or?(bDr=VNViXGJ31@%I|LQm|ZUJBF!U6E2{ z&}^|8)NX`Ep}CoqMnaX)dFVd0dKcZWL+?X>Kr6GTmj(4nUCyG}p3J7sR;UxY3aMYE zUL4c}U4kBdje0t$3i=fK4+_tr8%0uGIW*gCBq6!f$%gu&DQIaP^-`fD&=1hUeCowR z&Cu7-yaMX!rE&{swhNRr+ng0I7H$*&5G?jU)@T!d+J&w|t9H|~8t6x8Wg(^I&=|DL z?o6$&w_b9c1DRhD-7A2Gp~v=6nhiN1&(|s44t)g8+e>K*bP{qergW23SuxFaABp7+ z>U2YQp{No{JE0k9eJQ0a(C<)q8Kn)-HR$A>S%W z^Pw-GMf)htg3dt;szo|c9mvw54_y+oi6nVHbq1jaYv|cVs2`ez%x_Zf7<32HzeQ;W zbQ4-vOX)%AH>vq`G+TWgbta(a>gicEbQKD2ptKbF7V>YTvS~)V zyOdT*S?mF9TuOYg@b1y5qU0BEYmbKcT76gp-@|)+*a+W?`0mlGVW;`7<@;^ESMWWg z*M~Xyp3V1JzW4JztWU$HdcByfFNOcUjP>R5RoBngp^y6?Q3dN2wGyQ)SE7}*N{kYx j7?cdfs1z$ErAaX>?TSS?p;(m*N~|)j=!fpUmow*oam1*F diff --git a/target/scala-2.12/classes/include/read_data$.class b/target/scala-2.12/classes/include/read_data$.class index fa936f217196930ec97a652ac7f9d6f3c4aa0b58..4223e5ea3b4b6b87057e13b2d5c3d37972160a5d 100644 GIT binary patch delta 19 ZcmaFQ{GNG3IU{5EK+U8Ab}2g?kp<}xj~R;uwHa<$RBo0V%ma~I4n-*r1w{m2MMUJt zSjeQBLG93{P`gcK#*|8BrVz`inNV}AsciT6eBpWi+0W9YbS+^A{-CmN#~p7aQjiy0ndTcVrdTqtH4jef5DgIs4D@Ff#cx3c-l9B zec%nyErIq_upRs!G?;0R0vo|^!G{uQ4+5*fLGV9tNfLFX;BoLa=$%Y^Hux4e2F^*L zJqLX|xA}HQ;IR0qC1fT^V=+yaUe9pnW5F1iT5lXVRVyc7Q*E zkFTaZ25bf|fDgY)dkDB4JVR_=L$e>a8GIkS3ockoT@Ls*_zP%UM|%d?30?)CSWkN_ zsKAThj4awi!5!dP&~5|mOTjJR2jHLJ!ffht!K2`>pvOkqGr=zK8aOkD_Be1aI0QQ8 z(jErZf}er*d9*JB%fS!9d*Gsc>hi#T@D}JKR28@vuaSx9?4xKE>A4HZs&DH@fr zh`zurMMhOR=_Y*T8PzkJc+VGpR=8_1H(A0z7XD}nH<`ju2%lEUO_K0;h1-{L6C=D2 zez}bA9HOf!FS(Q!R?T6 z_t*HmMEKXjpMIU2JmF`A8!EY3FZ`77N2<8V5Pn?v)M{!LSM%N9!I|xM%C3e#BU*T` z@V|wdwsYSl{EqOz9o!s%ucm+B@Oy1T8tK6z$T3wBQIMpZ5R zituN5akEwUMd5SmxhWR@mGGx_bCWClv~Ya`H|yXn4SaXUJ-nw2KPG%iBR6K@{p`(6 zoJ0w?2>(lXcr*8%!fy)?P~5b_KUaM9rF(gA5K1KbV@cWLAEwZcCVKI0%aX~GADJG66?ApEHC2f`x{ao;2S zKHQ^&@7~eD?YMCNPCnl+{FZRPE^Zoy|15lQH#c>{uL}2mgPTg>-wB_4n3~wbeE0J> zv;DK3{U(1#k?=2s&+MVbQsl0(H8-duJ)SDe`ak)bR@Pcvl$*uN&aBcS^(x)sX_sg< zXVq>=wf;?z+pAZP^(JdpV150mw?!YPbJfM`p3^1hmg~&AXkDT%MHe@)yDxIe|D3WZ AivR!s delta 3344 zcmX}vYfzL`90u@RKBQ(+B+I5@4T^)T6=E|LDPCq+mbI|Jm=m2472PqKJGO> z?)C2J2)#|5iOA7bf3sOz^%kReGIFM9HZSn(E|{0_+%1!6jC7|aG3HT{*0EXa+Iq^8 ztF2ClQG`S-)l?Lfr>&z=mD*~FcH1aMqUCD_#B^w@><-1w6caH|X*-|T2A+j$8jUgv zuefxND&n#=*{#0fMqDs^kBYE(Ig!74j;M_f@-$Az%h$gbzgkNAfM=T%o39c zE0uyp<|=v9ZZ(L`RqmSxahdX6jk83mh5Cw`nuwm6s-r%p{-MIG?i+GO`Rc=-y+Qmz zJ)MN77E%M$1Qn2sUN&`@8lwz0^sLlg>H;+_MfO5dFk8La%PBvh{-s__#ZxP(6VxR2 zOd5I{s6pyFH8&l-9IA`@PD!7E*^)BQZl%7a9()O@g=(NisQ;)XnYd9!ouqD4AzA1Z zQEw`_vM}4cY;elF$cY5s*SoxP0vLyifW|JQunE)cHF2|a@sN59VUzN&?%;l zQ8%f;eDv&8H}wPc*c$X~R68|FJ+v0RXr=PCnC%>r_Lor!r?yb1sJm3?I@~Cs-lBe? z=C4ODkLsbWP_qhTZ)E{S6KXHt3YVxEg?LsBwSziO={KOajM_@QPyINxeQ zl20*a%P&T|m%2*LEJ}BW z5xq5(le$JdUV&a3wcjIO;i_U^GtxrpBkGY# zr1{i))U+z3nbbR!S2a=_HK^pO#%u{&&~Z|CDa%%*oz(BtiW;PXxW~&tXQ+qkk>*h+si_Sz4Q;?|Z>zoh zZR;CxFPR#k{-)wzL$8;*Lq+aDdPvFMWD>to%Xi9Dp0!igsTZ2ushmxAu6gz*5xNWa z8mP;ZX*bes)FoQ#7>={rnDl>poXCKHiSu3 zKlK+C*N$Efb(=B^q#a5l0;4V4hop^~pq}54bQg7%T66$uJ@qXWd=P03HA>CxK)Q+g zTxqfcvy~h|XN2U0E) zA|?5;d#o==pQ64o-|Pz#xmG_B*dHWZeSX5O{q*kl6#}vW;XQ-aDgOggQKU8i diff --git a/target/scala-2.12/classes/include/reg_pkt_t.class b/target/scala-2.12/classes/include/reg_pkt_t.class index 068a5a0ccb525bab0074312daf1fae91a0105620..8e6f95edefec067a16d5a0793301843253d96f28 100644 GIT binary patch delta 49 zcmV-10M7r)4ayC$Oa+t11s0QH1t$UWlZpjA0rQi`1%46m015%|03HGI05Spd07e1u HlU4?FzJd`o delta 49 zcmV-10M7r)4ayC$Oa%e&lT8IY0q~QG1w4~X1s0Rs1!)oP015%`03HGG05Spb07e1s HlU4?FvJeof diff --git a/target/scala-2.12/classes/include/rets_pkt_t.class b/target/scala-2.12/classes/include/rets_pkt_t.class index 15c39b98e9d02438ad1fb3d3081d5adf023cde1a..85ed6e9dc088d2dcbd2ce98688cec69686f79b98 100644 GIT binary patch delta 49 zcmV-10M7sW4f_qSeFc;E1s0Q&1t$Tele+~x0j87q1%45u015%503HFQ05Sol07e0$ HlZOU$&F&DQ delta 49 zcmV-10M7sW4f_qSeFXuclYRv}0i%<<1w4~|1s0PH25AwY015%303HFO05Soj07e0! HlZOU$qC5{7 diff --git a/target/scala-2.12/classes/include/tlu_busbuff.class b/target/scala-2.12/classes/include/tlu_busbuff.class index 364d5a5ec8c4ea22e34b6b4f7275d5f0e653ea54..b2428d15be9dbe899f21034f4fb1ef7aa9473e0b 100644 GIT binary patch delta 141 zcmWm0JrV&y6h-0NLj9UZmuM2fizK8hzyf9)id;-SFIB|`R2k!Mrb7!*Wf|mRSDoNH zDNEV0Wc0U8cD^>si delta 141 zcmW;8D-Oay6hP5CmCO_r6I2ai6b38=%>ud&0v-*%&yv6fNL$KpQpo~H*ajZW3+kLU zYqKh`rjoVm%fJRx|Cie!iS<&bbM>WeROf<3b)kOMtvYdDp6bf^A`NnKzL}+CGb-s& eF{Eb7nVg0t7j|4ZawBr*&4Ulo^eAQDJ^TQY;wo1F diff --git a/target/scala-2.12/classes/include/tlu_exu.class b/target/scala-2.12/classes/include/tlu_exu.class index 6987e9c377b8e388c145342a49169c41cd582e7a..f87d6743613a21a467020d19e9b20fbfa7e16dbe 100644 GIT binary patch delta 3549 zcmY+`c~F&A7{~E@C|Bwa?gb2I5|_a%rZS^JX*dmvc3JNtq9|J?E{Ilaf?=$ps33F{ z+)xuySsYQytSM0&%SvS`wPb3>mC7l^nvBY&_kGXL`#k+~Ki_+vht~tcTs+g`ai+(k z&Ce!-n)*wB+dNH++-RF*ysve6$$|)PdD}L|{XQ@v)ZGQFJO9@f85|kt-s_C8$aRrp zjrYeR6Agz(&BxpOp0+<79-tX7Zm%l(b=(u?93vE z+10-_G1@Fs?Fq(A@2~C2TKmXw$K$)1Wl*eH);aX=PyfC><&O@lvE%0q6*d{~bZD;! zjMqNrRO3mtE^ldfg`uN0ePy3Z|0-V@JWH7g55r$!V4RvSf(`I0e0H{)&x3XFBJ_$^ z^H{h6o`wD9sQENl2tS5@!;raZFAKK8-{9B;HD3((!E12XJT;#Wx57)%JYUW2a3lNz z_D@vv>97cX0{?+8B&oe@cm(#q=aSWY32cPdp?`{+C&F#;GPIGhhkqfcN3# z#cD4Xw!>aHeuWf!}_edV~o#D{n;y4(e5eM-fz+QV%8tAe!75mQdzgN z?!TIL5?Hsge#F}KHtjdE?n93*q`U7bq}{u$!;9#=j`eNUQ;TV*n)MCVAtkg^!TJZ* zL8Y`)!uk^HF=c8eUi-7D|Ap6o?iX;T_lPz0jBM7QvmRPbJIh(0WNleXJBwI<$oi>u zw3EX6DC>R|v@;i7UO{(%$mY)Vw7ZY>U#ufH&`v%2SXF@RWj%eP+R@KzS^vU1w32o< zvA)haxQcexxm(>`fA)k;G%sd-k+rp&c2==I&w6+b?PRh3jJ4l8w3ETQgSA=GP8#du z=x#}OPu@(sM_50(h0f=&Zf5;}wWF5y8(80C9Z^R+J6YdhJ#8!PY+?N~+IJh>y=oin zUSs|Ib~<0nx{LMr9kf%#`dikcchXKi>vOFA>uD#G^%>UB>{2^3chTKX;7tGh@!Cz# zSjhSV)`R!ZP7>=j)=#`kJMpZWSl?%D-%I;@S^vq})}VHB8|dymIMeSQwvV2%ne|Vs zr!>+|CF`rKC+(-5a@JQ^k2^p+g{;3}9dM9#^3eMaM#~KC|L_Bwtg=aShGw^BiRP$g zU)iCVs(D|tUUPD@Rd#9SY7S}fmF=2wn!TDen&Vrn@`7f%re~|SY-|Y>v!yf6N8W6) zig>Lo(!VuD*koaArt#_{2OLTgw)V6`VIEU$CbNhzg@{N~f`~G$7SX0XBF6Noh&6Q! lyRZm{2oX+^AY7tA%o4jroH#9Ji(4YzW03ZU8;2JR_z%fFyeCjbNB#z7wZzlbI7oS*XdRYSxp*V7_8>^uyYUg#e32y-i-!3a_W-&LBUNAwz&IbvDY69c46#XNU5fG5QHxP0n0z@>gUO zPovq1&zRh7@{S~BLT8}gAb0azPksz}L#u7?#BV}N-lV%WL3PkIXi*gPBA|oN1!&$z z>aBx{pwFOx6uCyzY+2ECt`GVh@`#}{1!{xFp{1Ls7Yo%x*CB^k>gl0F(ASElV`;Ya zo2gw4eGdH#y&6ZoY^WcagkFrN-gc-Rx&^r;P;WETplCROW^=Sq#{gA97a{vZ>IFb0 z&^hQo=(Qv|kprED?nA4#P;ZAK>lT`A0?D$i)QN+RK|et1Wa=5AYUmqi{x<4ufJ&i3 zXck(NB2Ofy&};+BUj9@}L7v;`)>Nnix(&JRpk6$59QqM*N~N9&s(~&+3({oor8JtY zOxerXhMX{)cbOm}khk80_A9Nmi z4Eg5Li2_9}xis4!wnWXn^5k!X=>iX4mM4E3NPQ2v=hM4FXcSsrKxqzi!6uXKu3dYm zGYqNUrgtgOr_i&7lv(I(_nHtM!wkyhBem7kA(Yb8sD`@e4N_Rp-kmCVLw?Usk z&s0#F0G);ARZ<$QsHBo+dxXUJE_K?VzoC$Wlr|~qulC?m(E39%mG6#1ze2uMl-5AE zAn$5QD{PXp$-7q9P*MV2gWPH<-2+{QmRTvyg1&^D-=j1g8iX7;rOD98ipDw37JryJ z{m_#~=-o!B8+r&Cj#94``U?uKqqGsa53Q@G^a%8eqD2ifTXh3<#-Ue^(YpiC802}J z(qia4=!Hf~3!qDoOB1D;&i(o!X&tjN?6*40`!A$Hti)440 N*=~WjV&Y7a{r{%n>`(vz diff --git a/target/scala-2.12/classes/include/trace_pkt_t.class b/target/scala-2.12/classes/include/trace_pkt_t.class index fe6d6f24b5db20769e103aca3cc74b49fc9b8bfc..001b03a39d5d7f80bb0c25d1dceb92ff97a5f8ff 100644 GIT binary patch delta 102 zcmbO%Hd$=LLH5bk9AcBNv#U?80Ma5H>XWwu=|CX;2}t(=X?;$y$)`Eg8C515aEeam z;8bT+-E6>V#i%I9z{M!fpv$Ph5Xh*=P|B#pFoRK_w&oCTks0BH_R z^~qZ~#5TKfsxm6dFmN%-GUzhOF$6NoGn6taFw9_7WZ2E9#Bh&MnURT6W^y-I2LJ+o B8P)&* diff --git a/target/scala-2.12/classes/include/trap_pkt_t.class b/target/scala-2.12/classes/include/trap_pkt_t.class index 0b752e619cad5be6df4862dcde7ffdcdb8169822..8732e7d4ecddb957a575a53ff05b675160ac0688 100644 GIT binary patch delta 137 zcmWN?Ee^s!7zEH6)o!uSIviPr01F!KfaCzxXu=J?1SDwI;BX`y0MYW_asV_5mN4eM zkcDiwkE|D`c8a{^I*GjnJ=Sl%&>ffBQBU}Js_ fRfZM>B_m_(L2BH7} delta 19 Zcmey!{E>M>B_m_>(&O}*0rA|1!WO=1d1cO!Jr{I5}?`qi;Rq8^N>Sqp@-~g4N)NWMiD1SAr$rG4M9{Y`p9?frr6spguwFX<$3} zGdM3%?y;Z%zXl&$Bli%{1fBvlYvukTSPC8o?|@!OvfB*416~IgCCfb>>;T8XCsO1d z2R4D{z{l6gJrt|~PlI-;a`ywvzz@JF&^t|bx!}9t@1R?{+%v#V@E34?hTP-9W^fF2 z%#?c=SPPDVGqU9F50--`z`w!e*|N(6kAQ!Gi(ip@CfEgD1fR^2dji-3o(E^GmwPz4 z6Z{OE`KsIlzzXm~@E>r+2HE9<1K&@^50xyFL3*^2A+zWmKYG0FkBv=Q20ooT@b{7#? zD8CGciu9tTP=0Y+{5o^rEp%Sb{0j3GMby;TJRDz_dhyIw+P5>mz}&5vniA$`m_J=Y zO#$;!=JQIa*}(i0=Gro9GMOKTPn6N!lgp`nkNM0BI*()C&-^~~s7mU)nNKk{Zlk7+ z`Jc=Kw^P&1{2E-hgYLd(2ep@(FMplRP0W8}?)e5a+nAqczNm_tV&-2lf2x|AeCDT_ z&o#-$V3Kz?nDpXf+nHWC)lBbtk-_{J^G9l_Nn$?8e8x^{Vwszn-(w!Ri~26+cbEs) z$!1F(-TfxcET1D_H@!y_^Q+8X*h9^3=9idz*Hcr?{0HV9Z&Fjqe2lrifts!Go(8)6 z!baNjn4e-kM^Lk#`A5uWHBpn!e2DqO&D5-AKET|rg_;=VeeiEv=#Hh+_^K79pyKAyU=V}+>Z+6pUtL7|9%_-`?5-0ne#Z8-~_N!+{ zPxd=%Jd>0;O0u$4Nm2ZjbxO37s^lnXO1YA*G$MyKw*yWemB-19m2`#pDmFt7{LQ!dj} zE<=7Hnl#}bk|kdoLtc=t)n=_|3iS|oLVTRNz|cV6cStAd!#u>T&_(Kf$IcY?|4wO5 zm~>(yEZnIelgZibGC5MKyf=gwJM**Q5$awi0wR=IS|U2+Yqi-Fwes)^j<+%Jh* zEXxqC6Gc%es&%#yvWJVk zgf+&f%14}uQN9X$+#E48)^T!<2&1-AA5;HQfpIud;*|1=%CoLBS@I$}`P2Y)iCPek zo`u>+eNW9zKrex6q0UkdCZcCjWlO|tqexnkP+3WpQb(y9)Y4>}SVtYAE>jCr(6dte zsUIk>RHbK3#b`p^E8oB`sfW_=tZ=H9I!S5L(R-dMqmEHGselZeSWmr0T~XzpiP^F< z(e9!qs7JDpCQ+@_81?Wf^dhJ_>J;T-K`)3Zr`}UFX~AsEtY{ZdZ&SZg`fT)aC_D8d zH7^IfWU7rCr`&SUi=^sR4d-Gu*O$;SP!-g1>Mv^fYMii9hpFGFMK7b5OLbEhs7LeA zOHoywhuO|CnY9L;C~7BZ(_wjOn_{4QLi zyw~Absnjm&JmtO~Ju|g~`jon-0KH(UiW;GAt9rtQ*@|p9H$+WSzJ*9vQwOL?YJL%V zX;cUG6*YSUdeKw^^_i+aH#lbV6u}#n4}{@jU(vo%d23g6g$jHX_nN4ms1?OX>zs;n zKH;fNNUEvxl)eOMDRqW=ycB5>b(-=jL%Npwh?-rFG?zN2YO)-&WmcdwOwFjoy(DUY zx=Y1Wq1Qv*qD-5Sc2d7n!PQ9HsLQI{YcSi+8gwS9<*(shE%hDczXj=L>KygtR-`4= z7t~|hkQP#>sJXRDYOGaeGuHZw51o5o;a=xRd_@j*lzN~ZX$Cb!xo$_ANcB^9sOTN& zbyGK~um&ZyHDI=D>Ry@B*obqj)FtYcl(%sZmD(Fq5Ez~d6GY6H_ za!{FVxY$QbsC(s;a9*!oldk@Oo!qMzU2$5`Ca=N0S}`uKRr2cArxzpg8Y!>0<+Wa3 zpYGF&)ACv*ude-iF(j`Bd7bX_6lML&KN2SfJj6B1G9ceOa$>+uV7DRq&|2nv?auiYb!hA0GWGR*&S@ef z#jKf8RHvvPrwOqewLhbg71MhK;v@R3qcR~Bl!3Wvabd^!Si6q3fWV^-QW;7d8Oh&UxGnvWw(O0;Ah}J z;KCd^R{{2eH^EuCvTp=?!K>i(JlWTR`@xH#K4129a1S^P2CtJn9&~{x!GFPL*2}p{ z@B}yx&VEsL2Y3v;2F}%dds9q`#AIkyEI0B?bF zHp*TMz6o9jBOS8mf(OBG!SG_)Gr?ByEcif)>~^poJPqCj7nRDnD)4>K55{hiy##y< z{0WTOEPEc<4Sokkyd--T*anV(Q(l%m0c-$$;5~40nVj1SexNa2_{-$)p-I@B>Tk2p zX%bzqOzfX4r_#=Loo!(S)n>Nu*`BJTTF-Wo&A5eXHQP6AQB_nc*@iUpSJB-zZ>1R@ zTi7-_D`FdDdw4t5e6|6$pjW77vmIyqk1eyB=6cyCG>hCpcRRd;X8dgNHFVa=_8Z%h zomAV{uCXnsrMipl3fq$|s&#A^*kbC`no&o0`&!$p-*#j@Jy*eYhV9V?s+-tOv*}-@ zTFCY>+e5EW&0{;kHo1}ND$QJtbhmq4GMZ?{%XXVBX_s32-6nB}?G~H0nQ8~yuWWI< zskX9RWt;D&+5}VYroL0`9x5)j^K8*ARJXH@u+3SrEI6zLffepuzjT2 zSUcS<_jQ`-XA2Z`wvz1~w!3WUduh(Y_7_{?KC0bp<7}1=s{7b}(JZ8s?$**tGh=M? zy6CKtZIo@!eyX)>=h$W*pt_CiEZg*hRGn;}vrX+*tGS!*c2e7`-)_hudTs;Thip?0 zQ_W%PW4rGN)fH@Sv)y4!dxPeB*#2Z&dQ`1tN9k@iwY_>ba}PbYm+fb^MIN>KoJQgH z#E4jLm>BXH14@J|JzNBPqXSA6(+i7N{rBACbt-Fkuevt%)`U28p}JySw5~)Krz_Rj Mb&dhUvAMzj17Er_a{vGU delta 3320 zcmX}vX;76_9LMpip_EfIv4u97!i#{LT27j!Si^EbK;#0ZAhM}=SzO`*p@zs-ARlRwVv~E|KB%fKIi;?=Xw4!cUW%!;Q0Q* z@kcL(k8`NY;hDx78eucm0Gq#hKGH`Wi3oP@u1753d`wo=9XXa-)u>y^MyJGkL(%%3VT;;~Rd)wse3VDb3}ZJtriQbHhK8g3 zRbXtYTPilgP^H~hO^gen=dDuX^hBW%Q`MokAa~YaX%MB-b4_!wgOLZ@Csm#`C?)8*EqNy*)vsR#1bRKyvlim`v z1D!z=mP;=jZ9|`+zfA?C$ZSO^a_=bm16flgb)YUZgdSZXy)@K@E+FqT=_Q~B^o6OB zG?^`8rL-&1r|2IvFI{@Ys0ZCZk7r0P7j>g6Xj-Q9R-(P8T$wVPPnLA-Xea7Np4rli zM3v|S`WHR3N^X>(V`v!7SS`IgQ!T4ywyPx5*GMNF?L!xlZ;td5Q6u^i-MdzLHdKX9 zqTA?MhrW^RklA|8z5ZFaiDu@?Q}fZA=o$*hlU@eekG@5I`O-^5P3SDTuR!-^7szbY z=3dWs3f)2T*U3{$(Q!0_X04ZA0eTDlgaS86FB7$+?@W!`D6=JRly);3K$BjSG#b?) z7rKiU6v~ZF=zX_*)kxvkUk9tQIrZ;%m(!}++)8rqpDU821zkh)iY2W_-=il>B&|l@ zppcg&Ekj?Uz*0#|&>2%Br83)wP1128-_3I7Kz-dI42z`#GG)uY; zokZR(lIEZfO%1ikY#Fafrw4f`Ia`k2L3faSm-IT(Unpj`r0r-Jh3}DcH~PhtSF6m{ z*eabNG^b6@YSAE?xmVH(bPheXPtwikESk1oQYZQhO>Wm|Si8)2!rbdm*Xw}XTZ2A8 zlMYInj*g;x4oSKUy^U_8gx96lf&N5`4(qh=u*`PD-0RuGI^^Ci^fQ{@sZ*CTL^T-7 zHUCrY?+j8E_J@>bSCBg1>8rxK^mmDlE~l~jb?ddRyWGoR@wVhzf-HHKP)oig%Hrtt Jf8#07{{hTu>1zN0 diff --git a/target/scala-2.12/classes/include/write_resp$.class b/target/scala-2.12/classes/include/write_resp$.class index a784f4523b7dab5df6410ea5a75d620a2abe2c5c..96dfff2c4bb487d7ccaa50599bc8989a9737789e 100644 GIT binary patch delta 19 Zcmey!{E>M>B_m_rM>B_m_blh6-h-luGLlS1PP2k7f)jw5c>xn^B~)WB2!d*zfnBeV*U@dHBuC46`$gjJl7E zx(|F8E*9Fn#8`N$gBoFqSfo7r8Pp;~uMzzb0j}q(5zo0iL_g`iqE{b?bDfybPxdC| ztjv(EaMX~d&~8^;Ss$+c@B!M zWaq((-;7j?xiKj&7crR**9uSLJl3j3iqUyT=kI#A*l+Y#n)AkBH?x=-8}IncS3ZYg z_2a?b`2g5QG=CCWV+Yy-am?@f}s z5v&L8;FM&!F9$b+L*Q+2aftt5~ z9tN+23(RuQ2m8QF;G9CaXMlUaZ$WL5+!MfN@C$J2db#Vt8t^!H2YkjNyHaovykVLA zR@4c-Reo#Rtvb=^@>qQ5>BRHJw6`$-iTTnJY8sedVE$w&HMPvoF%R58O*!+gn9tov zO$qa1`1nS;yLl6}pEB2$(Rm*8A?DLxqh>YpLFQiN)TA))XZ|1am7A%zF`t0@RnXn{ zRZ#l}^N311?_hp~d2kgqJDFc%9#lai{K zj$-B~na_Hinsv-SVXoOqO)m4J%%^RmCX4xD=AL!3*;=O)$u5_7cb@(0I@5`SdTM)_ z-)0`&Kus6(8_dJEQ`64;GV^7P)a+n>k@=D)YU<$cH__b}Hq&0s{0wvd9n_RDKgE2` zPHL>o?aUu+p{9WOapvk>)Z{Qf0{?jz-91xKdx*J5E1f4Xf1CL~%;Vdr?_oa9d__Ao zdzoKn9@ark8}nb`_jl6Wn>(o;W4?Gdoo{1)p84Z@sHtLpnz`Q_)NEot!hH5#YAno8 zFrV2a8$%b}{TR-ifBQcB=pEV2KVW{>erht94=|r{fSN?+Z!y2aJnkU%-OO(>kLs39 zX*b>d8qS<|5AC6Mv@-vN`Ln&Uv0HsbqvBdI+#BdtD5?`?2ydIeTam*wBFvWM_+Oyg iW^sJZ=yQJ7^=+7LRz099RLxfvsX|od!D(+U_x>M`zgx9~5u2;6 zS7URu)n(I*l(sZ^C?Sw-Rlrwnl1_(={oFmdWTO3Uc^ER#}%GaNnl&Y;oY8^_FPjuO4 z3IF6MC4;C=mN)I@U@?^Jxfv|(Qj1e?R!Y51{Z56aqL)uOs2`}u%;;IXk~7Lzzr^H` zG<1@vCh9!pn~q)-RYQG5O;Af-z>PBM9qJZkSR;GpHJGhe?d6m|QnT0MSsSQM>N4fO z4!vY*4|Rc>vL3x?YA5wE^|w-p1+&>KxYtkpK}BppT0r$tW7Ojt(c4IMQCFyd4D?c{ zX6kb#cLrvQ$wa%B`h@z2TAGDkIW<7trsid%S4cUj>(rba^fIV}O0FEt7MP1pD%C<= zr2ICaXQb@Z8R}o^nHO=Rf;vr&Q}grCD^lvn!)!O0%*{t9lR89QrGhr2XQo=IFQ|tK z&@)kW)LH5t^=zTMkz0t_2Gw5vE!?3N6yd2`s1wvpDr5_KS=3?b8!C7!dTCS}HB3Eh zmAyq)%vP`Va<+5SeQH@To?1!0OS!3qCFpIX-lTq_LSI5Jo9d>%Rr1+}+0wV6-A;{A z(@K%XQ4N%fdO$5N!;LEHJ+FdUd zFV$ZDv_l$jubethJ^C8bV(J_f_&UEonj8s5H=m*%r1Uu~V0+ur{PSs1a&zJ5n3< z88xc|sg*iQ1?)wdPko>?wimNy33LW1-+ee+N4-Ver&9N$*Gv6HtvZ0Tn;NI0JCW|E zeo^x8!fdTw=!{W|58`YW^&Pd~5Yk%e67|Gkq}!=sYEC!OGU`)mW{*sxdNA7=wU@tn z{zq^xk9wb)b`)tQ)lW@6hIB1;lDbEwyn&vB`jd)x$h6df*>0=7oGq#s_x4dgQ_K2f z>arO`vyyyoyVw`zQ>;ES`#Hlzt@d3Y+9|(HIGknL8hl)?jmIlzSao_`v2LEOM7L6B L9h`pRdB6Vwo)h6{

M>MW+~cD3Y|oO?^F6yrFZ4{4mi8P3*CEnNJ;z8d_nZvZsnUvGO{A5* z9n$N)qoq~7^TIX1w7T~z(waUI(mQ?TN|}A$m)7?ANLttDOStZn-s^Kn+Sun8xSo?K?r*)~}hgy??y4qyOX5&H)k9#{)`ApA2XteLCQC>9c|DrOyYBkai86D}6C2 zUfMnAZfVb;9@4(SW2CPKzao7z_zmgX!Rw?0gFk@lLFrJ&1?ljRT+;VL+DJ!+_K=Pa zog^I}dQtj$*l6j*ux--G;r*mvhrcVG8c{_$J>pU6%!qHKvm^eI&W(IQIzQ^1^!w=k z(uL9AN`H*GN4hv>tMupC+R~-5Tcy9oH7BmP4TQLhNcOv?k^E#1X-*>UnnU8rT=*54 zqZHWY!!Ku!%3yl}ez|g-1KU&ZD=Np|U|RscqH`t@XY6$O8xotd5h)t`C}}`qa=rz& z8DR6|Tnx6EV2jH&8f>$`c2}-6ussI0_*_T8HXCd?bA1A~$HA5(j}vTjz?M7rd9cj| zTdq9!f^8ny^5*Fcw)tSoleZSwo&a0Eyv4xwB-m))d0=}AYz6Y(54Hth%b)jmuq^~z zp}dE{_B7ZE(g(q|2y8{@K(H+aTjAoZ!S)Q;iWRR8wr9aswD@?iJqNZD#nZv|JlKkt zco%F-z*efn60p4hwvr`d!L}4^WlCHE+lyc;T{#cfmVqsyvIMr5z*e@Z8*DFwt$dXW zV0#5@=fJiSY?W$H1lwz1t6F;i*j@))mBi&> zTLrf2iSxkr2H2|AQOf%!*lN~M%KH}BYBb0Xwzt7nt3d?VR)g*Ch6Ta425gB9Ww5;i zw%QHPf$d$e)ou74*fPOZr%_?BWr3}JBNy1#f~{Vo{$N`NwuX(`gKa(78Z>$mY#YGV zxY2`Pdk<`l8g~TSMzA$)TnB8Mz}BSk9HEVnoY+JzAvhgoq+X}W8 zP45ERHn6pBas_PL!Pcs2L$G}Swzf?Z!1f{7+O)U~wvWKpuEjC1?Eu?7EoXpjC)hf) z91XUQ!PdUzA7J|gY@J$u54KOi*0EJruzd!$F0G)pV?PI5=T@7+whL_CTCD`z7hvn! zT8V?*VC&vmiGw|0OKQCmY+r&crS+3w`wDEyZ56-l1zTEM#V`B7mfCh9*uDl^&$bVN z?HjQ5X!j!6_Jgf=yT`!xE!cXsr(in(w)FOPuzd%%KJAq{KM1yd?Ugz|1h&5IUjy4= zunlPc6xhB8TmSa^!FB{}gW7Kc+YewH*gV-wxJznf$b-- z4e788Y{$Viyu&)M{S3BY9qWVb1lUG)ECaS*z&4`eP_Uf@+vtwn!1gQHMs<7!Y^T6B zw&OIgod(;Oj_1L425k3sJP5Ymz&5VaY_OdL+xSlRg6$mG?(4JxZ0Estf2Wth_B+@n zbUFdH3t*er=}WNv0k#J^D|LPmY?C@Gb^a&V9_*3}Y?r|HQ0J>)`wMK7y9@x^Ww1@{ z(gAFLgKbKebzr*!wrO3Kf$bl#J>1m;wtvAky~|~=T?N}CT^A8&90A*mu2V_TI0zX6*E zY>T>Y1zSAWo=z?Vw!6UgOtKSfIl#6!8G7ruoM3w{xiZ*tf$iDknPAHewk649z?KJW z&nNE%TVAj&O@1G26l^b~KwFK=2exG?&{pH}gYCtX31BM#wwF`-f~_FfUP{>rwnAWA zp0XTlg~9ep$}zAN0o$u7yTDcyY%5YrgRL0YUQ3M!TXC?hOofN{X71-3U+p9foMu)UG`1K7%d?d{Z0!B!S*Z>7}(TLReDq?HC+Ik2rx8v?fSV0$;M zE7&T4?VX;`w&E&+EvqNAt++~H%k23r*eZi2iO{b?ZfmYU~34ro#_?8)(C7n(ielR zG1xvye;8~{!1i(a4zM)^+h^&k!PX3HpZ0}*H?BF@cJ+mRH?9TPKJV8HY%RgIyI(7? zwF280LzNhB4Yn_bDly&$Yjbs~!v}$_GuXZz4t+^n7qA^14t+^nSFn9Iq7B%(f$i{! z8emHT+o2Ik9d!rWkr7HAC4=qzkuXNZrGV||NEoByQo;7a$W~xW1KY8Y)xg#RY(I|N z1h$@FJ3ev+*m{BOr;)#ctvA?CjNAvdK4ANKl;YELu$>&G__QzBei=0iZ2iD?YE&xN z`h)G)(Mo*`0Na^SN_`9j+v(A@!8QnNXGa$Y+hDN$HhMDHGQf6z^kA?J0o%FJZ-8y+ z|0=cf_$KN!j^n>yGHo)MNmGt06*-FKkfMMf2y(1N4nYdYQK*0gfff|Orp1F>L>5+9 zLFH0B5Lp!!bz!Y2D(lLwE?A`km4Z+}B-~l7%I! z3_mYfzGN4}(_WIyvPqI%4u2`xBa&UpHb`hw_=Uqw>ff`E1%WtuQpFFf{i)S$O!+s^XOvzu~4*KDb7jd^rq| z|4d(QXr9uckEuPr9F^$HRf#fran#9AJ12h|+vJy{PF~=gye+oLZ$zE^jC1n$u}ywI z>f}Yv$va}3ydmo3=bV#EVw?O$)X9sTlXt~7c}vvEOP!N<$2NI?)XB@8llR9q`DE0| zFFGe5ifwX5)X6V7Cm)V!vaO>|e#JTYXl#=MQ75l-PCg#nj%eJ;`ua|9I+18V7ifkLmHdVF_W!pG1r<(jVXPRmz zN8Bv$BhBR-wUq5GvTZHfTV>l;wztW)z3L!uLS|^A9Osekr?Ryq56G7lmiMvG>w; zI+wmem%fcIeVbhRHoNqF?b27|(pT*0i?_C0CGzz{-~U)9xpwsCcz?RV)5y7X0Z^vTa@CtY#Atdkw1*!N*UF`@y-QywM<3^ve#LpP?&etcbgVP3Sj%<8&T_tHB+GWmMmaP2S@K-YagyU4 z<$DAz=dqFvcgaS&WaC`2S-~g&c>PKhx&8%TaLL|r$%5^T# zI!n+lS(7WX&`6f@I6OEqI4(F#9^H3>MZx0W&R}WqWUw-LDM2SR34N|q z!dR_5Wq|>KfjTf4G6mmg-x$p&D(!#XsHy!+S<3CX_OEAI$Wrd9wSN=Kf3cJsVeKzw zxx>Fxn+kfdL+)d>Z;$LSZ`lJMX4pVhES3Kzb`-JP%@J~grp;X}%h++4 zOm3~Td64V`*;z8VDbnUCvP#MPEu^yKqnkD_%FuubagqgUQYBK=qpD5SD9~63nn6p! zpD6(?1Z~}gTlW+=th0|~b&cZn;hx1SYmGB$<(|cU03se{35?qEVK`YSU z0WTO32l3z&KhTf0?eV{M&gL|Mq41j?!Nbnw$XH{oPr848kDm4%W z33@OsLm&(8g`qGEhQoc3EvNw;wgT>fml!aDy(8g%7)9Tg(4UqUeWvnW_EssC&+-%a z7z*HX_!K6=CfF!PsLuo=WW*_>hEY=)29+hK2Wc4x6JRV%gdBJP9)dA29&+Jf7!9KY zBi-ntRG8(xFcjv+%kTZ`RDbg|Q0gt1OE!dTFuVqDvSSWARR3R=Uh&<5JVZO{(d!|l)kIzlJt41a<sfCKo|s>Fc^kF7TgO%VHgaD`vh;PceminRB9Nn zlvm(Y*Z}{4^}Gf@gpXJj!c&4Ct;Z<6PVoE)WpEIFhNEx-PQe){he|ChE=KrhIEelP$sAq$2HdNWlv z+z(@5EIbGkAP)-QQJ5^~uc)TMOn4IJz&w}_&%m>=7?ufo3)PG8GOUEx;SE>=@51}Q z!|wf1&_z@mU?Y4EUqIySBj*yC9O>J}j_rbuR3%iAk8sa3^$!p3ocm zLVp+pLj=8=YAB3=QIG@UU_4BOFie8S1pOw}6qpWAz-;(4@HBcB!4g;wkw@cgs>lx* zIo-%NkBo}!Sj*lIU_BJV$Aacr_3-QM`2se>SFi_nMJHe8QU@_(xy2_7b9+FT0T4-Rm>NbNxEea;y)Pd@b@RoxlZTWTs0F1XN0RR91 diff --git a/target/scala-2.12/classes/dma_main$delayedInit$body.class b/target/scala-2.12/classes/dma_main$delayedInit$body.class index db6374b3fc7e1b3c57beda55f05a858d055ab6ad..3d661916fe21787b6d674b49394f4dd59eb44639 100644 GIT binary patch delta 21 acmX@kdYpBGCKD4A!(?qHe-Kr}{CH6C?FNw5lGUiHZbfFc1v z`Y({~1=3c$Vv|n+=`BE-oll)n9<0)ZPkr)7Ua`%Me18}Ws3J z5Aujk?gff`1d5yj(%F1sliB&y85O}YEGOj iNHcOV$S~?L$T9{p$T4OyC@?lNC^F7rP@23<;4uJfb|p#4|v#sA|eVXDkzExAe##yVp~7hMP;$-1pyW3 zmZM-rQ7b4QLM<`wX>3EA_5&uht(sQTHo*^?);4WYZ94Z|_%grqpL1r;|D1U}>iT-r zb@<6{jH0KziQ}$4Dq3jfUM-&HXr<(OEq+z6QqNvN+Zz-buNQ=kIy;%A4T7SZblzb$ zHws$6PvS=AxPPCCb#uUMC=I$tuc zlc460bOv=Ql&=aJnPRq7$g5M(qba^~T%i;x$mN92ZsxbFZCyI=G22fFD(cqxf;rYD zX#YutR(1=T`>{g1P6`^DV&*9Y^XThSD#!93!hHJE5t~n|RMs<#EN7Z=EsdN}IcE2& z6nI9^WUu02{aJ;wdIkBM)7i&-`>dd}^ExM(UFQT?`xGpqp+2I) zK2KWJ--0FdpkJl$`USmzQK8z4g2W}|*d;+{FDY0~(E}=32LydHz++)n4l1~bo(=L? z1_iYZ@mPjboo`cbEq;Ea>N91#77Kib_>icswKg{mh;b1?$K>s#4^r z7#$yts>U$+#~T=n;W8wU5g}J=Fv&fESjT&}gD_aS2cek{Bm`lWoD9SeDYb-2+ib!p znK2J*&>|~>(O=%3hXn?!agJ;XMPC^mjL8_S?QA#180YE9UxKmF5Ie2bgkT}Y$=}1c z_*MuO$kY%FkWrzWwaJE1E=(|n>4i>Vm~2Qi2I^|Hrjm?7y6Ot!0=w2G*N{BjyC9s+ z%r}P13KN^T$qG~C>$I@_9Da;e-D%~5<#L0SAGl)rnrl{em@8jcaXYS*CDA;GJo$x&d})ip zTwEjf#PHr)IjNyQ7REBxNn0FS_#u`%uGiKzd}Eh}4bnLtbFfIRVi=0~lk(!xPY%Xo z0+z_1;<@8S8Es>f%6A!tGNV~O(T@CRLpzpBuLMq3@Q-ICa&l(^+6|S)P+i^9)Fxx3 zt~?UCV6#k5z-7;;4|tQ6lvp4Sq{_ZomTUjM*a;}$3|PQbd^>9BtG02F%r!v^n0DDobMVjpiP z@hOIlJ{O?W=OvW+rbD@JD^&PCfJ(n`*yQ&XZ1%ejTl~XaVXJ=uRQaETYX4uMCLjT} a1$+Rt0iVP6fag#*=S|o#_Uuda@%|sheNQ?7 delta 1764 zcmXw%X-rjD5XWbD$R-{hJEkBzPafL?9zvsl;D#btMR5T^Py}SLHL7Z8`Gp8Xi{s{v^MqwCY7`{u}P)r+;`#2{O*6w%$zwhcYM%!e9(E| z#ZG$E;7)(+wAtCbYcG{F3JUmKv9ph9YZ8>*pz|>^s98{Lqe9Pi3&JLyolK_|K{3rb z?=dZ{f>!O;`HH!2kD$gcbo#U?G{*YU1T$I{Os0peD%+wxD)rk0jqgz~g<2Jr>h=jT z*%Ui(+Z0Tt`FmANqbGJ-zfZ;4WN6dukv5{yc6UnMZ?p5e{d=k5fS~er1vBVXyGrSY z1nobdP-Tap(1QxSV}3os+(Qc8B0;}SaC?VBAE<)d4(mM0^yn01C7q9$?@K`?s?Ime z?^)Zv)EU&NQ2S9q*C)70Dm2t3=-C86I-=0hZb42*b#^m9J|@W0rSk!E>TyBqx^<2* zPqA(}reGeqA6GG-PTTFQ6DkFso<@&P*zBx5so)Cw`y{cool@z;vx3a073w-CXn2Av z&nT2|UeM?S8_p{9`hp4!&+8mHuizS5cR^)4#&#{WT-5CJ9uKOUmIZfhU@74hmCU_@&R$Vyn3>kAU^(6ERcW-3SJS6ZL%*Q6eF|1k zW4}s0S9vv86-poA)m&AuiZTXNs=UUF8Q_I6w_j7RhQ_a{SWAbmt8{CSmoli}*1_9@ zDODID|9TJOFj9sDGNNR@29w+sh;?#D5Qa$CAT;rDVh}FmwC`p#%d8n# zEjI+Czq~&K3kdz6{1f=^4tw%R{gbE%MJW^pkf( zI5BZDW@ad#B+155PE0n2>4^?um}0OR19g?JsT5<7uDZfFVU|`Z*N{3{r68PZrWwO! zStK`ehZWA2o)K7Wm}8u-J3At{O1d#ZSI;$-VT{yObR>75DN7@{=G;l={YWe{WN{Pr zn(ekdeW3aAVOx)6ZS!&`pEZ{!vA-`$Pg|aD{pS)})527)e2XULf3^|iA z(a{{USc|DPEaA6kiJfNl<;vA&?q%uZ4L8l)V4fT^V=d;(;ux&P@ZYL2ER_?E30HkGWSuB$YDPKW~6TmE|I!JZ832DyZFx$Bu<~YBFbeDOM z;c^f%U7o^RR}*Bps*vr5Fwd>N5$3x+g#}Y{VBypou*f|Oa@-HXV)u8jWZGuPo%RDP z6~T}vY9L?y1j{|LVTDI86nOjtD~%Pf$~Xdro|&-PvlrHQ`N3MRCMfcH1jXK7u->}} zO1v*ZsrMV$;FAeuK5bC$^B6YzhQlV`tx(~63pV?OJ42;k0aW=NgKEFuVT*qv)cAh} Xwf^5go&Rg74@iZrL$AI?Z?FFWGqzC{ diff --git a/target/scala-2.12/classes/ifu/ifu_aln_ctl.class b/target/scala-2.12/classes/ifu/ifu_aln_ctl.class index 3a7c49909d88441eae573bf5829d864f75f9e7d7..35029f571ec094e34bbcd48a330d001981370274 100644 GIT binary patch delta 12925 zcmZ9ScVLX!*T?U9h7l=~iA0Hs6d}ke8wrsn2&+VI8#PGuRf5>HmNAGlEuKkks=8s> zwb~Lr%Idva-D*E9gSCq#yx;pgnV7u)+G3$-H&v(+;^`?pYAow zp+}wM`Nb(p?z1mNK7;RVrFr!J6v~h365hbV_zQEz*@r8hl2`CzW*QSu>rM|5eiTb3*n$FVd|_+UbIs&d9fwbjn3D zy_73o66sQ;ujIhXB0Y-qwLIvGEKz0o)fKaxb3-SauO`clZ|dX*f2jFhX%=GfkH-Ae|wPdTb`6T!PdjFL@%;dQU~V8|fUm$6sbjk{=>XmZv{6 zQ>v_gZl-j(5b1&~p%%CC{P`qul*2#T^Y}qjkDr`Oj=bw&vga$rr*SY<1&oRVd@7_pLaILu(tko44v7vZ ziYtY9P!Vqn@sJ{V#6dMU9;*Ey(NS)SLnDtVWfufFu88`0s1*)}S{EVZjDVC@CLIyd zWx*;8hvYgEQfnbC5YkK`9T(CrAypa$=`AF>shDmy0^%)2oFv5Cinu|DcNOt3A^xd| z4MxI1TVY^?kW4~a1&JOg#dn1GP!Vg5g7{1k`wQ{8BJxq>Cy_>xFDi0HMRplYenfJ{ z`)a)FXlVN?G#w&eJqA9GmPr-IptzAz+(w82if9yKpd#)TVlzd2C&XaxGnT@6LLZo! zJQg5KDcdN-2t|A*#7IT-{{~`fMI0%_C`J5Hi0u{eE<`?i9Bg@xgA_6z(f~*_SSijH z&}9(dB>{&ku*!IdBNee5MBZou%I6C>R)NQan806-$Haf9kf;eD=|y8Fkefs!_^br- z;l@cw4kS=ResU5;@qkH?)=h@ATuAOyAURKllp>^=LV6>lXOL(jx4;B4mr3N!2TlP> zP*H-4P6#wfL1G^{a*s(=m4_yhfAt}Zw97S{7&)|NG^&KvU=J8uzM^P)A}x2&#OZ5u zpLD9l!%P%_uU4E6k%7<3CHo5cIDJc=aRi^4R&b7>?c za!MjUUObmtV~au_tNBh}hbNT4=*ASP#N{MvOyBVXN#w7YR<6W#9!jS1HuF&OeYp}@ zlzh(*poD(l8(k$2zCHy_zW8^3qFG%5PYT$cTEAG$=jq*7mW*>#WPZ< zmm)k=iAfMYJ|LAE0h@SQs-ies#h+9>n>S7)FG}KF)3D0t@t0}jt)tDATJF;B?dPg3 zc470xPA;e7Ih+-g5mN6e=$HR<}QJYfNSLFxSNK`7jvPjvtrTcM)aZ2=mb z&NHr|R@wrp0)=k8^+9~?TtKcUIlX{FczaI1+jJqr$NqYlRG(3K@J>2DR5L(c7!*=1~SUr6qiM4%Sfc5(tbvJV$WdZTY-%py z`<9@lY^_;OMon3*`K^qavTaS-rly=_Mn$u=;z%hqPuE=-gQ6t_ulg99M z`Dp)&(f}Do&cM(94a+5>POi01R1WIomaCJi*2%T0^E3x*F^{|CQV&g@-sQ6c zd^wk{k38=E2bPx7v1_^L7+;BwRnEg%>HQ;J@NeKQ$ST9 zWAS_N%>~#p%T$xgY)l%KQg!fsZ=kaw4^3KD)`Mj>X4fr6iwgMBrPP8}@PIrtY=t_z z`|eW(ej*=MR`7jVjOwp>q=Wo<>S=P*zHqE>S^R&{Y_bb)j&t8GvuTp!z%Es*UJhXe2joDRYW>?vm{eC5Szk+A4 zMDGjL-WS^RUKzteo8A}N^d53q@7JwD?+f+qKF>MK4gDKEmVQJ7SF5I1+n81wxZ1|_ zY8%s#%bQ+pH9fZgC+lj}bk9PVUZa{`V`EyGvo$uR*VvebTxPn{YV^L4@411cyJ$5A zY^^Y6;7)6>XOFMOPF*KPRsl`u=Q7!j4_QNJ^C#ns_)<4l;+Q66pMA5WKWDSa{t|f2MY{8B!zCleTwoUEGHgOp#JJ_D@T1U;P zh=00C^((LRkT7>+9zU&fmDD4%Qfv@?6YHNyd znVj2!uW@^E3l;O1zfb_}6C>xv+pNdV->=qBUQe|&2lNIWPz2=z>&ZX|)w^ondhCf3 z0S>8lgMNkG!{zKA<}-hV-6O(oTZG6;liW7I8+knX8 zl(tUqq6)v-1bCWv-;0K}+K9&G187d`{Y9}S z|6BcvRKGfHR+LSfsW0m6m$0XmI&U^pFrDE|wt$~e$A85ZstPYo%H(j59aNjY*oHwn zS9Vz1^YGtb?tJM)oQJM5JqHB6P)aXYX@{*?FqcZ#;lbiCFcNZK7(HP=NP;8%y_>3Lo zPB+9l_2yshBzs*&+pq`)A}mrg{}q}y%QUMCxvX%)P88ny?8y0iC0jeU#D&_5Zhuzb zU+h9lZVTRk$L&Hh@0OXa?0ivUTN@>1j;`&3qd&{+7$AS{Ot0N2y!Y7-&)N+q0A@_tKIl@Ro={56AoKH+C3u%gYSB=Fbn{gnYwY4kCPhqXxMj zs*1?^4Ign3MQ_!jw_+ZwVb)ur*GTgg+ZjIziPcP$lb=^!F1~MWRZ0iWvC9vzVGnVnjT+=Sk75%7~XYy+zgWC#hux zvPYzfPai(vG(yKaClO=ev_f?0#XZmAZR3FZNrcx~m&g$xt|E}F2Mt7Wk@#hgZ$3rA z8Yinw$I}$4(WzgG$yyp`>(|E9h#2(Z;_~26PGc7IrLzDxkd+a9dI=M#7yAI6)+^x# zUId~T2f2a2xP##0#2MIe;*ZZzESB1xsF$$h) zCq2ddG|+fj`}fTs7yvJ|%*$o~ysQcsfUhtwO7p$Zd}T9vTT3fl$DQt@j?B~37#Sa% zk@2w^86Vq`@li+S<#mh5$H6~)V0PrU2h@6^-~YvZMVox<0nEf5k~&+7R{ylqC~l$ zbdV8hl|?Sv?5Kv)7aR-a*JxU#w#T-+LGRug@pl!BfTmvl)Kx3FZl# zs)oiNKa0SX7x%wQ?)VB*t@-OC)djHdF0A>Bw?nBle}3~WI@Sp9ZQ&QMeq~1~J9NmO zXi+0^9H}J;NU#Z$mjcnTI_cmqu^&QGP~!HAZX84ngs z5CvV7iFIyMZd!x6_j5QI@E1N3RYGQ{dKM0FWr zb@^2}mm$JsuqLFOH~t*n!fd>S*?4oZz+0H=EzIgI%<3&n^%hp@jeipBDopKH@C)=S ztemH$7w{BeGiebvllJ}vJVn?{T7-4dBGgHXuufWpm^45B>?IsTl+Ik0%AL#gG{R;M z!zt3nCl+nlLV5fOJ|k^>Mp}JFsy-vFJ|k71*Z+pk$TFYZ%lVA7@#)5gzQ#Upjn}HO z6k3b0xiPgCn+QMqif!3iM56}o`VZD+l+Ex**$n@Jf3VS_uq6~DQR;h7*~w8#Sfgy@ zC~+n$X9(=zSAx=Eneh3#a0bLcFs)_cV8tQ@eW(2r+ySSeZr;K zlPABUq10PFekT5hIK}BdZ0p`?Jm=0Ee?pIX>%Ufmt#ALsc=pzhQ7iZ6`~IWen!X4E zmHzhSk?(O=^i_=|y+`oU*XF3`iJ_ zcokky9&1$`q~4c(F_9uz;m#$vefsJfs^hRxFX_;Lt|hqXV)%p-%x8=`SIRWRsPlQR z1do*d>I1L+M}&9%#W`!>8yzGE$g@6Tcm|5W^wrC@LBYUsBQ(%DLK8n>OAX}4PZ;%q ze8(sHLNf%{tC$$GG=O)kDB*?iA63dUO0_h@^gWbu&D}Ly(BfDabj#exDru~!yLdzEj~w*Tw!B^)dsGj#?X9$3c$FGM6^Cm z-(P4ef0{tFK8}yoNc}YvN^eh^AfC)kkqI}zScan31l)`^wI=YT6{I@&GnM+55=Tjb zdPfiWfEY_(L8{Do167`At)B7st;GZXx-qc zdS%HMe=$SUDE`tGQ(5YQzmkQiEB2sJnWk=YWxY=0lD!n8nT}PUEa~s;p)g%N0~Lko zyvSbak3WT}jTR@<3~|nQ@SBoUMKc2nQS=-_blEGoGE{auU|fvYTgtc?)p3q>#1=8C zW0C5Jm1EQo6@Q>XV2BcYjaQ8sFvRV)G?F5L( zLL41QE~uAWu3j?#-9`Eef0}csf+V`>L0oSkSUG-=!#=tiTc>`<}KYMXOt+howCNeR#iaRx`k?ta`-_D zJ0S#_LsiKae*;sVr_oih0%SZ~l{uD`Utaia{HjxdWbt@8M4sheHnMnI`k{KIYSIB? zOV@6$J+&6sRM%YB0_68y|8ae*wYW8LYvmS&Jk2f7ZK>8$V_S_QHI8d7?so3(?jFeh zty!t2z1C8*L(P6Q2Wl;b=7#o$PRLUXIfi_##bc^RvPT;7qaJ^F+|XKTZL4*p7V3N2 zdAfU|zURMQmAp{j=+(iipBD^x+j+Ztqrkhr_gL@o$S-?8@_wSV`21VDQf(;KzF+&F z+Gv>XdEa}!54Dy$#dXfsxuCTK{u)>ucmVnBz!!mkYb`xC9q3#t)*|t*SfD=j9N=fUd%5s8?=`Gh5fhn-=Vb( z=sF;Fz%Z?4;Gluy2PSAOgNF{DG&oUfiM5Y4#G+@hk+I!lduc60E)RJ$1Pzbt85b8f z0{Q!R$9QM0CH~9!*70x{|1AFFaMD^v%pH+AB3o-Q)ibp)g(072N;54$e$aH$WW1ua z%>HY3$sDG&%=McaJU3KpNs3LHm^4{yNtu?CmIB38uhcJ71GSd4oV0am>$R5j9_ho< zha)eUubc0pwJfw>Xjq7bEv~z``Qi|*B_lN>Hv?-){!1<~!>)OSd9!(|){@ybb7bZi zttD$f);C!bv=&~>&$i(gApDzMDI0T~Jty0o&9#;sW6t6nS!>Cio12-7mgf!5n~*n2 zYsnvx|84&F$bZh?onNfA6a*EtE9g)(&s_?1(DY03=3)>NS3 zDsuFbCL#8D=_id2%YBKww>1xi#<(ZdE( zzn_e8j@{S@#}#ap;|(^(sXF_{sV5ufw1ACwI?5*MG%P{al1o3JW>&exX1PvhCO028+wBNTa(l$)RgGiG)xub6b;i=D`zI@CI1Bk5+h-K>n z*0G=QSE{v5E3);0mDz^CK5SFq3brMv3HvRm2>BVdt=TA6)XeytZEtR3+nUd1JDVS3 zyPAJsdxL{nac~;j7krxSZ{f-gwCK(bwn$}%TKvuqhg4@rLI$v-A^wUiF_)cb*@B&F*`1wh`Iw!LoWL%$lGwRc71^a$N7$9tFWA*6cXlmm3A^6bf!%03 zm)&ez!fqMcO=Y*+S=imLMzKG?y36jh@6YbHzrY@J=*%8=IK&=z)UziY2e79dSF>lG z2D0bTRoKhU{_Itk8tiqKWcH@ZC-%1M8TPJQB75JxfPLt`f_>;Qhn4gk&OY>9#6I>) zU?sis*oR(Qi1nU8)TbV?KBGy~r;sZ4xl6`Meb-avuj`Wi*CWUwCXgz}M3Ym@LDKcB zK+gTzk-q;Ja_T>ustlM)u7j#ml|fCY>fn}CJ+>*;h_#UW(8W}J=uc!A)`>jgs*@qE z339gO7v%~WbMeiSvC zSepV8c2eNve$*_nJq3T;j6$aQQrL7CiumCZMb3Oit&OWF%H%`sOk=6NX)<**?V;$| zLDY5jZ`6JEL+Ux#n|depqrSb@h?*kX_`5Yre}7i8CiW0aO@yc z&NP~nJCl;~VkkL(5T)k-Na+QQX+c3EEh;!ji!u-1lrFd3|^VIG(nEXpGdEEDW2k11eTVC_6^fN`)6 z9*4n<*?{e9i5BJncB&;>mwOV$HDI6G!pR!27$4!} zC$O(;i{W1j*1xtG{&ised>?}S3^vgBEZ8q#1L|A=TMst4&K|H|!3G5$0NVgIB=8ro zjbO2Xe}ioTGY$*93Ah<>Xpkr17Qpx*JFwrt;(|JYZ3P<<6bQBrY20ILv7~Tf#2-tVw4Z)6r zeH)$wb`0$M@Ht?|!KQ`3U`9Lp6M#R2UjsY|I6b006int4q0k)vCaC{AHewXH8*TEKb@dmpAw(x5gu$y2R zecyxK0$Uuj0qi!I9Fqff2W(0I9bk9CGW)Lr`;!@)GxLC9fcF6TfX;yTp_nx=0qg-- z&cFd+55ckrCxSf!%NraE_CK)PSg~dvgB8SzHS+{4KeiXxQ?O;R5nz9TEgd4J_!-!W zA!3T3gDsC6!R(Co7Qj_;-2q5{`r`92Pd%K(=qQ3I_`TVc?Y8_;PDKc^A2u+$IR%RLshVovglnkuoLF3VAa7+o0oyr06UdA2FxAoY-Vq; znqX(LCV&~h&S&)l^8h=?FM!noyU6!|d4gTY#sTNx1$LRgHUfGBUdrZxK7d!VO<=Xb zuH?vIzF^mKW`NZJ`y&@~>`)i%MlR;q!4K?u-XySkV7KxHg4GARng2al1F$>!@nHU7 pxATj^z5x3(e=S%;F!#F!9RM2v-Y;kh*ckAh@{hjpx1<(M{|CHR?bZMQ delta 13160 zcmZvicR*Cf7RKk?#g!tkGz(oMD5wM!Q31O#MzQw>s93OKiBY2>3erTtyD)%Y&=@r) z_9%A6-Z0oT8U<^ti$-INQQtTBy1Kmg{$S?Z-^@8PcjnB@nY*mKY*ldCYSZzJG(tYH zQI9lYlb)jGKaq}-lQ-*WwCuJ;FDGrbk@s&&q8Rzht$NvYi;etXYZ6V6r~IOqJ8iX* z9kwOO*O0G89{Y=p+-kd;pWB{9Q{=(LdO3fajr?zMlKlC08#!x7l02x`M)uj6BtJ#I zduI~OlsoLw%e8mf$ai-o$?K8N-kn5qWND8cDc_@)FYmIETkcI#@-xUM?6#3d?o;!> z_a#x1Jb%9)snY>HCClrSv`vYgQsfIt8go!jsq#A|l@IADO>S^lq3yW> z@|>e0wL2!#)yMR5+k@1EI`Xjxt>q~vlI6DtZRF}FlW3isaZ-=e`;@XGFSENt^#FNKU$8gz!_Pd&&{XK~sLf3`sizil?Q%VZ z$?K7}mfKh8siS-uX(xHYEj@LX>9(H2og|Napr=^*Ez+s-(uX3g|45{JkWQC-J=W6<`5w}l z^0!a)G+Wj^74Go^(s^4$433lFwSn)Pc=Rx;5Bow~0g>yb;(f#3S@IjAAVw*0i9kV| zv0$KhdTM;i7Ei;beNZ|lo=)S5caI=TZW}2SBd8`17t$Ufr3mS@kd8v41f>N{6vQG$ zY%9c7ia1w@s}*sV5Z5Z=D~Nnd6bu9nhg2b?DUfK3QoKQk+Z6GU5Q`PD!3c;u6mgUg zcPipahI$B(2iZa)IxyeR4+BwaM54kICTgG8qk&D2lg zF(H;J)NB;QGm6+wh-Hd64wPB~UnxR-X6@AYL?;8u6!7r~|j1hKez2#TZq09uOZk6@^cPbXrJ5 zr$Y*z2I-WL)(I)(Yx1krn~}Civzd`qJ4Rz)vD)k|V@1n~zx|qutkB!2CFH`}rjZ#B zji*4(2whuV_c(nf=|=F1qvU3>Tf1+NgLXe2_ry~#iY~TUKwc8X^1uWdLsK{Uc||jZ%D>MmJ`Vz;9w&8(bp#2VG;P(y!|5Z875p7dnOCLEER`C2foY4i2e)XCZP%XKUVVVy_Uh~L_vXWJ z*|GV&Zz}m{;&pZT=96eGHpT$U~ zlRf0k<&ZboNY(hG#pJ0;)cLC#I~S83ilO1k`=>)YkAH(%Jb3*KymYe8Qq>)w0o`O? zlmXpjb=o{~$OaYasl8IQlXW4g_Lxj)rx>+=%7k_bFVBQ_iivhgRqYg`_L?kcry8{% zWkEZYdoG1`s)=@LRqa%x_Wh;MPBUsZl%bu*qhx5OnP{g~)lM^N*VjXPu~B=x9@>j} zksjKMO|%zR)n07W9+OR7D4lOEz=U`n!HPJWO-%sWSr|tH6vFeMko7@< zvc%lGsci&i8C5V*wYfz;oM@@ZI|t|EotN@3T>-{Ruj`;14k^H* z&~wj!P&}r9JT%!lD^A<+rkk_T*#j?N;LaMV1zt_H%c(h@|DW}os@8K%tZ!OQZs_-!<Q}5+3n3A0DxBB|M_QbU+F?eUAYt z_2Niby32>tdHyYuYpRg}(=AJ*J;VmNb;4^T9(KaEw@by2V{q5pZ^Fj9NX9}cZ zb^H5bJvE>msz&;Ha?|Y8xp2D*=p0`U{axay^xzsC|FlQ76|w=g_Nun_@`MerwNJHm zZUb!XS8X|OgslTcTm3ddzeLy?N{7Vm?aCi+q_&zv>UQnSzuZJEQ4+t2`T<6%1NtW* zp1xL}zS@kZ!#YRx={r2pVSe@oOugJpA&>*_q1QdPV*Gn|k6=`Y);rsfpl5@mS**oJ_nRKy{kH^|zIm7*KZ?jn*c-VS#! z<$>qWK~W^JQjX}wMI0v8xMwi}ic;S5s_1?(wWl-cVW=88V>D7;3?pYujhrzt^3@I) zIrGtoGnaQ@Ig|+>^tC;wG2M{M)BvpQUb5yjcH&%mz7>7cy}*(Q-$}Nbv${YfFv;18 zGcOSp=$vAPAKghdkd^RF(S9ci&#Q%PcA@aRN#QrUPq>*X`aTq1Hz{nh57U1W{;R~&`}UCq z-Q;ukQ9UXb-spquxOl2ip1dk_)>Xn~1i0l@X6CjU%kW zr=JfpUV?4%{>NHcZgvm>(tVSv_tmQRdE!C(Qu6?DvDkI3ias8!5BQ6N*kvB^j6>8I znG%9W9l{p>h)+0#lE-SvV=-$VqUXnIt)im{4IZl-!}}w+HazBGhoSLA)p(-TT6}`+ zB=$s9bK$e!k)?RJCF&W}Z5uJ8J!FsLSlN$f?01o5y6QtvlN+2nN{YG}Z&z0tQg@{Qu9Ru|^i8VU(AQXBWgte8&aTj`SV&R!; zp&$+83~MK-uEbt^>Il6M9d9I<()bIZT9-dPLADZmDavq7GPWbgr$KtDYP>XQ?1f2V zFZiXC)BxW|a!yf*#9kxw;6qN4n;Cnf^WkSjSe|=|9K>T=o^=QfojfI6{S7WjD6P*^ zkKnDmPmA8Y<&~xM8UN-qg-Yz58vK_1js5EKX>roNSL0({sc?YzVkLYC`QNK&sq=^X z*L#FA*pEGVUMaZ=t2;`uy^t_IoFtKX@k^&kXKP;FWM?6bTC(j7_Fpq`;3?OSYCQZJ z;z2X4q+Vq>O;94vKzNiLWF?ICxP&!iCdSN-$Nqu&G!whGE6=PzD022!#4p4RzfvSF z6g|oi4`?wk?Q~Lo2(9?=3y6J=m*Im?b@h)AsVHTkSlFa!Ur#^;`e^H%3QtBE_% zC3L8|u9clPR@>yIos_QzbeXK6p_r>!N^<0{F4t>z_f^!HcEigD})06*o4rhP` zE=$U$7W*2#ws4fJY{+y>EO^`Vuw-FuY|(l0CJX-4dAyC4xLNsXtS~a-ZSahv?K7Tm zfuiB8q70cbKt(4pKs7|M7w`ES{CDz20BhAh#rtZkar%kjh4A50F9sM-Ez~!%7KV&B zzDwAXtkni^;{S4kmBu@bN7> zk)vAd$V+}hA05>a>uYc?r;khXgL^p{-`}aq`#Txm-^t|t-(AD|JE^vv)c1EXdH+9=fkIP=&Rpx9MtAa z%%be%yKj&aWNf}GFdsm^8dn5b%5vL(6Big)xJvx*7;0BF+E(Vow;b`AE8Nqr0^37m zIn_q-%yL}V+*KRyMjLO-v98>?Z3O~9cU`Dz3Wtmc5EWDU3Issz;(DP(QBHhADOsSZ zm5BYC;??nOMv1;`Amfhg#Yf#jw>+`?DBbep8*h<6p1T^Km9^rj>&Yt&2;2wWCLK!g zol->7i*A!E?09N$Z`gO6dT6}hD2g2~(GWZ`7pro}9jpp3)e8{K*`U^kZx8_ou&jz6 z!P~vK=Q9kJmoaSiz=Z}+y?NFyG%)xszL9u|TTV0d;nOR4i&tm|gaPnHrd(i7-XaIc z%9)`w=WV>K;`(Hb66O1qae~db<~|M5_+Z_OjzdsZm?!`7KF)j}UUnbd@-bTY*kPc) z>YMtA*k1XzWeqq;9j5R9pn;kOuvu{v`;?RjpHQZ!(*u0uZJ@qu1I(X@4){l-D8a<} zA`{CN`n^U6^TDLk)D3jX|m<@9_c-TJjJze=A3i#JeMwQ$BAfjR!rV zx*9)hs>%%ciEncLsDKdMl`FpQCpw1xz@R8TdxF>ZeT@0?(?y7R@ZnL9$rc*1k7uP11tk+F$JY7>o2nrLLwL?ezSf>8Z~_3lq$y^*lqh8I4i1{!~36aFSm z=nQDW-`Iq|+JwJJ6aFSm_=_fd?7CDLG=F1*VU=jmUu`h05)B4?@B#`DAFw|xsdtr_ zvjBC@0{(Z-0@OJRQ0FY*!<^Z6uhL|IGI_k=bBt!d|IFE}=V-f$vF#=%Z9jgFwwtJJ zH~HVTo2YF!QQK}}Y`b@rwws8yo5OxpS81pT!X;Lj!Jv;}vjZR;T5M23A_8^cbzV{< zO|Wqyf=wnO^Cc!C7%M|mhtTT3ycwvwYARUl#vlADm`DCaGx3G-%3rwHhjG7G)Pq`! zdx=X8^K4_B46@=CK4Q1U_Z?-Yx%~>Eep_XetzlmCV>SFj@i%!;dl3vxqmF6-P<9%d z&XvF6#2v-*MbsfqZ}ZpKRy*>#ukq7HN8Q+u=ejH46piG-i(XTALWm$fy@{~OCc*Tm z?<6*qmMEWMg&0F=V(vef%}%;;CZ;;^qyJD}>MX)Rbx~;mYs4!D-(ayNEIcoyAt=i!$smE_}W@KGcu@7j1S%o64Yf)z&xBszQe{C&KJEyxY*rf#I4@r{kp5e)ZJv5X1qt2yX#_1hN(N>|DGBW zK4V-Vmu#&xg!+Cml$|KKY5KyKpS`BK*+->zC^RQ&6Gf=MC@5Q1gjgi5{5?rEH4(ag z>Uc%)wvyzFddlc8l9aN^>QF`C%vx~*&TvnXY@rfoRKelpi|4`OM-^}A!WRZ>qCT9h z5CT;-Co{lF#H&fY@iU-u^hF~wz;|hP%a6_-%`1WF@#(8ipSa6<1P*X|(EYa2*R?P+hXojK)*DAYWtZumKkOyi=cBnN; zowitUp1AN@*63s`_pz21;m1tnfInf4dQ)*{P`dJuwbaIJsvS#H;$k7CC@aw^1Pf}k z>BfN~t`ymLSHa@gQGWlkkkG_E8>ugT9#uSH`u}*sbm0ksD92>`B70;j^}&y$vEr^S z=0Gz8+psdyDLToHmzZOVQbuzIKcbWRYGxY4yP2xad|SNUOc8jy@>Dy?39|CNK+&1W zPufYH@FS_6z0{57r~@+F9?mnzc+dI4UJ9dm{Fc4sL-W~Ec-I8v2VKv* zUeX%eHo29!LEl|+cW{Tkd!+|?KtIl-y+%(2${8!_Wak#||B@HAD=Fm=G~pYlt+9bc)2AMYfFW64^~_h$@S! zh(gClhL0RJG79<2Xl=BG))4I%9U6@Wqwh!m9sNdY7(H)v#^|M5Lww!%Ch^UXPm528 zPeQ&o{!Dz_S*>Bgy#=op{G&A_cqRlU1ZfS4gA&IjPShHbrzIyOqhd;(6u*?lT0^Rw zx+-;z){xdUZD?8~@>h$^7h7o!OU#xyEkVaJJu(9_n`#YN3$yfDTx*c;$**MC)i2Zk ztly|LWcSP-o*k_<vVqHDmQBza3Ze?86ii3{L&5ffomxYoe_@-#_Qi|qNKLJ%7eC-F-J*8f&PN)< zGhHNeZto*a)%0RPyrP>F!z+EHBuzUOES@H+6%6&I*{IM$peZW4+W@t^ScpJhE2#Lf zuQX_F+=v=ISagjQY*dZwY_xSPHrBc~i?L2;iNCDmQYGQ3u^%zAp3<-LF{{cIY` z_$-a-eV(!G2JKjmZwIFL9l~<`N?2YaJC@(rf#o)C$O`k$KW$T0IvCYBz z*_PnH*tX_@Y>(z*#d)Vd2h*7`O(-X?~fX!9>S*5*As)wYC{wtL9VbZ}s09Tu~*9jmc( z9p|z09bd5vabLu;i(foomphGMS2|r|SHJAbe*3bNUF+P5UGKb~-Tcaum4DTbReV*% zZg=U=?sToe?uC1^``zr>gKqKcQMcFZarYDKNsr0Q(37*up37Keuet15??_hJJB2;( zGoC%`lg%potYarL8MzUA^zGJWZU1M=?`mbSc2Y9e|1ESdbfsNVQfnN{} z+)L8HccdBAhRg;>6Ahk2+99!2eV83-hxw94L<_QtY(zC8ACUF%RI(brl59tGB;80m zvK{G5_R((S5d9lDj^gArrUluL=}EQ5JfPZRCsUmmiE71EBj=c7-#4FAqgig`|E(1T%y~^s=G~{DxIzk!ccB*XqbMYPB89~l zQ|kr()ONuJYQLbIIwm+%r^G(gIjMrWBu}L96bI^_8csb^`%>@Jbn2UyP5skW(7?3y zG&t>78k#oj8AYVOqo|BP8j)FtqO<1G=%uS@jJy>8A-N9!3|UU&^w~5ay9-Uq>46Ai zD^1OtM$_|W(u`%jX=cFynq9D*<`g!dd4-c{e&Jqm;xourFLM zfpM_Tt_Q&4asj_|6FtlW?BXVRm=E@qyXfIEuyA+L!2+n#=wK084^N@H0<5>E&|L}E%X2K)_h5ZJdxNb4>*IMR4)6!S{+?$5R|EF*5{;|@ z8(3E~vKDNB*K@ER!3KL>2U`a=s9rhPPhdmqodo+CY>0O$*m|%C?_#hGV8fd30ow=` z)pRx3Ca}n+Prx>V#f@ls8E^~W@Sxg&TLGhkB(Pt=Mh0~N+Xgl|s4>`fuu(yiz>2}f z1`Pz;0X8N`%==ETaY16b4`6DEV50Gk~)7wjb1tgweH&fM}8;GD1vfTsb!ZPgAHOTp%~Y6x})Y;LPuuwTLE zw^{&J1{T-K0CpB^L944^=fL9I&SEZX2@7KhZ5J{-mH{cTs}Jg(N4=!3I@G&>dW*WQ z1G@;864zA^cnL5$yfxruz_joNU{}CW!$rea!P3J;!@q$o?iK)c4J@OZGuU;oB?GL$ zeh16y{}Sv5SmwYV!ES=d17)ysu%&~yf>nTJ4=x0|#o~gQe#lV3+kkvXC%`+Xm@{-d z*j=!^q5Z(_f#pU_2D=ZoEMgGYA7J^B!e<_U6-El5c?ebz*$wOw*msf5!5)Jxj}lY- z1Z+i=nBu2kMI)n_d7PyI@cWTn04o7kMq8lbGq4{<{t5ORY*n-vnLokSM2nGm0k%5& z4cJStAEWPr{ROsm^ir@_U_XtX1NJxAx|ldj$q$%_^)V@!lGTtl#5Y5|*QmECKF$Lb z|3Sr#@kxMh0Jp?X0s9whbNpGbw_v}-?*@AZwspZjVDG`UFSx_%S~0L~2|>)VCQqO!C85LUE)vU06hUO=4Jub1-z2` zEtnVB<-ByTdSJiheFNqVb~PV!Z1ow~^?b~+l@HjpWfQ>agWXuxAFKh`?*-Gre8I{K tBEbB>ZWinWYY29$;Crw}V09`A+XFTRyi?c+&>!%&@}JD(Zb&Vx{{tC6HgEs{ diff --git a/target/scala-2.12/classes/ifu/ifu_ifc_ctl.class b/target/scala-2.12/classes/ifu/ifu_ifc_ctl.class index 021691395af5193de713bfaf51ef6157bd919bc7..48adab1e4640f19cc9d481604f68ce16e4e25083 100644 GIT binary patch delta 3411 zcmYk8dsNiN702iDb9wLbTa76$i-5Yz?y~!Xs<0pe3PME)ki-KqL>`5Ds1*wdqB&Y2 z5?pyi#95t?7$1m_BnAyh*k~GS+cZs5+r*RRLaguAi9Fg+l>ex6i`g912hwuiqEs ziTf>_h67Z|`-X#%^Y;h&Rc_&z_6Mk%ujWC>w{>}UP>v%G1o@r9!XG^l&~^U70RK1a z*Qa!g2=MU{3;%XX?|;y+Q%3^4^9XZ$513FQ@e0BLV*1sD&>)YUpQ=2B?j%I2MF_1G1fO9F_8WT?UT_ z`Hqujo;kLMy7|SiAkRH*;SDDOy8i4$fO`0^P6i=opOW&_sUWX7W8tNz1JuW_oDOpH zxP{;IXh7GIj|FIe?|Uo=>3BTID|^lS#mD#Py7tT-o;+dUAD;=(5Wn|{Af#nn%Hxp3 zJo~Jae}?4zr{|>nLYIS2%5lmBF0n6(k~4y)r7SFRF=MQT zMKXf+O_-K@CQSz?Om`@grrJqU-E*dfb#qLOR@SX9)`QL6k(uy}HT;E=LJi8Wnj)oKKlr^f&umaL5Q|B4hhtevao-5U8 zA(e_&jf#~D)nmB4s?p7`G7Kv$of4^1B&SogQmL*rV0H$@0v=5#7ht>r-%qE^S(R3{ z>jxi9wu%%#HmMZ9$e?VxO^jtwF|8GsR*^mWsj0HDtombmUa3}Vjo865ikYQWt0jiH zX$7{c7RigTUA3Aip%a58!kS5mapAw2F!fHaR1-Npd$*iT7XMsKno^_A)-lzHl}qS$ zDAZ#Ya$RxjQc4uLeu}~l?=7KLWu59Uw%xoGaGlt;lv=4)tgNI2QD086VaPHrld8ZP zGLccOnl5W}h;x~=iPnp@GAy_(i{dcG3E4$MxvXZrnkO@wFZyy&4W_aXyIx(R7a=~( zA~WD?6;u9U>UxocMZt>w)JFB9Y6YhBJnO|(Af-`t8hOexU@g*DQp3;AIF3fOOuUu92vQU!AdXlj_%x z6w{d^r4(C4EhANFR%48{vkc3sJ5jS}TSi{YrWirZYLZx4Oit|Bb_&qOO1};#wYURW{?I=!vz8`|@%8t>RQZK7X5R zm;{kgKvtzq&Aky73u}>He$;dawu#{aI-s;qXD)j=Ol_Cn&jmX3WZTs$y&m8SD(t#GV79p{Jt)y^Kv66hs7B$?+{LWSAtSz#S?c!V^zWf%|e#1EvR=%`6qN)(r zxN|B>^-M;D&G>qqGvYhZ4%3@i#Ycs-h&pBCCWwMU9A$11*4a9}`!9>I`_>uJTh)Xc z(GlWLML3|X@@5tx{;MJ?RJKir%EVzAH&HZ~Aph}IXu56kF>ql9W#B%G$YL_XO4E-9 zvjxTatbXln;{IZqi`i0RhfpykP=|QEm@<{^s#VV<+BW?uwu|%<%A_4K-2~BHLeUrx zl+Xg&X*@uq)1EuUUrT5}!TT#3e?q^yC_^uOH8ngzOe~>O*8d~qpK-Z$5x~F zKUhr`-CipjGQs@AQOoxb50~`brMmT5aX6nMu*I&>=2D6$>Jx!Aw2}H{PKhF}j2dV_ zz9MdAz&I_Ne5qm(F<>10H6)?*8xNsPM3+;JGN_v6c{#AnAg&-Tq#O>Q8Du`@{v|g7_M9u>3ck6IsDtv7~|y z(U5$%N|Yh_!l7#|8)ue3B(Jj*J}s5hiJz`_D(Rxa@d5RlccF@Mh=)F{qTf+hrz7C# zH~AeW9Fvao&{rJS9q&Vb>5O)oO@3#Y^Dbw-$)9>W_36}*$?s}#wYxf?$6U|2o`t^b zdfRo)r8&nd{4S(G4v;CN?N$dpZ0XxAJSej`Mp)%MsG9pHgBJI z(B#kep7e&i7fgO%ukWC51p1usx4svkztPN^YVvC?Ek|1pU8OZ@2-LP|eHsF_zi97h z*F*Q*PMb=oD0FRv{uZH>vfhw&jBF%ctER}%-$yBfs4^5cM!6YXr7?G~H8JN|S*(qf z$2POl*zK&s9L_2&_p;k86KrkVd{!M-!m8CFR---#{T{2azQwAopRjeaceC0#&$IP& zZ)f#$KVpqHzsZ{7qgZqNKUmYeIJUuNV=cB#Y@_WgYfbouZMJV=t@dYFTjCMco}{pj zq@Q=OEy-(HXG#Ivy1>J>EqsM_EPR)3UzEpoEE-`u7hPvvjzre&Xk)t^e`GzW^VqJ` zUbZ`Rm<3WlWP4mDw%c_l>vJ7u{jL{TzdN1{xIbe3o}1X9C&&go7ujIiLDru(&h~oO zupwU;8}@z9czO(rlz(f&L#yAQ=2>0+EHdH~QwRH%ql2YH{Fi019gg#0pMrHcj)Q#$ zw$t%G*ymvPIbH?(0<7C<2KygakK+rlFTr*>>%qPP>vfibeGPVhY6$Ebusx~Az`g|w zxMs5iR>!itP=TFUSv|`}9UXA|4vvGaIyin0#{t)~$d`fbb&ax=NCJDnbqy>GY@h2D zFa>PLodq@vY`;4h%mg;MSyY7Vz5ZCgC09rR}|oZv~a*^zz0450gM3? zX)l4rf<2Tr0cHjp@iv25zz%sUz~aCj_6~xnV28b(U{taP3k92+bm6!nxsjy)FdXR{k`|V_|G}_eD6Ky zo_FrOXJ*@V{f6uMQ#1W?>B*=wkNbNJR4hky1R)QqGGlvCKG0#5Z*33A*R~twC7l79 zA%EK$q*A&4Sw)W85u`Ht3}m@nEGzPFs%#7@WBtw`Rmgi)IeJ%6PTOUa|FkQh>P0*t zKgNyny#c-BIn8!-1>`TmUmei1cL(I2E~EVMfNtIskn8stWpS^jyY~iYq3qokls)^5 z@|*htR432bAB6l|mFo@!X|X)wpdwEk49aT{808s<0;>KH`o)7rdF5eEM;_7ip(6om zmR(1K)FNMmTq8fyt;m0M2W98cD7pRlO{yOCf~Lpgn!MT=zNM zu0Gvd;he7OoNoSk-4m5Dx*D-X9HaTRsJ=YbM$?6@Vm5ze6qV6d{)&zA!%wqV*2`F` z&`%Fhc!W?aX7S}NGINKQCJQB^S+h1N)>JW0vu-Qaw86Ql5Jmtb2K8Bi$z+9%hM<#L@ejFF)GbaXfmeL z`RNpjj}E)kr}Gbns4xu9HY&4;{L?Wc2^Hc{6;lOYI|+$*W>P3$kWT3U_#i9Swy5Bj z(#ekf|Cvtp!W_}gZ;mDlZx~Akn!}$S3s@;Wq(!RaVg}8kN?wzJtSZG+?E@?MsSK*8 zDlP1|OcF6hfvo)fY!nN8CL(UnB$L83;aVk5RlkGZ&ZH<^}o zfEc+xir|0u(K4#$V%|XBp<=a|q=pc~dLJl7wKz=)W#*T&C>#!NWKn`pBgXU7MMzsn zNPmGCp@q*HN71lM+Q%&5%g2!iwoP+dASNiASooJYY8L+)M`={6B;yfkwF;YgT@IOG zWoZGsauBdq%+~_cin+f803NubBXemAE#%d?G?5nZ!?`$#I;Bufp-wANBCpCL2~a(T z?mX;JC(c%4ntAnj98ev9KaW-ki}6hECx|7FYfJX$qmp&}SUv*RD@SY@rZ?c_u6m#{ z^oQ@f6^r8&CXz#F9CYwcghQj| z(1@-qpubNJPma|2l1q{wOP;6mId(fvIC^wG=N#uE=VItR z&Xdkw=&R1RoVRp7SDef3@)D|5<$LyddOW9fK5vV6o3|7C1@Ft=^U&W&p^{$blMG*^P7v`ktn z!BKim`m^*-|1*!!k|JRudxqb9nqKD<7SUw>{$UF3zq^~Rg$czdtU7VIj>`KnkwsM8 zU(ii9>L1rl=G4~Wh`FpJ;9R$oBJ#aq-h0SMKt*qS{!%VE2WwFi9#aQ?=7H)M`VB!C; zaEr4S`7*E$XBV>>2yC147FY;ar}GM!0Jh!b1q%h+;Tj311AEq00Tu=pbd3kogUN0e zm;r2;I|i&Z9B`-m9^eqb=iHwFMu72@OJI>;yHk#XMS*pBs=$n3dp(6<(O`Q#8^A=c z{hoR-6WBh_X|SPS2R(bhV!#e~JHdv59rmsU8xD5Jd%hKL1mIC`H{eLXBa$907VLTN zS732q-BLQ38SI!84`u;-K~j>jg1smy$;5*lmy~2ift{3;WD>wmNbi6pg7rvO!E9hJ TDSu%@=7h{;{eACJ)sX)K17p+` diff --git a/target/scala-2.12/classes/ifu/ifu_mem_ctl.class b/target/scala-2.12/classes/ifu/ifu_mem_ctl.class index c729a904243605f5f864319bc329accbfd6d349f..39f8c1ec54de9d4c68b1c09ce44d0a906bc410fb 100644 GIT binary patch delta 57159 zcma%EcVJY-^M7yOT`qU;-QBxOJ<{n3Bqa1EMG%mVfHWlp5)h??E+__U*nw|^wIbNC zU_*0=2qcIdk)ncF02_jef?yYZpV_^;yt_pG{gK@4>};Feot>SX-M1|0*;eIwe(%@G z{z+F%ol`cgO{;lxr%r2i(TsW18#`P-RbF%pF-(7!Jet)c;;riQkjzZ^EC9AUMm1&N_Q>Qg{=xXJVZ<{yK zoI2BOs$yPQGQXtNw2~Q9S`C?aW!a>;4n0m);>u>tE15Qj&qz>HGR7KuyzX@A4&9|H z#+*qd(@I*6m{&fntfNCWD))SQU!2FKyLE46`SB#xC(=}0YQ+7nC%AOKo@glDlB*|Xii-?A6_o^ifP$?JJxvDFDcHu)Gi5M~f^7{wM+O^Gu$`edmcb?zY;WkzWUx5} zI~aPN47N}kA>7f>^JTaoy4r0WdZDTe;Ik6cgvuVr8&{g&rFLrV(u?#qhH|mepX%C< zf&u!MPXDs#AL?LjeLIKVMO7}Z&8Elkyxa?1dRM)hp$t)mQZ_v(h-|u2HeD&3u6jfI z*Q9dTcg^Gb>it{}Q@^-!>35mV0Zt`VAE+vgD$A=f%u!QI=U&mpP@3q2iDXFShu`HH z!}LpBN@IPvsQvp-;5^?sDk*B*URP7)6(P zPkZyMR_oNnyTofWfSL3DPAzUxNL@@&j8-_u0GRH=1GcKhB8+| za}4ED+d4`$&rrrm+=9yd9~#6jL;%??svPn|R>idxn4&LM75CIh#ii3ric2QVojSkF z&?_X_5<|I6roP@##>*UUG?YmaceA0CN$3_;ag@$1E}2n!iJ{--=8px)_c){a&YjkA9!3Xv53qQlGBdkm(25xQn4bpg-txbkWz)v@AK9r8)Gq zmCv7S75}jQh)Z9mKU#V0J7h=OsIP#>TRIj@hd5Wy4O+If~xi&aJ&5&hR>-=isZ!Xc{AotonF@J z!kJf>m5!V-6>?>7<;tHLSLplo51jfw{X@fXpB!KZkours3B*q`)ctZuegc-F^BR}U zYFs*XK7I`Sv-ni%!p{w5k?g`FhH{OBzA%()CG?e{ESAtW=-}{#5Tdlt)M+IBD!#=` z8CW+)blM50eq8?!Q-oor9@l?R73bWNDaG?krcEt1^dFHk2KP^fa+4flrw!#gS=t#x zS%7&1R{UZ(9+A!Z4bA%9uQWijlnP1qm*J>*T*jV5?0LVEhFHgw0%b67oT2%ZbV6;A zs5qb;ekFtQSSs=`T!wPJgbYKuLqZ-yxl=->p)8k>-%wUc2om@%QDFlTxFT+LDGh7G zNJXscT_a#9|C4lShEge^3`4nFLRp5gLP9x)a-+6UWsdFDECWTuA$r~ zp%&=GFr!H(HFg;JYUK;3lj2%AjRK>va@XmMxYkZ3&1h5kx35k#vqv<8g(4m{lqy-zM=|)FI}PPUnR311I4Sw?B>3=@ zUugk8uzOh#8hXzd>T5zU84z#|taYU&b4v{41^ZB%K^rUmzg}XzWKwqd+0GuQ=GdC6>n+AUG<8_KJIP?^1kvQ0w!4M&O&O(Dnl zP*r>+)MR}i3}guhWZHv9BW0^hawt;i2+^mK=(9@C@2R=QVT4d?$l+OXynkUh{+2xa z3S9WwujJFz%c?w5lbl!7xTLhCd~R8(VSFn&bsRJ&{7ON5FC*SAr}z&*ovd8`d#eiL zlq5P0%+G$Mkcf0i^b1hG`jsM*1Dj=4|1gwl3H@a#uSn>eq0|V-tr*G<2{A)?T|zcP zc}+rbhO$#a@kYEyRNw7tK(dkZbCmG7yk~GCo-Vwvi9jJWdk3|(}E<{7qb%a^!&IF=)p@2 z^&82+5r(>3LYG#)^4I0w(e5$S#beR`<5Z;~Dffw$D?WEtnt$7qP50$~r40?m{P+SQ zn*g$s%JF|+=$zzN+PX_sCBJg%`LxPAOX4ec{cSXxEOVOzvMc;bJ4$(r9AQ@hHO;TI zrwKx7aw@aWdAiONgWg?^$XR}+1JS=A>E{A9&#!bO`gqce%BRhnW4Nz&EQ3)Y4=LReL&prS1v%7 zj?qGSbFbmWs@h~#cUAYUl|<`6^sry)#xGaZW~-JU;xQTVI3m{jmF^;Eqc}fIr*-k z{3@aM4COZoL0q4e&|Xz(UisJV>?XBY?Uz}7fUG|BD}5-dKP2%%zLlwIZucQc@d+qC zYMZFBcQ;E2PK#|JsO`3!eKJ=)UzU7t`4CPMkNnc+$+- zv$6UXW2rIR-+>$w>3c&}Wx*$n_@Cp?&=~j$2~YWz{*aRKzlz;~`;0fP!hP1S48Zol z>5@1o!fq(S0|}KRQGWsTw_h1Vs8oUSDBd`a>Q@F6Dj-odpzMBS2%#E?Vdsel%IQ~z zqDW_&q%weV`;}ot)fgx!ZypmkpI^CzaNQ(XB2Yjv&?f*<&R${S9tomJpG*IFqV{ny1$_I z2>Cf<(zJP{Wvv#>o;tUzxTLgnw!{^o;kw5D_=K zYznkK!!uE4H3>yKv4OVDnLB%;;h9X>ex504piqzu&s0fwC8Zxq^_*a^Y+3FMP*HIU z4Np0-VQQIY7LlQPwmDN5l^LG7GVwgZq7n9q^JdRMv#yqCNLAak5<*-<_3P)k7Ie+nM^prY9Zh+p1c%X^vC9o2g@XyrH(SVVP)J z+2hj;ei^!6t>RZ2>QMY_G1Ttrwfs**y$hk+-0C-KDWBz0^ALK#qYlE)36I(iKiOWj z1Aaz()t30V$&2Krn?CZYxhgZ>0?K))ICcT*>yI%vMynX9*`N&JCjYO^r>aRlxf zMh(BEHhP5xe$N8CZmp&1OK=yN^^F#|#sZ(Sz+G+weOF0;wFR!Sz^5&6tJ`borxDyu zrhSs&?tJgQG7e zGhr)l2exnppgjalC&+yVpr;7xPtY-fmJ!r=C7_)Il@O%f31|&L*AVmxK`#@O`aeKt z2^vXI>$?E`kD!?Zy-&~vf{aQ)4ORfUn4r4}x*3qVTGsG2g1LZK-wp5{iN1i~dnLSx z;QJ)JiQxMse1_l$BwVx#@PiVbLGT(0KTYsj34crQ!xCb|y@6h=L^#AtL2rK%Wpa0uWRFl*OzRfxl#6 zH_`lWEok&dP!m;R`vKM<13@(DnD37SgKfX4wnPSEQFeMwN?^+=ZS zq?*U?AZRQ>!=FIxeNQ5G1wjV@sqJKy5}yLxUc$ow^Y@72F2Z)?dz+#~yPr~9a@UjL z%A`JxsF27WNiakckCz&QapxU6|#gH>k}aewS{*I1WkP{X{YC z&oFDvXAoR+J{%l`pn8d{-faYrkno#CwsixlYI_#Y9|ZLTg!Nc({W^ljN_Y#w<0SkW zQFnL-)a{-F_Hv1xP4IXLKL?nfB#Q3|y6ibXxz7W-m!Qdj)ajD)5rSt)_y|!9eI67U zF95oeps|3|>t#GA_(lnTK=4fx_H6`wvxEl|yo{eJ!l=0&Fz@{Wpf@*yWw%MJ{Y7Ax z61L}yYIDBwEtFD0xNU^n0-U-*QvMFC`V7x`35w9Aj}rW$gpU&Zk%TjYfDcG`9Kjz;_#VLg@|RG(4+*;RWkCK-i2qZ@4geihJVfYdA*e=ot= zyk-lyoFh>QuL9Lj!b1V`Q=pKSL5;UY*PE{BGWg7-WA4%SJJEE!!!+Fl4U|~@> z_$&q2MuOiV2yIC4qj@!=%+{bBQiIBrAqa&?L_JLKPzfIUx5wOL#lMGbH>MB{}pu zTG8osKr7z>G#`+&Jm?PClLqU zL4B5Aqs8&T?_zqPQgJ-}UDWsGP(km4_EibrPw+uYMn?#7D1vCIeiDK0{K{RZfOAB+ zgVrNRf`DYR3{GvVBQ(eg?995f9#HnK_Xw@Dy8Ka``SC-CydLQ`# zHnj|1xSKhcc@=;ETdZ@3Ql{s+oMjJ~f${Gx>^r zRJWN_$8>(=fNJBSV!e$~s&a$fQ@ zO3nUQH7I}_LpcrkSVs5kiRd2R$mpM@B4POz%&V1~BSUQ{=RO-na;6GG5F>^LAuVJYBY+lj`H5GN2CC=uvG%Z}>Y~FK5IGfr0 zg}(uV6xE*1eFJMF_BIdaA={5wm)6W?&PF|`W9{Z_pK>d4p$R|#k?LpW9KN(QN|DW; z!_|c>ix2*oI6sG%{1j@j&75O)7ehpy!)tbh3MXud95{2#V!rYNHJ4Be!>9!zzMzQC z7#dp+s>wEUu9ZLF^i!(Xe756wCv%Rd`4l(!GaC8x`I5ge7SWP;{@`b-Za3%qlxGB!ZGfH*ad|#h zKc|^HU(CHB7b>QrC^OU?Wu|&iDc6#eS=ugTw*6LRj-!tBg(1ayv(HQ;|3Nz0D{kP(z2<82}prbYZuG!*9 z89Me)QxCbg3Y`R?Lj|f zy6?0!=Q@7mkI%B{zy;o zk#E#C_z~GdIGM0kiT2-29h%N>#3F=f%(Ip#0%AXx>T*nNsx33~NEBuAj^84qWl~n| zIjY*sRkc0kQwyr};||ng)>kZtuh>M~zC%`I#kXn-bQ&SqWr=sl z5^uvezg^j++@|J&w&`~$aYd-a6_yfLP>GGW_j|N$xhR$wAH}}%vJ?)FJ5$3&4S8P za~8x`omBI+4Q6|RU`FHhF2sG3`2S3OroA3W!ErK-zIt6rsKU5FFA7Z`@ z_yam%M}GMqYAFofJN{5dVVi=Poz8JEV&iueGOtbTYW9?M>dL48srJ_{Fh_HBI~1iA z?XY$o{!?`V)k~6G!1ce>tC7i#e_=;>0k8Q>&2)BA0%})f1cKlGrB2nlV`W|W7HTr{ zZwP?yBsg>NQ_>K{nmd^r1fxj^r}>`8QpC)&_#a1$1Blo;buet>Skm+HQ*llmho4W* zsW)gn&^3Z{J^0e|;9M`h_q^H~mhq)KSeDn($s#3yoZ!Z!$FEQhq5ZiT5{Ol1?I)^z z)#J=`_ENg3y_MJ1UaPjVsgP4RhbY%B3YEgIehPj4rpo$Zmxy&oFf0Y|(q}>}*7{@R zS?YkKxLjim5VL`?5_K^5XeNr^9t_M7;Pxa-$6x1 zp+pY^G`MtL?O{oPe+RKTnZ`wEj7%mqP0(ioUmb^fOy;NJScz@2PkB-1IhkMQU|k4t zfDl+6be0IR?;U~+ZKR?R56u)6?Wh6b!`=nqb{(Y(!UCS;WNp+bmZGOvik>2io@_JSs~jo4J(Xfc+ddD5qw-S{A)YJDRZ++wdv3g1-qw9jo>+hCE2F? zlvS3VnNG|`vps0bHPqA)$FGs<%tLO5W&dhRf@}Ck9<~%J4iw%{*Dod|-N9f|_M)#B z^KD)bTu1x6T>J>V3q5Vf=<6uDfPY}JZdgzcq@uE|eXIaWR*8@0;73S_M||ueEDd7I zR=$dPw7W5MiZ-)m04jJA|~Tg_BgvGFhh3`%6ZaaQwaGHZon8lgXlwHJZoiNM`2wGffj{k%sK%XHqW zWUKcn3lIg>b0`jLupi9eA0~l=Ys8*`FFC=I7y`qt$5c7LkQsJ$jZe8tw*HD_w0=#f zt!re-4_QloD56ls+1Ef#dWdJHu+cdDk?eVxuS;P~V0{RyU2*n@mGKClNMXJC%0!mH zUrfQjZxfl9fA%fx9oTEf*&j!(*Ym4W(dwtD^Lnc<@O3#Xg|`W?0FHn5w!$o)z_7>O z$P0H#9XJti^*YER>PWz|GSD7kg|^WQNOp?6UqId)c~%293a3P33p4a~Z z`l4#0L7Pbd3pHpnuc<^eX;}gx8rm7j7m3wr^&%Sio28m5xC}UpH3h2XQkKZ?Y|2u! zSIlg|>_!chcr0L5%42F!y3=*K&@35CFrf8)I$R zPRwhHA22Gwe@#QHtEqD`_^yVSBh~y!Lzb&m!>|M$xDjvF2tuM7dzjGVMf@Ms{kxeH zw6$EQ32`B<0Tyya-Kwlpx2c`ft?G5?hcdNVo2J(Ala0{&o&1GI!0#RjC>b!B2e998 ziIRX2Dn0gr4nE-v)wHWSeafAY&Je*DC5IX}!J7LztteT1d=re)*9AkkEgiYj63>@l zE6b3j7*1~xQyPj)nfe9|BxpBHG!VSOhd0HPebdsKx1w9K6K*Q6tL5rWwMu=1^-$kr zlhwEQ!KRq4@A3}K*dQpuLKl0V7ZtH={$?|lukA70N^ND2M0RKnkzV{{Qr(KI!5?@C6bI5`4495wguwMy#-h{d*u;(RqN*-%z zV~WfKcakLbKps|drb10!SIDw(p4h$x8)st-nzTSLLS*v~TM(IM7D%inu_Icdpkx#z zNRwrbI|-ReIt?=9)mxy`h`P4T2R?%uMg?U^;z#qbI5j2tmd&*S%;c85r~r!-eu!;z z2vx+_0VPicL{488V2SU9Dx-Z_YA3#A1PU76inY}SU_C}s_d=|LL!`bDR(efBybrzk)f!U&3)zJ*@_UO=nW2wMm#wIa!qHsHZ{{%jl8);8X!tO?CK#CY1G7328@ZK0};=j+?D;cBter;^*T48T%< zYzHP4^YV7A3w}1VgTgm6w3dg|eN&qm?*Ey*q&)_2xnMbd_O@p;aM;(Q18a+)c^%jY zZMM09``SXcy1WB~$86eE4%e;=4=b2Ns5dG*g6lV$9@!iEo8duV>x4mYEAWDGkZjb; za|yXTM2xMlKz;=zoeebCvUn@#V~njNH9C`*c4j6b=5=PJI4?LvKdZ}n`8Uv@01G+(qtmao; z01mI_A6~%5!e^wg8)|kBAKwkgd-z-3z|i~1_Lsr?c1K3{@yXqx)vpOR{`}i$JT{1l zT&1K& zUrA=qH2!oySa%V8T+V|J`>_;zmGT{^PxWIDqt>~6a95U&mb`c|TL!0`F8$de`~>@B z(oUeGfx-c(?Pk9AIBK(CfKW4p`muHZ#@lB8;sACzez0@T$4~cx?0WmlN@KQ}zcCPF zZZj_&1U2Fy>HBH?i9twmkW|++zICvGk5lv^(!Fuya2>OGU2Ck&I7DW*aLgmoF_=f8 zY!2}~gOSZAG8>WeC)Ax&)K5vqr1Qf=pmKc5PYpqpKIP+v;^%Yz`cP~>zc3Rd1HRyW zhG8n4GW*E+ekwG&hhfN{h6W*oz-fsbehH92oBgB+{aGSkyM(n+&(MrZ=g&U`+Z#J0 z&qy9R4e5DCo`i_bkLNRnGbd1eWv*xVeZwJ>&xXUo{*uLWN3b?bQ-q+WUkIy#Hcger zr%a})vRv;->`*j@)dW=pnh{|(zj-8jQzp5Pt zo#O!MN@qvFA>xw*4vLQtAeD%B0z$ki;G%ft=YWgi^?)9VHvl2t9dL{IJpnhxdjcMc zuRsA_fFLjfrXYAGU=o2Z;0tBo2ZZ>9K!S+BEs#L*iGjpWd=enUCkK*6{FFd4#is;P zLh-495FZExM11c+fZ`hj8X&%aT9^h91nC=fdmufi>-Q>|TXgrBKwQ8XFaq9yKadni z4Ww<-O}=X!%c<~>3D`F2N!#GoesR5qd5ZY9&H1@eKhXzEPl&h%XK_qWH#v#-aEofDqp_&{V{C4K$_rW`Sm*_=@HLL6A%Q z$`$-d-l7+c31kHt2ATw#Z_?WiTCb$9SG?;LW4+>Buf(lav@JT=mO*T5S*5q9Mzs&> z9YmvE423$1P*o_@NrX0qLY+luGn#*)>if;`F@ofTaM0`o04aK(&v<=0#>je-5?E~!v zLAOAABIpq45F+RZ2=SeWJ)H!5Qn%<`#{^miS_N7M+66jp(!2AP<5?;Vq&(tCiz>Y* zwXeU7t2Ji2OV#P6LmLpHbtfBS7m$a zKhpFtGwY;zN2aMjJ?k&1r}58rlW0#Q5iv3DUzph2 zOpi_t8L%%Z^}lt&MHR6%M)D6L$?NA#pV&0$f{!9;{;R@$qbgh>d;Q@5J9)p@Zb5|) zMN-#a;frI_pu(TZH2>WH{mn+vj76f)|D&J*X5%_(j{IvH^#8zm3i{$-6Q!Gj%qDdT z`szQ@46cU@-&FiZq9OH6oo^#)sIT*adda_x&!J{+bWPD;Cn6bK4lz~FBp+7Kl=!|j z5z_FZ<5^-wT6EUvp_5Tmb;ZYU$edX5@zZ~#8Bq@pPE(o-gqW*;%#Adg)+y*rR6+cO zVwTvmF4ZqlRCSv$Dtf%|lv0-0yfp6>{R%}1#+M5z`gdMlFz&aYeieFWdaY7xjw83B z41RMd^Q!Q=qa$u%OM1B!YWFyC?v=10FX+73ng(7^bQZ5*F|DE6|0LsDLz6zrz|2 zKQ3}%V(=)cVc1v-x3)<<`(>8p*YAS2Nu`Cll#HD)KYBGA|NROW7fK_CQmAgJ^wuJ0 zHLcWa5b*UTe9GNC=Ps7$2x$tu!B5f{ol zAwoyZFtcK^zTeEKlO!pUB$9Qj2kPNaN`$V?${{)QV6CLkN5*TXGrzW$ zESK|O&{!)Cj=}?IE#KP)Vz)6o9pR1(hsRv}h_fN#6ts?9DzoazcpXXP(80_%Ghks@ zCyyp^T<@Wb$Z-=sL;@z)zaG!P%tuX*s@}uG5afp;NIz<=_QO<@H2%(AIKp_?Op(=I zx4Inr_lMz8TG9`KX-GMYXpfkU`Oylr=@DM;fdCQ3KP=kUU_q5VE6g&B93e+m_|T?t zFvZTjvml!uld^+6miPq{ffKPb{@g<_v4I@MrHu3{dk(t0L#Pj;GJIT~_Q*c?5)@xs z8}m3nGK=Mj#z&=kLRN!P+4W-^_3wGjEjXWlLL3cdx@v;@Nip|bZwGa&eN=e@_LQX^ zG~7ITg3nsRvQw+1S_7@f%6d=)XeB{8>lJ zJY}8dj^g@?dK$-eSQ9gt4#$}rgdueM9M+^l|2vYg0Vk0d@wLJ9TE;h3;LBQadmZv; z%s>qJv08Fx9r9<*g!WPNc|k+3vbVsPFx+4_iYvi@oDDu(+42Go&|o(w)geDJzazq< z;l_I8K&!fREnYMWY6}m^uOb?b(^0(FTHs6aj8hJ_muM(ud#rX;0UCiiEYzq^STuFQUCu*%+{E)xni#pX>9L;AL_^O!wag zd`dK4C}LzG<$bOZhsk>vu%_uR$4Eyk2@$PVt|6Q25x-p`)vRv~$$!PF!G*f*f`3o4 zC03tCBfFyqp!;F!8V#&%d6n8Il}c}PD_c3Z|shIjtdsTWfr{M_PKwz-2%zKUW=xT_w7aDRl+Wq6IKVUIKoBdkDC!g=djsN7q5OR&Wg#n^3p7@7Rbuf;;Q4az?b05UyM!)O~Z zGh2w^DBj^TJ_9Mm*vGLw`TL-1c6hT+SORgpoxDHO`JQymhBHS(Y1?6j#@RUJ?{=~H zdiBFr=5FKWFUU}|@B77I({@^q;KsV0CXUSA6V)B!WIx>L@S38QQXPCz{MhbOZWb${ z4bY8zt9JB@jupO&!gpc+^*FM7 zoz{Gr+u!x%_PS7zR^K9qnOHC34zUrO7#ech!b_P_p`k3X5?vG#L6McH!5e1FIx9?H zlKh$c@D1=mc~j_dcG}ne9ma^0W=rq9DgBdHbb)NW_C`p9H|h9~&hq?5Q)>%>zgMbZ zZ_=fQj7;pJE{;?xq%+6vD&C4UmOwHN_>V*dZ^v4ykZ2GRLGyB6jMg=`R_h(=wdOYE z9jtA_SN$DnI-naR>Ch(XPxUVLhl2WD=|8{X4rZeb0E&oSGIxQH)S3jNCAb)+)$Njw z@bA*$U<;@~+s-Ed%`8&(tUh}@_{A|+wNVTNe5buOe>3Se&bg7QN=M|$n&$)#qYwyD? zQYw`1)5OS1tiy;sxPn8B@ETYn{n$U^IwVf#qI);XdI>mZMqDL!NO-#_G9-Ty`z-< zV!|d51zlIrU1V*>ez~35b0LY2{bZ*~<7;kX@hKMx^^4|ts}yTB4gmAC^1+}6FM7qpMADc&047g;_61lUsZNeVi(rtIJ!=b z2hEgPK|zAm$gCy5tPc6drprQ3>VEB^iJ3)JDUFP1(zBA9#~3@&%1KC7XAphDy?3x| zN2ZxcnebINv0Pq!2XlC=y`p@|e`>6yr_#v%TT)t^{i*a`rRCT&K02bBX_$zgh~)f; z1OCB{?}X3AXL55VZh?FzkHi7T@xupU>RNjzvsa84+%P7fqe|;=<8#v;#f_lRvX*%v zyQak=b2!RSMxEWWmV8>B+>e-^O}z14%ok z7WpqYoJZuo888f!VWr{=c`37S8?$+4S=sglZQFC<3UGzc0r6xEGg4{D&XaYeA&VW0 z*tIO+rw*zK>Q~eSx!PCIGDrt0Qob@1EG(k&<*jY=HFetjH7{BbW3;OH#%xuaMM&*N zL!l6c_oYTfos5oI)qC2PMrd!St^6#E#2|8_!D8F$C>Wz5aMSQ=$IC&-t3k*1D*K$g zU<1ry5^e(*L*7;7DlSYTV0ztYk^aA%S4c>_@3$XY#97GiTub;bTb0%(O*Gz#qXxQa^c* zznF_x+|AOM@{_#K_VV2Ad@2OsCGtw(|35>1#|eMNMYD*lS?XXKBm7TWT@xY1 zFf&Tld(WHAYq<{fZTCH_k=J<7(tGd$hQTA9r{BvAudydO2KNZk`S5$;W~JbOgNB&b z*cVMAhQ)LDGFQ4{HC4oj3_hzFOK7OpJruPskMLP+K8UU*Gh0||EhgE@&`AEkTD%Q2 zS-7E2x{sw72#*WnBM_L5kT4Fh{$qGJS!^g{nN0TVth1wj058I>)~VKrIwkDpRnr!#hP*G?oasm`&nk*zg01+ zf_7R5)A+>&n!(?@pE(-;Kk8_gtH2)eHO{ynw;-|}VEER;r=?bw+39v%djISGf3>b% z$|581b8BukD7mC=^H(2W&K|~5F{O3m1}EQjwP7ChGm!$Vlfcn8OeTJ3DU_9o|~?l$+d%07^*E6K{32N zvFjP8|GjmGcSCPI)8PKPbZtzl3KG&=9)uKvPpthR`o(Z{JFMN|7n&GZIo-}^ywDF| zlEa&%Vn3BhR@HUjOw;=ENstRGuJ1eBstHy*D@ksYX_4G+cb%S2x;b;o+0SI;_Y>$5C71n0hiS^hABbi!Cg*zQ=<-6vNkRUI-D?*Adz^_G+5av$*26Ikcq0~%pvxTXKn zh{kjytb>-G9%gzy*~2PACTL-|Q5)mJH!-_KsCu%!|608!B;M0Fs+W=}`?w>Ga_V9$ zKbt}|pq%~d6*{PO%bZw*ghV2vzf_Lqa+;r_-ir zNsjl zUvXa<+msJ6RIZ8AXlB&WXnNGuXj=8Onn*&L%7Oo=XT^o})brzd>p3U3o}Z$g&qUR8 zL7jSDWLnInm@^Ou!X6s7@ACIvVGg`Pic`CE-tq<9vA-CjPz=h$TW}zGvA7L3(7mY2 z4hLT2e|3B075DYliiNBoFlc;1;MLZ?-7F<2cjvkl-H9Lo?fIpZ~;^PM6v=(K94}R!9hi5s^UG70rI#yBe9;`2FZ(W z;s*Jk+G?qTEO`x**Xx9!#9MRXNh`V#K9G)ev+B!ruoP}0*TM1$IBKjqm=ArI6jiF> zVDW@p*P;Kw-&^bBua%{PA*$$c22_=*!Q40URyLdq4xtuhHvA9SHv~Kpn(z?WXkwIY zuurK9`?N+oREz1=;*xsC`Zv_!FmG62%<`$jr7>6-tBN;)SGX8UH^s!GR?9b``NK)y z4c+t}9(t19B3u(OsA$&En{dZ!OU1)9p2-(A8p&SvL`v^;- z=p=`XOcD7zn#Nl1r23-9P*g6j+`>}pjmJ}^htYB3YV?sUc%0(F7a6XFF5cL6 zjSWrZ38c5+y6jf$>Y_`ZAde?S4JSxJAPSuzpE6hhZv~q=0e0NFMNg2PIWX|!aiU^6 z5zq8f>!NB=VyQ*RKh~neQi~ExElRAlD5RF0Y~Qo)j1 z*rRo)OZ*ea#4dKy|CsE_y2%^`*mKvDph6b(Y`rNW$6EhZ#~14+{r}Vvp6+A^?;0|M zht5{&ucWNw);b08=g+ZJrk2q$O%5OO2D2w)H%`YN(NlA(ynG?1=2Ut7@jR{Sa6!at zGhMK^aBrt3%A0%mG0l*+DU8eEgFg3mbBJkL`*13~I*=JM8%~u^&cf-&-E3;qzACJi zIgi^)t;w&VYx!vbIiIkntrIP-hl^@oCCpG2?&>PI;6(K!Dj(9>U$4U;aqx8RpXlGI zmp)FRWqud*x?@rDXNEa)6K}blrHYxS&7hsXe8_2ra3x*+Hcky@K(q=GjF+*rvcToiINfi-SEH^zVwG-lOT%slZ* zR6^YnLT~j7Hp{nq<&#lJ0OvY6KIVzLKA!1Trp*(saq@And3^Hw=<)gDxeKA~>Ls=b z|H!QQawQ>8cyE-~9&&*CjCUBwZz1aNWxlvh#0wpoD_@--)nwR2$hnwWR>x67T_C+8 zYOhN~nV=Wc_8KU~W`dp>V+fF^EB`6L^cD+Df6Q7!nw=XZjM?4>#IRaUn&QUI1WGrt^4$ZTH(?%V3DL%hhS%5KJ;lXG zECmq@OxGJ@P5J$*;#|`61lBHc_Hv()TLgH{#2IyS=y9`I=YnjUCr_Be$VbnK=NwK} z#hDnqp(}q*s~a<(?1yJ*8ixyr4)~i7SR?gTaf@a^gQ_?`7LFo$Z9KyJ+pM-Fm~r6Q z5C=^hwIu`h53(HhkJfQ>JD>F-rtj_Yl#aMM`t~TR1*RBMgie@5qkpcmFS;Yf>kP9$ za`!%b_8K}MX}H{KYLa%Exa7LLYq%no4sA)TOINWn*6{#z4YufXsn6M{&ZR!5fnNI+ z4WLVXP7MLN10w=<1kQ&7@#peh@o3?g6a*Y1FlwW?tcQ%lM{X%_2lVKOjJmCd_W|j) zo-gDrQG5Aap1g0cn&Cn`sI{p@MxghZXgdDH0oJJES*s7I<0{!y{ieE2%|*?;;WlI; zkPr^EMj#~|C`2Gl1VXJtUg6eJBv4^|TdoMlbotrTBnP z`JZ@}${&-fPkBKY-~FEUR#5@^*9D&IpW<;Q1V5Iqk{-Yt?jddSfOvhp$G%+xlTi45uL$cGGddGN{PpXY} zsMd&iNZ6n%RZ}{Us)H%}T#ez=z30DB9?-NiHPahh;5dn8fuqm&$ ziezQc#SC+gB+8g0t<&PDnbSEQgZE$wcpM*2%wPDNWw#tk57NLPDWX9kGZTivI$8Y; z`-Hdvr2Z`0mmAI}=(!$qI}WFP;z#-+7#~IId`6Jh7F%(crF1y^54?!*5@!aUrDnPr zuulD7gz<6QUy;0j`G?^a$>ye7u@g!3YyD+AC(%ggnaUEn{}$!dLnpeVyNKcCnOzl! z*OEdAO4Fw*u44otx{R+r!fr^!OPSUe3`hfY^ZcVMtpcxQM(guIPy29=ltJXSJ>G$^ z9zfGJV_BF`6di68v)3WSl_Xhd(XI$#oQW@}9c3*G9Z{6h>=Y9oyo=-lL zIN>W;2Yj(#(O^D#$08Ifyep1>h1&V$%g<|ngNL=BQnkU4FjOr48jjWp(wf*~KK$u| zUnA!PVMrF$4S7iE-!NBVNasSA)xHSBeeJb`riroYIP{WB!Pl#4(<2;}6Ik@$2TlZD1R`qS@olIA6AE!$DpgH(D#V&GUPGT6`oNz zb`f<=2_19OA_Ozr~?_1G4C5 zz)2{4wrD+Zz}t@ET#oKu1bTrdf5UWy`z28{_$DMNP@sv6bL}L-#tV*PP^HtLf+^m= zNC>;ya|{rR7oo8^!Ih|%r~)=BIep{C3OZU~>4t@8OPwlbM9mhmym|0>nfZ3su_TeH5yi`;PCp{E5N z{|-~4q4bLW_&bawd=xM8<_x`G%<$weOgQkT{vJcWq1c*>?r12dNagp)tdX>d;66z* z!;{NLzpr&~chIQu{=nL4jbULE-XW0Bdc8JYFdJ(fpU ze89nZGE46l8OQk6?@2r~-JAr2upZz^+~(Z>BXD@1UwpcXmM|PlO(0yJ^n(rGcLm!a zgrIu~Zs8f8$W7pLKVs15$*U2sE~5U)Bb!lk`o&33w&zZ3RY6Ek`-s&N1VLOif&Y!@ zTuV_cggs0Y)k2!X2A#qSLZ$rjQ>=lw>}xgfuzaFHf%%pr(C0qDXQ6<>gBH2)yFrbF zCBaF!)~7KHK0N~r-U0ISjb||MXb|!aXIXB;nCA%GxLV?Q-`a*&@@hZQ+IiZ~7)Pz7 zU0XZ`+KRlon`E$7F)LsldD_1)Rz^Vso)$4WkZ-={6FCq_Hzs!{I7Y_5kKg6i+O&p= zP`C)oL`vWyON)RRGj05KJE&8zx_CAI4qv*8QkAt$S4Yzgt!#w%s1xv+ zJ$$1aFNL(hk64iC4U_0vHe2nM_~VpWoQ@TmMR^m)8S1r%A;$7;=5X7P?Yrs8vNE_ z1vA>(|Iz1(^|H>WTAwH2EpIp)o%zAP@UD1o{>NV|x9LSz!(#lL$i|&^`xavkG05A; znh!2@T!pK6_{h7EUN{rMyy#1<>;xQyEIusg!1u)5=a{1&>kwtwtY1C$$?LFGdaX|6 z>|zpYX?zj7#}r(b1HkzJc+c-ShmSJ!mq%WryzkG!hFHpfJBQCNl=6)8_`1pQ|DQZz;}@N z8?+?#QgQb$Iiij^-?WEsX}}gJSU1Xg2SFdZ>T4}u9ZjocmRFCGJEM6|Rm;^zV^=Sx z#+|B`iqK*jBpLj5RZGL?mT_E|tBo<8;?;_n493WV#gRu*k z*0)o&<xXm@^C|niYd~f_uk*w4^5F58Zdu7-smKFKb|x#N@8PI zNdJWl-X~sbpk6`eP`Qz7XS7G_I@OH1zy-|#FEpb`KH-0URxBkU)_HMu7jal(SJHbX zx%fP-*oTF^#vs$K6ox*r4qu5+AVyYbJG;`StPm%k{3R#$4ltBNXL%KUuCWkbw8aK1 zSGx)iT#1eASeNE$cU@#~PK(;Z*WP#~35+dU9a++1x^=FEZ0b+e%kUX;TOb)Oj>pq^ zj;>|l)Eckpr+XGz8G!hR(7sdGJY^*PCfAXdGh+=4XtPE8@WRbCW|LSRGc>Sj)}~l( zXi05m#dwb1h@|;ZuvjjfQ(DbC4vQw?kfH8b3mQ;GN^A3HC7N6;~@r(VM zTb*OkUjRqFH8-3nRCTEn4+XP(lZiY*l{G&rGKn64v)1}_;xC}2#fjmgHQ9Qi-gCN zNW4hufPShi8v6IUB+6XPr-L8qX#=~CnjHn&X za=lk$VlRrEWg2%zTR<5Oq<2Gsqdi?AyEdv|X*KpP#>$DaY;kZO#n#1Aywx7uM-9Kl zB#T1N5wA=*xw9Z7mE=F8{6V@kq*b->T_%KHryha>55P6YxFf5@p0vp>U)bY9M5@|2NwR;#c zmWY?b#JE@@KNm7SMN9LPThlL<$0g!rj3-ktTtnZprQydvOVKibfGcJOPfgX*)$65h zRQr$+TPkOwcmb&*RdZ*MNW4?Fk&gOs8!XmL*!X6vh7&s2!NstkcX@a`>G1hU#j3wd z`eKN$oGc?9H!qL!uMFjnrE7B}f4LawmbZv#+%~#B_GAy0+9H<%%q)!Ea9MXq;}~uB zGCsAfRl0;LW7I@#TJ9tTK8-hMpm}^XW?W1hO*uZY0T_wT_{D1t`K=8!Qnpt$&_)jk zy${r0?oTk-@tGrDK}5){du%jQ{b^(zJ#ia?6Wkavyi6YfYki z`u^CSzF)f0MtWL%z)TSvEgJ^e6ZCRa3S$qDsgp8PjN?hQI?j%4`gZmY8h!6DPp(O;nirK(EaPUuc%^`zjb=-=91${GJeb!A1xK@| zn)IPuJf?@`JKG<_m})2matm3_A8HDvG0MzZE$<>wHDSCcY@xM~9H_B!AgYx$k^?m% z4n#Gr#>#=3S~Un&3x8T$&#ktqldxD|IM_nNA*!Gq|2Q0W$oB52HGl7@9T>6g-w|p5 zj(Xa^qqhAqz4@ADJiKP*MpTPmliYZXxDnEvcGR|2-NAP?qYjN~*iLJQ?yRpvcar@~ z?wT0eDMY_mDDmw<^lrco(C<+aPM1%yD{D~;?@I7c;pFTDtvtL_yZ;us)xawrMs zAkIrb=frfxR|1^*dt*m&t+=U^&py7l5XJ116I48Q8ZF}Y;cAem>b{VdGcI?<$c=q` zMIUS%SM@i1+sH+u5zlWxLt^6i84CuN_pePT<*%`?o^BI>8;cer+4ADcrW?ZE3ITWh?Okda}JKe7}BcqrHVsy4AGR+VcOa?mEDtIKKFMZ;(6g zc8>!U8`y~*u~#hEP!uGh1`8-Ewx}qIC}r&hut!&o7)xRy7A)9f#eyYjV($%Guy-T! zpXIpofQypy|NQ*;j(PK&w{PCOc{BTVc6T~96rSY0lkI(nO#*)>o(IZ!S3a+>-ILRKQulrqY5n=9s*J|bJ}JLRZ)>{N)7zWt zn93bZxmMxJGFjKqQVoxy713wAGE7xg0}NM&%u)DMZe%Phm!t5R9A+$Z%~AMVPB0eM%2D`2 zzFV6|D}2i-y=gB4dMy{I!;0t20JFRXLvNH(?j$d)%4}TUWLZ+;_xud!7|rPn%CL`> z-pyo)xANjTtbi`qytI*A$&ESL^C()wU!>s6x?DuYf%0|!9zA=cJtmgC!GD&M4#^&U)T#YJ5- zd{}c)L)MmB=E#2flDjq!HUYeoA58VTy4bKpxR7? zPhL>2{vXDV%@m}8*>RZ1_?YdN#I*aFHRlopa|wb$ z0#8g5v}O{lTW|@YNkU~#n{|U|IG87x0>_tv%jPK)`Jyewn|XJFRCO?ncY2ATvu%I!F9Qt&dA}W`m9H+ z0|2If4N$}v+|$tyoK!#@Q|V`^G;dTYmyZ#}KgA?pX~_!L{-m705F@*`VuhuDbTlAu zMmldvzQ55NGc`=d+m*?s0QoUjHlHPB<)WUfaG4w>rYh9tHOK*;%taDEW_2?)Kix(8 zS%!MB2$avLN2UF=aOo5MZmxkjouiE={Y;HDnDY}#NVyYglKydPnd&Z`TLVa+a(r|B z%xR+mOjVZ1ZIxMSEdB8Y8A|2VZCHWkpYF`u^rh_cHFJ=Qdoh(%A$lww{P{o)b{TT z{eP-PmIh`MA}?vn>_3wen)H%P6emnw?DCgJ%gqq`OCAe7Y|#nL_)IEQ`2VQ%>GL|D zFC3-%pKq8dqqOv2n$*mvWPLl9|8r~lHwG2t;a#fI`l+CxN~OniK>n$71^G9|ma@(% zCi9rN)W4rxOcKC4OB3)FN?)l|9_di+KWNH7YRQKfGM6njT8JB7<)P?K4*y2?PsB61 zR4SKjCf%9R4XWx~eYsc%rup21Aa}#{Xa`pG%g}U6$1g?Gb)8sVX#<}v)1kz_apR9W z;Kxg=8r{4XrGXMA~ zA?x&&n_%9+!=oA{uyJ_>bBryJ1G=$1pSu%sHvu2&{-uNsUyi1e13$k_|G^MU*LVFd z2A?6K%2EISY4Clxsz`^LX6j3yW!>;YH2LW@i+w$rt5g@CLOpr}^{t9Q1FNpk&}s%W zvf2-gt=@opo=VUpPj_gV=Lcw(=Q1?6wu2Vd-r!+91zK9~fmYTpz*AKYTC2K38`TW( zQtbzC)f;H5t_wcuf$+6@3A9t60bd&pw6|#h9c+d`N1J8fXR{kR*<66mngtSc(OibE znpfbjwSxfddgvyI&|Pc_J;i3wLwo~0b?RLQeyXO#R zUlSJEOJVSX{Q+2%HvyL9T?dQvJ%uItBVcj<2~!T0cUq5iO{(0o{3C>hoidJPGM0oE061nUbAgAIk_VPla%NGviJHaRB1X2%rR z;xrAmIwirjqE@iIXj9lx+!lV3O6-H3B@V*Qk{e)Gsg|&_R0!-U9SJ*2&xYO3Yhlk< zA+YI9}NrPFAi5zf}%~-(4%hDOZ0u?HUHs8Q0}-*7X{kt6~f1t2BTM zRmQ@_D)-=0RS7OuT??11Re&qiI>FUyli^ymEpWZs1GrJc3U1aY3b$&^gOnPF;C78P zxKpzt+^yLJ?$zuC_iH_dKWaCH)Y>E9LG3m0uueaCRM!q3*A3)pFL+XSK0K|r9-h@7 zB*F9gv*AVkgYeQ#1+Uy%z+1O=@TXeM=eeS@-)-k>W&Lm$M36ObBiN2^B9 zF^{`|*6t2y<=z}s?%}9*--tHu4^Z1A4uvK>ZCVv|O?#tl(*>w+dJ^rLo=5v;y)kdI zM9kOh4(4y}hz`vqA1u(KFBbIp84G!Az#<;c(6J?dgsznv7Hzc%i+S2&anEg7qV=~} zvh`go)ut{MZ{vog+dM{RFLx~M)eOJ#`U%T;9l^3*Pq3VK87%MJ3M+UgU`6i~tkiY} zy0krmm3{2c)n_bE6VS!y1y*U-0jsv#gViNp#2UUfSku=NYx$1C+P=%Nj_;pXw|#zW z(7q!!Y#)V<+9zP+_9^Jzp$s3pfKvN_6!h(u7dv!o zh8?>_;WypRqF;Ac?9@FDJ9poYUAjNOu7OVIAJ_&10(~%`$2RQN^9=^{DvjNPdSJJp zsTkP%7V_@I?7|{1J_UhLYgZitmcmH_o)&Bza9iYYj0~X`A z15Vp_Dh>>Gz~JDQIB0Nj96ZDdgNL}_kRiu8orXh0PU5hkX&5@} zJ`NAvizA2k!|>trF=F^#j12nmIEQ#d{Y z<0JOrsz}1sk+pD5WDi^$IT8~hC*sD)?{G)tV%!(GmSY?6NMs5gjZ)*WsFL_=R4^Wo zipCRBJMd)G8T^g=+V9c?JSA<%(^49q8C4a}N@EJ*xiKy9{Fn&5Ft!g~96KK`k4?ra zW8dS|anto9J!FYT8BD^#HG~S({!Fv-L;{6Fj@s9~h zF?GT@d@xbOhZEiL(Zu2Sc;YI2GVwG%om3y6O*(?lCu{J<Xm z+vA_nrSM&Jbxez{gYTo;VtRCMg6Js1=-EWkNyMU`kyQ+T^f0CwS;q_{RZJYIV~&zd z%uUk7@=YmYy-A22Phu?Ja(l{b(oZ=|c2g&j{j}ngcUnB8Gi{jC)jY zW)UhpbBshqX6_`%SuRv$R%a?aD~6nAZKGn}@$aP1)>Dbu&8g&^s#I#u0xB&#kh46V zr<3R_c{7!nJAlg0<$IIQv!U|y1E|9M2UPKU6;=BFBDpLWO_k%ykZW8QsuCAURpXMV z+CqD(zOX9Q{6S5%7Wq)^MMJ61B54`bT^vaDmPAthr3J`sX%sd5(Uuzh=uM4(d`0d* zrBLH#<*CWC5!7_qQfjvB7&TumP>ba&$z%ClYPq5?wOTQWJXb8C)+x)s}^}f_^Ljd*P z@RGjW=tu)LcB6rb2eFLpQtAu+2w#`jSGojG|#% z;z=65wK|1v^{23{cWL-Gdm6FrR|?zqnucyKK_S~cY2=PNG-5{&3fU1(;X8hzh+m3O znR2(S*I<(!{-&Xwu$0Ghzg+_Q{gMxzx-^W=Tz00jmlxBy%ZKQ~L`Tl2Wftq=(m%>CyEO^yKl?f2&CMe8_GT;k^X3S8cWVfxrTEjklu&wqTSw`)+cLN< zF}%Ho(d}zYVs{EM;Z7lz=PoeodwQ1VUOlF|@5!w1hcfja6PW6cb<8Gp4^yY6GR=c` z%;q6~TKrKhrg;>|gvUde_Hi5&pR8uWlZ#CEbRM&PdY|c^IYKS{Oa9c%Ca}lyP!&9& zF%&@_1wso>6@>c`2F*E@UxLH%Jv8H_J;cLKXv!&Dh=%LXgi`|aLo0CSlnu1PGSG-q z))WHe!HZL6sU5W8e~rPJszETc=2S__3$wtJQ^nYHsK_g947FJ>c!MveYOuC21ln<` zDszR|@HN;qhRRG2Tfm2d6#2iGceAKYSq#KFv&Z4?q^ zpAgQ_dN9)yq{+oYSS2grt`S}~n7^l^&P1PNqH~5YJGsFU{tTLP2!B!U8_~}oqZ7xm zw!-Yff{frs1#D;l2N}icLb!zYD~%GuMZTqO2rJ9CRLD4Zydhrz*UQ1_=pbKv&p9iE zuu|;1%o5pgC>Pt+z&_6ihAN=H0bFDRPbgrJ0sP4bmLK*3j5mVg%)qrq@QMQVHXOc@ zgC#<_o|*ZrnN0S36S$9%{ssSU&2Q|1kztQfN@^%?@Wi34GCN>|nh)oK2N(qZZUh%` zQ0_RKxmbx8jM!U+G192AaWG2W9mZ|l!f4ht3h1wZe#++_l(PAm{b2uFHWg`x zfnmAv;2k6Q!E+2?f)R8W$-%h>(AZizSOMo7z!OH!!wMLm0m_tT*bnH6X621S|v=8TzqLoHwE|3^6=93U)94eNGFaxe1-?IW@XZ$< zWti36s#S#N7WiHp_@oTS%QU|z*HN}SKgP@#f^?c}74veP&WuON+ne%Ih88*p6JW>}Hp_Eo(iP1nRKc7r zVC5`el`LTOjF^x)?J5ErZk{!cjV7&`zstoYvPi9&FK%8wk=c>do6pgkwcEA3wEMIN zwMVqawdb{O1rV$Rwa`HD5WIzULPw#q&_n1g^cRK-BZVkojPSFtMYt{eAv_YE3$I0i z53N8xbOwk+#86S<{ykHaxu-7WPPkfJFK!lhh)H6yct*S|-VpDJPsNwwTk*Y)bk+_! zjZUYt*E#44>x$}}b>(!GboF!%4#mY=FneOSE>MINJ|daFVy(F==V z&JqtfP<=sxc$|Ui%L>JV3shfIC>~Lu`ldqhFap)L6pEixQGG(8cwmF--xZ2SGpJt1 zD-(IRgz6Lp<8cJ4N2u*lKjorkf~Fd3Vl~ZC zGl_V?Y~^2N^>b8%a)=V(osQv8$0y2ZF>G>195^|awa_VH2dW<^6)3UBl~}d~BV>6B zE6G{6O<|p_L?u`$G?i~-kSN#Ui94^%S&{Cf)Xl>Q)D+`coBL`mOKA&I?pCfU>Yw0 z_MZy-FQ$3R#*G*=b!2JL^hsq?N{5z=968D1{F`aEiQ^|5&I|T6PUk<)iw3_%LONrb zeZr*iQw-gv66`=7Q##JjH|HLe*kx@>akm}W&&r<9E;x@z3iv3acxN4#E?s5jP&nU+_-dx5{h zEt%eH$|g@iPJ!OkiJWFktLN`{ONM{IH?Cy;GBhw61R8pagi@z|xqgLz`Zt#udMmv( zeYIg)4k0^xm5s@B=jN-b(P-5sdv`9GR>GgqGU`-(REWNj48dsp?7DR-@o~Mvj69A^Fsg1_a^&KpNz}A z+Nt-@uR*n{OwW=jBSv2}Y0~&f4!xH@>D$cmK2E*2-q+CDY3&m=uJ^-m4{c)T*Hb5Y z=>6%lsi6;4pM&VLnV}C>pEuHHb3-4ZK8MmLx?G|@htucfhCWh#meOYnL%&&lj;7Bm zjBNcD^?hq(znVMru}r%<)UQB)E+6mI$LSLct-IEP$el!={pr6!^xuv2AIPwB=rV^s z!{7V6kp;Io^_lwZhSpo_Lq+eTPZXU=MQ2jcnfg%rZ@B-n@9HPa)8{)Krhd2I_&z)S z-b5`;zt3O%ePR6ll=^^w*!P9TL;6CemZvXbT2Xy}+4njAitm%-A9e!O??3Rp&%V^D zFZ2KKeQw+3iCVJ00)hk41N5lD_VD#i(6EYW38N;JmJS^;1~cbz`=3sSuCF#6%)u%9 z2~WJf*5B=i?DD5k5?SjEZ2;B5^=Fx;k1QQN_2!||Ck>_Px}L;(pZ>g|O;s2h4Q+~o zHW^xf%mS3!VrYX^+DlAJDH}C)XvyT6<3MJqSJ{Z6Bgd8uEg3PTY#OHCE2_i}L%UJczSGc#s1|n{+6a~Qx}lXS zXb;mIBgYRd88`A;Lx0QB!|77O_qt@Td>GttqnbP7rx z^|$`9NdH1V=F~sek29^4zxXGg|Dhin)%?n-AJI>ke23vEaugH$PGUU1^}qLHuY~XQ zAG}(Ue#&3}ryk`$=|2-PsiZ%Ubk>W(N7DT&=`SRm_i8mL z=^>SL0ZA9VS_&mClt~8n#2YrRmP$#>RZ={X9A2#^C9QB2yFr@aM4Ik}=$-Ok{3(MQ zZhz*_dF6&_BqbUi!)rJmks@W(0A7k$^CgTi*bym&MjH5r;m9kUm^ZR)8vYnYdO{io z#mF$U+vK1aS%!AIf^rP)4h7XRv^y142g^=`4((Dl23pQwb^W`3PA@m=B^vogeaJu0 zaRMr2TH=(Fn}@1(&1i^9ocoMMhBjZyhf!o`vsA@R3~f3l1^U;_aI955xC}kG+^eOd z2U@v8YiT&1R++7l*~Y77Ak*=zN@`z@v<_Y^lhU47X;&htvscTaI_9W4x*FPD3hHiX z4=CtrLwis`Jq>N4f_fX;Vg*5IKBNeS(u|)plBCoyu16+%)8Eh@R%ipu4b88>8w_oU zf^IalMG6{XX!BGp!whY?N*iuyD^%J@Lwi)EjWV=H6a>xb3UYfu*(8X*aSPKtp;b(# zk?jbxv{uoXoT#_5J0)3@qNc;Iov_-_R;%XkG_)raap>4u1)ZOXIR%r9FhSg{U9HFD^r(uqTdk1~ws&_joAtT(jhR8t!a$1zp(1(e+6)#?!)&#TNA4aZk1vjUlw zUadYgby6j5Mbb8}RzOMLtE3$sZ@lrUS1Y7C7N|OQ`w#tABjI(`?i>D7zoj*JlRj=X z-ZHdJisA1tEjcIy(rW2Bbw-nJkc55yqBEKC`xA|KjRXF^XVUG5m{!xj=}by}X=WJj zB^rl~Batg)Q-|?^q1~@q|H%LRnGSXT=LFg(O!FyyI%52oF)&47%oTN?QaY(*_?S|M z@tHsA_og>|?nF~x7+QrQ>^Ou!@eM}6b<92xIQ$4e)g~W{aWJ}<5xoc4W-Zc&;Onsca~{`>iawVIiPNT!*QeW zC*;+D+3N}|hN_ak(LO5q$N$J5S0r3?X<(m=`9Jw1tK4M+cA2y|v35#qR~)cic2_*+ zap{N=SPczVf~>%mh@=T6lVp;vk_LW4lxRr_VZbU3DeLT=~eY=hYe~Txlf4$;s?0L{bBP`njTVS7U`#gp^{hR!m5` zLTZMj=3cD{&G@Z~(iVocOF=CSZJUBx8`^FKwKcTY6x80(_9&>Mp}nr4D-G=p1zlw% zxE0}Dsf})4ttkopTPhc-_H70A#54?wcK^~5-N%(-nRfN|pFihI@0;lArZ7#F^L%pX{gmJeT`7p08K)5wF&agsD+N zW6D^CjK`SP+Q0ZtO{&K(iX3F1xDuAdTB26%Tg9DSw7uK?ZjOJ) zKhCROQ{`Sqxi`F8D?S zZU5d2x^YyYeGarQ{Kqd`R^v;R@D&nHc(wKkR}%K;`|J37UUb$tsWQJs=67DLgUWOt zsN;VKnWt3dkI4MVt94YF?T~p8nZKw^n6)mLwVhNZh*;`jdYwO1=2>K(^J-TTYtAS( zoOe3985vA#p*nuRw{!<{*0`YXFM8tLnpf*gm9-{>rK?$fE4NMNy6wn~^J-U7ZGTAi zx)TiTtb&||c1}T1#lI`ay^OJjo!zD?o`m9FuhxZ%|D_O8uny*xj2l00)YNf#<4ULJ zHER(X0C!DQEDgncVgh5iyALt%ACQV*}zm$34X)De{RL|QMeb}gl~Q)qpWbgftGM@j8f z()CE{@71oOqz&lslQb%lUUDbB7Y%E z6)W#y^%V5K5R`gvFs)w*S`>ozhal&DLAIN?(K$&k{6%pl=9TLQtIt039Z17(wpEfL0N7H9?;cbT2_QA7u5|K*8>1 zDdIZ7Vh^P*CWt=_=m0_O3DO?|bO%A*2--@}e1iTU=rurWsH*28!NU~XW+C7b1Thr+{>KeHu~&98C3+`^iwe741MkoeKuK&&$d4YbI0M6y`UOdPg&cj zif;*Oz8p~9Wq^JlXgERjR{(mPpi+W9Bj^c&d;(DBBY^q?V!Kt1eu7_9@F9X)f^G-I_NjVaCiq@Ud3e3Ug2M+uT_9PubJ&JfCKf|@)A=qN!we+9~C z`OGDTtz&Vb_DZDfpfp)*D1A2iE%>>TKEI{1|08IX%vi;muoH^beyfl={Bh(jBIt2~ z_5)%+sC?&RNcF8oYFC2%1kEF;#~MJp3A%@%3xL=eRi^dhNM%nTbp{~zr%J7$)OM8m zE2aLUQj1mtzM$YSfW_~G@hsMB&NOj&HES)#tz|Vuoi&sKaiiHf3?E`WC9jgn4wd`~ zB_BP@9OCD-%oH`Bz-Qejfpr}q4#|{-7vqC5QEMwI+W!Pv98M_uT0lpiMBCj6N`DH_ ze1ZlL^cq2j3A#v-`)NRJo&?0#VU(vmiBaxK(2E2;K+tJ|4inVqDL|>upv2gx(APSO zist}}ew2EWQtPVJyr+@6h*C=c0hSa$MydNL^;1ekz4N(2VB*eMQh;&!Nt&XVF-b`;d0ivnY)@ zP27J3u(+@usUH#4`gvd`JqJwoAkz9ihqNJ#2gLCqe6lWzjswqOA?j+ODQ!J6uTiyL zPjF9_xpX}cd#m)1D7}w@YdjCQufoZFm)XU@=UIKR+=j*;cpj7Irwt(B2#`dBjeyJz zfO1{{)DuupEiWK=xT^3i!uXId>>H6fN~LxLylk2+Uc}!EF`7j=0o}Wu;DGKuM{q#* zUiJd&N#2BdCK1$!pceqK$*RUv1kY4(!6slhHUnc6L7fR&3y77g{9}~5_)Rc6b2ECk zWecD|1T}mS&@zIaCg=zt_OL3Gv<2m%;%In!5xhkF(gg7R1TRzY+XM>*$Gr%6rGh&V zyh_341V5(WR|wv!;6Dl8CThLJ+K8Q%Ab9diATqH4jBooGOB64>1X?~*xIZF`eXiib z3c$w{d^5qv75pT@Un=-G!CxsjyAtpT1rH|p8wD>X_@shAAow>0d#eDSQE+d9e^>AW zfJpH6*i6mF9d>M-2d?jZ6?3Yo7tJEC?+Z6m4!FC0=*a|pK!BYs1 zSMX+n6BPUtV6pCHFs8vaKqm+qO%Sw9s(6Z^Aq0I1hZa}?v0U87ds$kA;aG|%V z5{rI#Y^dkqctSNU&I>Wrf^GE#2tzIvPJT1M~Zj zCYaw3y$;cWEDRY)eZS*GKas}T4SPUbKbp(Av&j=i= zCRKNW;J}ovwI6Ui6-utUaX+(j*uo_TSuNKX^AAna42|LcBEf!SHN@J3teD*)cK^le z+08r524eAtun+DK9e&{%V%YnjsLLT{62^C|9yjk0eLq8~C5Ko|cBhy)oM(#D2blqQ z^Gcq%Y#-cv=AGjBQOsg9jmO1ncW57LcZ%%8tT3^smP;)gCq>`GtU+9oHrt#fnta3R z*=C!!h~3#dpKG(lA>_p)FG+hqX0q9$qr;Xd9-G8nfcw11TG*1bIbzNQv_1PBsNmgS zvFv3pa?`HOF)veP=7?P_Q6}#QOGP_(nWi}YC3MH2BPd1BZHtO%v&iNzm)Aq4cjHCW9& zvjx?jEp~mxbeVVj4PM`_%`*oDTSW!m1kf>Knv4T{=u7P2=OtFlD1Hhv-D$@494AUrbZ0S-Abn9xDNORUA7W;w@4~RgETI- zyUjMizTYisT^XRmjtWOoQw8h})y{P2k z6c%S;;7@my&Grcm;4yiB$Sa*p-3TuvNlF1v8oMS!}K%Oz38lm*PqGMO|K@zk2Gdarl(o~R1 z5WRa9d;1)PwXv{<&4|n5L3}N0V(X4hhBdr^&cbuwzmR7D6tF zm$rrG0Ft^aky{F>c_D>+?Ak&oMak%eVoevGv+N{u+7~8ia7xj%BXJR@eqilI*W*&+ z7opph#ukaqmjwr&q)-(9!0fQGr5G*}hkAiQ!%na?+aipz8oWhT9xP;UYKy`=;2)}? zDE|^JFuyoXGr=#u_)`8^lWNNeQ_eNNs-9F8kirw+Pjj~klBA6K)u_dtU@5SxrAm-9 zaEa`(VXZLxE7l4{ zDXBCd-mX}i^bN~m%f*~;!9S_1my3>z!150NFr915NxxdUYuA>eMLAH*6;A(IB=eC!E1JWE}K3_D1B^ynw{16pQ<-CerFBsEZ%HJso5NsqU7GZ-`PzZZAshb z;_qxKeN6iU97-{-381DBYK}-gi$>wNg>n`{&tm$digD-QU0Hh;Y{jPLEV~K2ODL2~ zG3+eNML3M&#pH8rq=Jr~WBqNlRY%Z%ZB^;iKUq__N?_V#EOSC5bs?Jxi`t(M!Y<4H zVk231QTi7fVCw;`kW_`N;$j$mtcTfAQYVTg+Z@X_prwrSI3l=Otf>Qar*N)T0))n{ z78}pA8LWq>_cv=}yV}GivNccjxHX%mvF@6W_0X;Z(*1v9Ui4Ikl=%-<{GL$1Yo6h> zF;jGUe#$%H|;t*W&J7G;Ho-WJ_IAQ1|YF}W3#e&H;L)>=( z?e?OP%5}3|VXdfLPg*fqTzL_a*VnvJ6<>6brDDg|_b0HJ2mrij7TSenHcJe9 zfgA7#$pJGzW%i}rxtZ8kYsaqD_OQN7hx0PlZ|S>y0_!JR<@h_4@qV^}Sj8j*2Y2Gh zb~ezQB-X4#*9M9t&fDToZ_Z2DjbbzBh4ve1WyVsLA=*25{4yI)M^1)~54Md|lL|~7 zsYdW+8*c&^e3MepS$r85$QwIxubtgWtV8{_TVd~qY7)2Fx!ZnglD3LEoFSImc`^z= zZ%5N(M8_I7B?V)|;eE*M;Nc0X#28waLnXut13Q3qalAj9Lh_;tO;LtoI|nyC9-Bp- z0tse&G5#!x=Oy+jN!p95>nQBtttsIn#sBhnUISEPT9s6PF`r63L;ot7~be>Ht^Y1vG`Bx=<#jJNDd7PN6N9J0KaY%MYA!VP=`Yd zGB7N+C23EGnGDoN3|?Zp-5jR|@^-Q~gCZeXx;gEdmWB(68E!Qyb;Qdq5PKhSK@N@W zKA2MBqSP3YW`v6Zccz=qvE2_mDU|oCT?S|~L{AT7Qza+i){^dopMUAA#p=hYltIF@JE_t zxtW|+KiEJrtIW$A(!xl4hSk}S#-YQw)0TuJX``LKh{g8_(s{+UC(JT3@rvWv6SNI3`*r$wskOyVD#mQ zvo*O#JW_+#f;)i>9_+N8wr9)?Yb{S}xon*_9T?6O-iNJM8{6qAyoPN(Edf@$)kOBL z6kcFopQJrR1ClNDRGx%X)!+4^Ybr0YJs)VFJs&db;^Wq{G<@$)_wIPk|p;=(E5_dNJFQqXrMY{x!#!uIo&B3L~)r3&9+kTa6zB7rwzte&DTiWK4v)`zO?!&H&K_lN@FK(@-pF3#YuFxJ6?-$TAA3uz z$>9UoUh81&4GzZMfUiOhhAtk-z)H7IEY9TxwtbL82x*S^ESH=3%A$RBA=N`X+-u?C zyA~e4YvJL$#KUGdqLj?TUd0I*9P^3gwb0IfaXPTl+P!j*Xk9e+i`{nym)`wi;v8_d zIFF~I(DB-6e!tWgB#Q)wxN;!Km0|fjK4mZL-F>Vj+skILcX=t>ZyUo7h{biljl<&f z;z0Gb!^*7@*kB&2jouyx@0B(=oTNRduru$6k*|K`jzDLdG0rT;wO8pg*>y6x3ROo z0#-1chq%OvLf*&D&MPZDTU=44(o)2X23U>R-)7?gaes^d6=E-NwgGQsbE82?GIy(* zM>PZ)X23WSA8kb?*s|0RA5wZsu!B5cOLu9++r!TV9hfVgZiM>sz(jN_hvlj2QW~RJ z0k#=3u|OrxZ_Jz9nt*sp6wmB{seZCC@5ZjA9Z@YhZ;%NoVp0)r#5#-BNW~v%y&o^a z%)@kIdn2&MNluMThqrx~uSNn_2&3I${Io1qTZ-3FF zIq$~?NIQ(oXS>+ZocoXJ^ohW-xI9bniUs@kWoKwEQ=D#v2go*;WuTO$3Q5cWL^ z`)*1l11o6U*MKzzBR*R=T44dZPo%ZtBXL}EC;r$Tgc~J{_n_j2T=_0<4GZu=@=3yE z$Pgp2KVlDx+gkG}`15mXtPKwecN;zf=GHxJU<5oQtvm5kTP&Cl33pozz(Zn2TYdu$ zUBK@Qm9t2&cF0*IZfyq!KTOWe4DoF{SZxoB#P--uEDLpKS)lXn(Vdl{)RihVwF6RD z2U()O6J*KVl)e`0M90^8mg#JjY0=<(Ep3wElz)}GI6mYud-_(a@{Kz}&H}!QfgRDc zCzV@1XeTEl;dn8`^{tNR-IH=(BCE0UC$Wo~^B|a;*9oKj6j?&yZBH^1;6e_pybC*V z4-$?S*$VJSuD6S7+uW#69wNZ2YZr|=VgY`Ntn_v%Yqi(-lk6V;6u*W)$*1wB`EC3u zG381=U0i$z8{A*6Hfm#f4rlc%SXeFGGOR7oB0~tP^Qh@wxc3@+yqY1~IIK zEz|v;l^GjEP8Td&8)&BGh|yhOf^UEiQ_iCeNR>EN`87qhzYq__>*4}7Co z(v3d>a&TVTnrDK>{@wXKur@#M&Tqq?K|S~oz8R-EPE6eodhoio&8AZ<{sA7@^s6zF zo0WCr!QPwm&7%L+{3fJ9#bBae4ZX2he0ep$D{hmPhupGjAdj2Hk!xV29Hw1FBm99; z3{$Qb2K%shpeJ&$O!mSu`Q0?`;rs}>3^PPiR>ZWt|MY{FJQk<*p2W9 z<8m_=NO|ldoBlv7>5cY25EtmrM`Cmz?5I99lVwN6KfSPqp6SE;z;V zg^fcu)3|`ua&#_-;SmjPpO`8bN=dsd7Z8>v$v1|B~J?`YSd2 zmg}&8<>$@I6`AK1YW?f6^zy$=oMO|O&i_`(%dZFZ31%n4&E~cQO3g~uSp1)ShsNN! zXTG^wn$}9weoGXY{dqwS`Rx;Ls&xKZ>HK|*BiUBzNUe1E0;d8n17LNfW+OMTY?t$F zrSn`YPAk#z6T&$!asH{)wOE|i(KtL7r;X@yG@_okSe&-eI0>;h?POcIx=!@yu1ejE z#c7ZI-KI}@jodKR$+1`+$lwE(rEfK2u{w(KPkCw@YO0Qdoy11uhB>I$jIH6yXzrxP z;&c|rzCb~%g zuV5{G_Fekrt>S!fm3qrvj>fIx32NKQ;d99RRG)+L6MQHo^Aibb+sf&4Qoii^$WI}tZL3sYs>~mJvoDnpYWivh5Yh;0+sfzjNrcWmALXa}(gXP!1hvIlt#|Te zR_fhWXxZEK9)o=GzC@ql^Z2~J6knPzqe|~7CJx}W%6kv;*{k$xcQ&ffuPZEkNx!aA z9{^5O*w+TWZjfJ31-@>QU+V&2!{pbqfv*wrYklBrl>FKd_$rfMF9g2E$gj;9u<|Aj z8n7&1mh8?`zAWlawhuxo2PB7}wykn~xibGQUoPd>^3@9D*CwcKt2(|qGJmMA4&~?h z@&fsF32NIa-yqI?Y(8C9c!r*J-xxI@p#)Y-?DdPo_>yuGFW(wCwa`~6$=mBIB=Q>g8U)B|NKo5WjeLz{{yJYH%5Usz9LO&ssBNoaU$M-e=PRcC zCcY+t{H6r8ZPm=zOy-yPno)jpU-LlzWmgi|w$@&smjvx$Nimz}IZ~wIlE~ zM}F-LeBC9#b_c%Z%CFZ8G2<)sd$#Bc0ASueSg9|r)R)BSfxc$Fs`8K`(1k3%Csh2A zN`0j&w5QVXc5sQi)~pp)9#p1Vh5haSDAUi(jw!QOl_>|E)i-pVnG;j!-T!FldNVhs z%z=L`Q=Vz|H*3cfIut6j04#|A7bXrcGb2kw2fPwi!x%BwoWY&pfEDC-89}NvL z^J2;z``0oU|Dn}1^yR-6$~1?Wbz>Sj@gHSMs^P*n<^NG=cr{b!+fbPW5YEC%{jqekN;@smPla|uMFjdg=-48=}&1|Wx@ohV*e?W;XnE_ z7`o@e`(bk|JTWpLr_nIPm5s&WIlgL%A;Y+Vul_1;fy%p;zA{9`FkaKO!BWRK6$SD8 zFm7hNAe%|3TbWS5BF=_J6LRpcHd@^*a!XL~MN7en;@Gd)oDM7Dc2`A2I^s&|+a|(W z2zNW&z!Sx;5?(`pS%ol_R_fcu7bQ3+n52%s%;DVGc#>7ez`~?mlm03i-c?wcSO-L0 zu(U8)G^vnhat1diQ`B8<@@qgVwxXCfh|ME;J_38;KFJZ^562dJvT~{;CdnzXM#u!5 zY{6k&n-rjWx(aZ z_m~HMvRX;De7iXnXODE0<<<8gR>p6^o~C^G(ucKbBzF5KqE3X-#c3*@av0ukp$}FH zALumND%Zy!Y?8CGE8-jh2|1uRci2+*3>gMm-lrlial3wG5c;uii~cbXD)rAQ^)IXR zuPM?E0{0^XPXC3Xc<}Li@S_|be+ED1;^Uv-$DM`S41}nuG6V1t7yR(!BQf|P@Zr)L z5#E3;M)CkjK*CT(CZshc?8e-vu`LNzUA z6jnMPqp>Av3X5NowuugNGm4GO(C}_D&2Wd*Oruf}!DE{#z*lNbmA8=<4#F5_8ji<(9hhzFQrz5^k?TT}#eR*IxOqMX}Bil;;i$qBQ&Xy-kgU3!1 zy+t{(Hz5Yu-7*qahJ(Wk>9f5ALJvOxALUE%y-7k|lzmN~UJ;i=`YKATBx#jm_gJ3e zaV)l0S*aKS*KM5p?#K*z8cYNU){SRnL1)y0EFkzaw(2T6-pou*FRV0j@ef{%aC~xA zAmC>_k58|2sS37A+R}}@Ek*%kr!)Swu~xEGo|tDkcUKw>q_S|nQ)x7g#DG_@05_cw zYLp{x8^@g74{dKKB+D->3W$k{Zbm1^yfwY67FTo1a7=a!?lMyqgB?P8kRVR|g{gGkB^qj!oy zf7SFwq34CsyTqWk*l8w5;G_O-6>$w9Kt>Na7CPp!V-nbICI2-#Jo+J5hQTD?rG2Rjbk7Y7}|v5SZn^dbwZS_{i-9`HRpKh<{idP@}f}h(W-?Rs%#c(BVz$ zHPsF0et8mtKurwiezkDGwvrzd5ly0D46-s9G)+ao+J3|U%45a))41u5p!$H)^{3lX z5dHzu>y6j}89>wFc9_Qz9T6q(W3*0A!#T|X6=nvHf(Ffum$O)DhB-u#1zy zz8*mAqddgv@Hwt7q1D6Fc}65z2UQSe$_!L_Fc1q4ddvuV4uWS?Pqm_dkRmN8{0;p& zC=W|B5-Y)tx zEu0Cv8ugW8wMzmn9knORmLo>ykcA(I0{lQ6x)H&&Ljou6nQEOqM2E^y`IsLKw1ZYr zrcH-qY4t*Rn0SZaEjhf0iK&_50h(@yl}2fQJCBl9M6ft)89t&|E}aq5a+o5KNKXLk za$82$r8)YZ>7tYF3?KSbElb}c;m;L|nvw{-7qXe`9>+{8U*8KWBn0Kia0CRVO1Z(g zA$Dh}hoKL#LvxI?7JHxKa5BA6cE-@ibg7N0+umO2;d7ChBr;-kN16-o%K#xgd<*7% z@z|ZbHqH_emz0x=C6}xVqr_Ul2XvB|DZH}~SN4GlQCvM12i`qqVaxVG-~t@hY;oHx z>>@uTTLU$g{tF!y6kS+_YZRsDG4P$g(S12%J zuz0l`RDP_k5JK=-t6+*WLY1h0Oy}l}fQ3-iTJ90nzJ4r*%*L7W$4Q!yx+SY3u6u}p z1=3`X+0^_m+SdYgdi8%4s`W{}Cb9b?OWEymo<(+1uLi~T{BN&8o_m~RT3 zz>8ywos3ZYLun?XwS@QVBdrnl+P7+daPDsIDwn&0r7<;qXVwgB23kUl!QqBi#Grp~ zIxXn5i3lIOm^nnk$dHt)5eozhh@bA`@r6G`drZ;U5vT-{IC8R`l9Npwx`*3q$fY{L z8b+g?QccOT zsMvci;)`4hp&ew*ruLHxC_#X3yl8(P*UKMOj9P`UTNA^mpG{W;qo6dxd<}R;Ee@m8 z5xzSb|5;)5XJcyr#dKGR_uu155iX|YzefAp!QL`ury9=(7V-%9z;B36hkGDf^eBV> z^*6ekLUDc*7Rav_qGUGAm){`ME3Hd?v%8=MK0j|VXj!k;Cw?&q$CB*CPkUQ&yf+gkp270<71M?9WE1`3%qO|;)5_ID(c*Mynzatt&6SlY)H>1!)LYZisM zAK0UfM?Jm5^}G^O&pGQ}f;PyZ&GfEtk0wG|$$lgOvhQ#-9%RGEYyEaPUaoY!Qt8-P z5jVN8G94QOV^4LK(|J=d1Xn+8>8pR z?pCoyc3@1GYRYyVhLO6aie^6J$(au5`L_dPM7Xs6#*o6hoKYTHasIYC8leY*6Z;aX z_n+v^GPLN_|0;AL+I85?R}nWosC)NXh2tXaq8hP_%F`n+^k0NOUdH^bUJNtpq73D0 zBmtC9F37uPHgTHSvala;OtCPBQ0Og$@rw}_M@1==a966$ zWoI@JD^E%GE#}UQFE815+`3=P3u;#1V>|6hGQ~9ybGQ2@YrA%`rgO!;4|C(@ufVCV zgVMv|%%t#q!_=Yur*+}`E_$-z3ZyrpL{Q!q05Cg*))4W_2RylvqZ)&8ZiwO46}cfH zT0o(V<`;tb3B1zyp(5@c2|FcxUqn?P{zu?B&Q?19T%jeHUDs)GX6Mn7B$eyYV~hIl z4_QN}w>S}-*3MSxOr+{6oi6A_y#KK!p?hUQ&q`wpmT;HH<%-Oa7ky+{ z`1vIWQ1#$h2h#r@mnRaB#3cW|5Mdsxmn2Gs$Z@P~#-7Z^EetU~M1NtD*}zJ_oM4NA z2Q$HyWTnANb2vjdmhr5HGU&sFAiZ{`BcPa-f5w%HAgh$fVhB;q6l0cgZ@oaVeuLtI zj0b*=2o>N>!ewcx19mOrN#%wwXydq&`wennfNS>~6bv(j_y%JqDA$Y!$!X!`VI9lB zqy!R$QIe>Kk*g&ZFE>^mNE?28*hRetF zvXHzRUzbccbzEjW@B<1Cx`HUQhLiWx)yv8=piqcA4g|ony6QqDc$OG)^G39pA8s@M z5^d&(+ss#X1Gb?qJTcb+7Y&o0yD=1ftONi*OhCROU=yBGsfEZ)pjO1K4{>S%X_r2c zt6t-RYM8d6aElAR0N3?!#B8!QRw#Xo$qr(J)qRMU*kFBR=A(ts^m1JxPQB7l;&b=5btUZ9s0ejBb>Q=usjtuo#d<6P(npp|aIr zj%s6QHElGMwaGSKlx^%(+;9_wN(=`Ft14u2$bC%f!193IePh--!gmFJP@Q+m^_d{6I|omGlBN(RpXNz!tJ96O zm2*y*U9jLF;#XctQTE|HD^j7)M?d476x)_CrAjrzklx$aIKYSazEPv zPEC3DP+d~TgFTR{EF-fb?)8uuNZlW`32V`*njO_1nmLOq;@*lVinNC#7mnJUqg}Ny zWZnrCl43_&=JKneJy_T>@3RZUe!VN=4#EvU4tH3=t|gq|mh z>T2yr*yql=qG>%8Yh_^9zn&-83$*qGED>jBh+txnBqbPXF84PLuBpZhJ5nw6>%@KQ zd3IAokGa;z7&*QE%g8C}ZS~d!jF*r8i@HA5Q1`!TsoNw5J`a3%s~9Ob3gHpO;sBAy>_Cr zN!V$(PLV-4)0y)!+>V3j@T&lS1KsQveUskfUXQ>1#kDbQ=Y&O|R4RY*@1;zlB)#Fa;9 zSTzFt4GlQlm9D*3`bw1d8P9v-eO!dG6yuLPUX_e23D~d*I}`LYW*o5SNgH}Eqa+Zm zn(W$(eVg?-8L#Wgd+@S~;i}f*mRg6$);c^`>u_`0QikVCO6d8LT5oZ@V6j(pdzIH$ zr~B5(1U%e}o4Wxq96>{#DW0mp3EButTR2IlcU6?-HC(tWd0z8(BX&WDVy588sDLR< z!JE_+#B&vMc&71pMI1%ElcO2~RE4=YNNo7ggbz$1m{wBSu+f-W-`(E0B(x z_D$4UVQv7`qvZwPIGW3+#qlbTp$a7P~PJb+2B!`fXRaOc;VuSed7NX-0 zemMYn8$VkGApmFLR-Wnp%qoOqrN7-9MaMW3w?CmH_&8};WO|9xh<3-(DQ5wG_CikH zAv+KQISx;XVEt9CiKcJxtRz=NTjR_&QozR2kvav(M>jh@*zEXAH9KB4JKoalcx$s9 zKfXbM8&NHfS1p5FiYiZ;9>e$vXc<@hv!l2>K{Yo)SyXaTO|UdQA+l*;$2L77(DZoO zbaHId6ICP-y(eKtF?phlrdJ{`k?g`8Avrw}e#;Q2Ih!cYPq^zdaq(4%{v>(YPwsyg zVA?EtBF6#O1ClUd)jLDD0zh%N^5wY+l12);ch(&naj}$qvG7qwiOFP&xC^LjMDWw0 z!-FLpj|n55pGkZ2Di&8rTTS zk%*X%(`n2DBQafVEdnDkT?PuZhVRGqccg>X3^`cA_27x03-{_x)2bn+tN7=uaW*0n zAHfS+(@7cSilJVfSZ{j7mPa1fBb+BH`V8;2;~5J?4no9J=r}(%AB$Fi`k7K=m%IL{ zi2M5zI@Qgq;TG(w3zx!oREr<4VOe(L7$f0igc82PyuM0wzTB3kCLZ45rT3WbQ17?F zgtCj3ux{|I%B{*I1Hu~!$+-jO5FIAesHVz0m7757@;fP-wZ5I*iI8My>1?CL7cwWBcINNL> zSBP@jEz)scW<@-Q+POAx)EnVNly9u7mqJq9E|3&)h;tVL0OT8acx#%8;2{wY zc_3Qx5KDxToGbKw7<2Vzdw!5hcDS!D!KZnM2c zQqTe7N2oV4{IT3Rj`LwTPy_0|MTGBXeqfC72D^M35plV0M(@7k*|HqG_%UA`dY7l9 z^njju*gi61Lg5*5(qQsD8WvhSSrd`x759d>7`A&s17edh#LWHN>{6W#=B`owe8!2C z0fX3`3ZrPw@*$F{T#D?BbW%N}qDaX{ZhHt)g76hM0w0oVJG~)S z{7}qt9u9AULOw}Kd8B<}DoD0j7ZEXo8#@Z5Bs+&%0H`J5`to{7nX8XWaFa zt&iB5cq6uk4t_J{5^lU3`W!AOx_^?G1m{ylya}NVTsusxX&vFE6vvh!$`5g!Efx14 z;&t!~J&?MLUJ2S3Y{A9VLde#GIUP2eNp0zNtfb86zF zv-}8LDMZD=ldqcaySTd{GvZDm-s+?~g-J2594H=awR*LbM<_n*uL?QXJli7iM9(9< zPI=_jpj!jCEMJT5Y5^#_CfJ7@eDn!^G{wht!H;5m43rRXQUTI@G_AQ@_$7o^jb~+1VF#!3`^C<`>qOj_6njQU5eV}-Hkc;tY|8CV#?TY%|+NoctgDGx!vjEzo-Zx|{Rl7veR+B_AQ$ zd~#%Ci$20rgD1q!k8q#m1b*&DdU{S^2M?n%qkTnuF`67NN76kNA~7>&)W42cNFoE> zRM^%x)>CPkN|^plt7Xbbb)`qXuy){MY$WmXIxyvw-|-~LY4}GFOk~QNkkZmTNxqb< zf{OU&lF`AbPf~nm49VY`HRM}V$#^Tt`8#zmG$+27k4F`T9#L}7f}nPjEO$Ljm{F$@ zKd3dH;w(9SXOZ5eN(dGfqd(`lg~523@Xim%n7P$dbxOtFsH#rMhnjMNRaMey4fM2( zaS5tx7k;bnD9;VQyXA(VnrwR1u}P>)Kgsu;YKNRE7~M_cOUg z@D`Vai20~La4Hi*J5AO5Qsv85$g>8N=#s|4kGtx%O0#U00a<76#D@sTaHNbER{18pWgInE2bZ$RN)X<;^3;fbQj zmw3n1PKqE)jQ$eWM&f7}dYLVr#)9I8k9>(r9OCqscu&)z{I-^#YvFj|oVEhCBmh63 z;rW@4D4QF@Wx3zi0+DP9k%~+l`-*4S67kZcd@(VRE?9=A7#;~sRKfW23DZQn*PJER zoZy)@C-yn=QA8&d!3;fxjh9oIgI9cwTR1wofHK7`Un2xl58N+4iM@~xJDXHXRz>`E zAq5(%b=NfD$@xaKb%uqgKX^HV%wHLw8jtu?;rj-!JmMErzX7wV#GT*pI!S>@(%?Yh zr{_20C#9qz@M5$C;coL+D1)#({K^G((jp&p;>T;?8xOqQ>JdXv@+L?^fL;OcCdsY? z!1M3eE!L}u9|#pcA!5C&ifP6a1>fSLlUI55$f=qFrv=?HpwPw;sb2E>*YRO-q)Wpw z*~v;p{_k6uoZawtq%9S%@j`+!l3i6&RavU4p>EOeWOa*%d)2jz)!%Vvr*4v31Htz0 z?J=aLL`(qkuecHI9kF!aoo@_$t}wrX?O!wcNp?t1OC&$x7X5(Nq0`m#CdGE1j%AX5 zbB&-DQk0P?gX}ZJ)u%AAGL)LeLmxFc?Syd%?wwu{KT^7Gq$D{=lHNRp*_R0qi=2IF zKVspXsCb+uD`@Mgs!VvN-=O$lM6`PkBBH^WiIg1B@P;LfIervn23Rd#_z@E$TkQD} z2YER%xI#V8p7s+aMh?8Xhez;qx8>20B&>Hh0xSUb?LXn|l3bDNpnYGpGiOK5`ox1Y$6uMXFK4_J;+K7giojvw5mfPCOQP77b zKy4Y1rVe5DMif!+hGL!4fi(6sHa&I3;?q!3bsz>(kJORQk2Z;w74f4(`!Sss<0DGe z$OO0rd#tBH&j$gQfOX%`>rxE`wz`4Cs<|Yd zJlGW-GSD^n2BM6dhHWuZvTWxP~j7kB>-$thB6#^&EKM~iTO7dKn;IhPSp z#mH1I?9iLoMe0PL><^yStT@WRuhc6d^l41QJ8vRh`hzz`*pd9@M)}JMiD$9e;HS6n z{Dv7pZ&Qf*n%cHJWKKAXLd~KJHM6X9%>+Bg3*FCKJKQYrrZiqUwlxb@)=b=g4no=- zqa+uO__NSZ&DBw;WKDAt8qC)}x!W`f;*}BcKxN`$SdpUFpHPICsk00@nJyC#{0T{G zp*)8l{E0V{TF}*8x-60L7f9BI4mAt8_TxwUJ=ef34 zP`8r4`_7{?tyI@vIgelaXhl~YL)Sdu!Po7)C9Z;X^z!^cfFfU<2t=A(GRTCtwoa&U zkO|T)ZwVsCWZ~a<|F@0U{5LPiZ)9qVg++8zJaoap}-=7|s&{=qL!bcBv06`ZxPB7U}N zGVv+wI4~AuokCo2t+avYeE}v&CprXagkN%b;R4T#gF^MBhyxd~*8Y5fr(|6fZ8>`! z;W;E~UF0e0U85Nv+9`=X7Xwx1t11@(AHPqPD*m|$o~{vlFCtdp8gc$26#kl}IksZf zi!O?#2BZ>p*;{eJKz?|VNHRUWBQH)YU1@8C9{`tk#TSjh75RusieCn&U+<8sPan0n zle4-rv!&VkU~dX}$`W@lTLyk8iteFHF}Cx*W}G^k*l}E&h zKo8wc^w@cyfJ}1UM;zd`oYvuM55dDJjDqW);OdSWY4H!kAo5@di99#u{lf2x+j&2= za{0tqn{9HrjH3!jH=bP$%-)cO9%!}7Ez&*E8hZ_IA+9aQuR_~{WB{&bux)F?a9lFh z$I%<83FLeZ((D;*x8#YTcG!u77lNusy)k-? z$Ee}Dp1xf*9k#D;g4IaV&5NU#i05VaO)?%MIdKb$JZDvVGA1X#-c8nrYUpY&2?p$R zPofoh2%Vm1#@0TByy6++6x_G<`H+bCNOGD$(daKmD4L;gsM7=VY$!#dx5OWLxJ}wc zta8{AJdxu+4)L zp)lKq2cF*G!|8>&V%u=Ih@?3-T>UsMW@-)l@FZ=K+!Bdf6K&~9F_nnpuVU813QwRX z32|c2N2uTWm2-ZC`iVN)C0w}<>I7$`!9fg3#K;I07xp$Sz*e_94b-62I)ws?{n={y zJxc9TNwIT2O0AP0J8d}#^`YMe@VKh1{1_G1^>x>SS;NDc7Fu~!%$DkAQKsAE4%Bl? zOy+3uXfShJOlFzbAIzK-lX(k044#~eQyULrn87Z(mrPuXup@7kFV9Gm@$t$ds;fjFK9N}$GpSSlI9Ml5rfl<}&5#M{W9NBskl0ppc1EE|E*5p2YI z#Kh-litVIv@I(%l45X=V=aaCFk!EG?ImDRFHo(G3Y9B3U3*P#{ zgGK>M4k0^uOGC^)$DIYYMm!c4Jw>dqT+kBTZgRAD7EYE8Qie#VWa;v$~M?ete?Ml}}B|@ApMan!GXGo z`nArib((t54^IP4C4lqlb&WriY7a+W8W=Im2S&4~dEAUAQbxhb3iMmMx`VX~e;F_%5{?v1sK} zw7i zpcoe-OtHr()I~*-c|7~9Ej&gFFh@L|EnC=_Z5wq{U~oH!#+Xd4(1<)^whWuxmSKJ7 z5?g?0tQ^8{Pt38E)(CC6EP|spTosYL5k{`fmsA$vV6K9@m4Z%_$|Cw$g|$uo-cgm> zxnw09v*M#L@SI6-8wF20@x)_&<2Z>|kqMpanH6v4(aUsuvcUE-e%**7Y$y(ARs=;a z%b1D4Pf@)LtwhV7*O+Au=ix7dENKqE3<=DVl|)eYvT~>@^X+A|B+DPBsuGXaw&gdd zvYOoR22?s%##JWV0AeE9vlWs+?TD%#m?fv{+2TBrjM_>DlMEY#ow$|kfLt?*Q(Nix zn&msB@d$&BWYJdIB`W$On6OQ8X`7Wx5e$%zld5*@d|Q}H5nR|7qHJ5?RF;0P zt)g#Tl7xsFw+AF4s)O6Z9klc9L5KSGfLJ6&i^X=;+3oV;LR4qBhdUe5@++#duUI=9 z(T`WGBJm13ONUMP?R3?h2HRr?(-s)ah<0`a1{1%ojvXpoo)pR+Ih;F`V^_(|4t3>1 zuCqJj(0ZeWc1MIZ+#$`ps7~*Y21qikCbJ?s1tM??CFPv+9b~NpT&SSo%7FRSVMlb= zJU@hvyXcT2{2WU_RSk$}13wCn`zzvD0gmX5+7S|l-=HPI?Sr3r6#E+5@;w70c(rR; zBcw$Z*`@ACqDYz};206(8(~j0K&0l`8i;L;Y?+?g5!LLLmu&E!LSxT>2sQ8;>aQb) zHMXTjm3U2E%URvnR<}>|!QD=)505Sq8aMy{aN`XtHzMcx8+3&sS8OP>C056cJ(3%d zMgCuV*8x@4v9^=)>6j2kSV%MksmT0U%EU`vJO=98S=N|6$0yhb7#eey-*1r9;x-IqrDH=lWrFRUfc#)S;zxU$SZvG?POe&kbh9STpk$7L_mW1)Pd;Bmum zVGH(r+;9t^IBxthbG+d5QEm2gjvFQ%mqEn_!3p{6n{gVG@51GmF=hE(Cr|g%0v}OR z>RmzD@?E*|@>y5IL70UFJ0TA_MX(dfCq~1dF5E~a$%~lfMq1Gc-nSr6A6%&X8B(J% z9X?4XBwZbzp$iY8lgioqb?b_%e6Fcs4ZzsCLO$cvurosbDaY|Gb;VIW;&NO)QIGH0 z+f+}qcDZK$(#|j>DjJ^scwO?WFRI`TsW}HOHyzE6t?g#?O2b^ zO>VD2wBS1y-oiiN?^(RJ*O8Z}I=Y$!w7XQ~m*`#DNDH=o(Ou<;!Z089tMdA(XZsmAUj{Mrja5#};V4=Mb zlxrA^l4pRh6S@2>{AWYqDmCGhp|D1#!k+T(clmE+3x4Mml-ATl$SWX7O9O<~-5`mh zgJYrh63^s^S6zH&7|Og2(YhKR?qJv=Z7yEXO!D46b`8r((SgF%>X{QPG#rN}r34Cl z%k?~$pR`^QZ-jFpdale#F9Uy1s^`iD-h7j(z4_TnoRPmKdPu{9gj-PIQ||at;c&=g zF3O|w_kRApFzhd|YA=6gxgI3k`8MWmhG|JT5tm*_9>Jm(-^N_9q+n36sOU<+7P0M} zS|@3FuqZ3vBe|DDEq|VIY-cnBX;J{MpywWO?C|y{ljPV)xXM>aR&69UTGMMM_}=ht zS~7f%e=X%V5^>VrAmO<%gm0Fd+n7%dr8iPmbMc`Z@;vA*hw&|iw;}Tt$%!{1N>NQj zd!l@~QI(}r@^Pb_P%`BgWXd;Wk~8;~NsF3_2tL2fkU<^7GbPCU>hh6pp**ue0Xtt| zp9^6&D(ui^%tnQc3L9m%oXJqME|kfnkSB*SnG`Z9WKzhekXtopvQWqw&6z9|vQWrE zA(KoV&R?5Z-Utp1qFN~wUQH!eE|l{2wPb>|QeLevF3(yaTPtL1g={60J*B)bQHt-Q zHGEC>4i`>RTx0gn3}?#-8|8ialyF{#W&T~5mum4P&+^T}+rot>FV*7RXjSW~%%?GV z>eWtv+vjW)#m*n)&aK``c<8O8pqvVLpAo1W=c())s8qgxJp#x@=5wiK{;cRBC9Ta= zWT`(Z@^?#=YPS|;s+O#Y(g^12OTabBr7MYCCbs<_uuUY%HbU5weFMooLip-i|Mh+` z^{-L|mWApDIaKz4UUSdANs_LODD_So^vAj}X|%FgbM+=|{MCr1=9;RkU{+$>BYO-9B*Pje`X@6T$PCu+9w($;4Ln*4jKCMCO*-oh5lMp7G(wky` z95MBTzuXfl`*)?gNaL(**6W2#sYnO^8BN+6Dct`%m1|aShh^L-Q}JLh0xB z{~Zc5si(&OwR(zc$4Z9eNx@z6>?myX1s|wXj+hVlwh8Zh{MP#8xzIE}fsN7zDe@!n!QaVf zNTmwr|MSWHt_1cvIh&&;;Jn z^d)NuSefK!Ve+xFSrh(J3oLl_C6nlF6H3PC7Vtya&;u&f_IwaZ3-s@3@+l-v$s{sl zsbZXIi+80NB3Va^3h#TURxXJdO2?u_jrT37Pe~+IIAAB8jTWV)U0sFteT!W(1rO}@ zcQFN@?xOPh*6Dv{3MYH;+n#&T!tQ;GT{2V1>>*nHJtR%*`Tk9zWI7$&OH_Q{IxXgu zm^})LOl|B{$c}~Yi!RO_$p_na@nDWE^fWV7{vSNnO7>KH{ju|9luD-4y?sU5zsHE0&`;FX2S67Hgk%VUZy^|Rp%GSv z#@G#-;4Em02OtEWLo=!jp%e|xDHU4KchHjZAWT$*aM1-?iDYOkzJ&;p3vH~bLR;&f zp`Fb`h*Xz@4(jgEQ9TKD-2wgz;u{TQNbmqN7d73gZ`poeaDZK1ne3iPns z2R-ecLNEJj@UeY&=xsk6`q&?Y82cB{m+yV8`+V-7^^B-~jOsX)w~!9!5DegE3B_@QKq47~@w>!7UvAoRp=dzs#_v#bZCmraHYy+?1@?QshBc)WtW z90i%4>)?=AZ#e9=5RR1J3`fi7z_AK5;dq4uaH1l?$%@V3RAnvvyUKnzUF8s*uDTV@ zR11UC)#BldcLJRDo(E??+ywtqJ)Td$-wx+%%z_I(Jwbo5rVo5yvkzSIO@+(8|ArrG zIl`4%%iwBlgln}2a5x{X)Xs$Ker|BXFA8qfv4N~Q=iz2uE6A=J06BGs!H@N-!>xKf z;C8(+aHrmCxLfZ!{8V2H_v#13{rZXUp#B|r*kBSoXs`($`F{wH{iES$|Igux|4u#R z`rn7A0R(vg9`Gzcg69E;;YGkp_$9D9{2CYnzXkS%mqCxF5-ifzHiy(WRvwy0&yh=a$XUt>t)hZ@CRiwY-m|!0Oqepmu zEEm2QJ;P6zEyv$&}utYY;_AOwJw8|TSsD*hyhr&&3dfXW-ET!<_T7B`#)Ht zT@d=TTZT0wwdfnU3v0C>jJ4a}Mn8RrhUnWN2jY|!yB z`gf{=4LgNnK&Qn?>bgXtWBO zN4LTj(UY-d^lA)?{uRT!x?r2Gow04#iP)~|W{m8bgYCOjL4AjAZLm|f$=Ib^I!1M` zhSA-lut)c3?Ajv+yY*~_U3(72?!DSzw_ang$H!B#`^OuxXYaPyqjv)K?wy7)y|-eY zKA9L3a}N8&yurSGb1~PYkdpL2lD^4Drhm$_>MEw}T z$zyzQ%9v9ee~DAap2lh8^e=Jx_`CS&gzs=h!az()ScJ(5w=rd6WlWvegTv7{Yf?L$ zJxRiUOgf2kC*8(*lgr}#$u)7o#k!Y}nlajE__E}K#ZmrrSh zE2eb8)l>T7hAAU(^OQ-rZAuE`voU?je#}S&+^tWnk9!jP;NHY>_)X%cxIb|&9!p$~ zXA(CtwiPcW=HTV2Hu%HT@_1$HFuXc-240)G8?R42k2j`8;>~H(F>6`|W>0&GIn!(7 zkDs~Yt%SQWE~0^eyV2Bt68Z zNpCPO*#Vy=m&fPHRq#b}F#eL<34cu+YTe3g6yU#Fqg?l3*M%-uk)^U9FRyfAW}H4H<6C6D+iPR%9qq|RS*TN%Avs3 zXDMKfI|Z%jPr++uQ=>H*)OgJ=)MV`fYP$A3g{-roX6r^%=(<_deBF1{VqFe}t#_mF z^|h$g`aaZp{d9_0zmwXmzf5g6*i*X=z7)A(B(?unYwECZ0JYa|+(;caW>Ke2&FG^| z?WxPAB#PR!iJ~{XqOO}0sN3e>sQZ?V)MLvA>Y3JsdZnGEkGBq^-rMY{&$gx%vps_P zZqKHEU#qGA*KH_vhZ_yp5k>=djHf|6{zZd#T%#d7?$D5(t7vGtFU6(r;xLb8!d}K2%Ig&wN9y!F}QCfC%6fHkGnN}Q4 z=5Qu`bu^vU9?hb4$HHjiv3`_xtUv#oLtBsOmvUqU?KqZAJCEI?^y6=6*U1=4Ke>uB zPG!^Xe?O#*)3s>NnK;^e){FL>?L*(3>qq;}Yw5f58)*N9)^y-P9__oRq0Ear=+O5a z>G1ctbmY>PlzAzgj{guyC$2o8lUEzjsjGeH^ff0sb8RM_z4kSoyLN@n>#q}CxZZ`n zzn(&ut}mp^*VE|Q^^0`<`YXC|qaxkB5l&e*hEev7`IK|x8@hFK6y3SGgYIVar+ZmT z>3-G)dXTN9huJOYQT8NylD&~~b5!&+rvc^V^rvS(_M+#vTGO*zG4$frZ}iLUVEXm; z5c=)*VtRS|Bu@Y8yc-_*S2lVFdD|-D?HOjx|PjBwU2)I9z^6xJd_+XQO2bTmr zyesgLix7`133}X4SpD2fh@X>$^^-4z)srK_CihdJ%DpJmPu1Y>$oB%mPH?vNhB^=q zAyC#@4V@v3V;@-Eg>lf5V{Uq@qp$>8aMamq9lM~-Ip$zB1F|5LV;ZZ0Xa&tUW@{CW z)u1WIY;5A8I<(`Mw@n9V%m0Ny6&pVo0c|)|(Z&hpK?KLVRI|W`D-3~#s$mcbA91X{ zsvV4kP8_SF@`VM^5z2-@EtL*-K?eqX0G`^C2bBYGEN$09N*uw5KOGy+ySKiQHjNOa zq}<`61Flu#-A8adO^yePCz@PoMZ75Gyef?wO^$p7G}!QmDL{?nH%jn|>H-3;k@l}f zcd5ZB-WA}hfZmdB4KH{yKnt`Bm4Y@DEvThZ(8>aWG-M=;)m8yF7L+a>lEDrNxJ#R1 zC`$4g#bC4o9x#IA8I-)X80$T2#Lvm(Aqx4T5v)0y$?emayn77GeU0%Eqj`7bXoZ(u zz;oVRROkZ29b-X3pK$2~-~%JLKn6ciih5!MADe;CjbN)WZ<%k5;7S>sAZM>>r4vT< zHKWqNvBK9%=g3&ou`F&<0jX30$@zFuc~c4)9>!wq$8q7Q(%Es`hhau7_m{yg22ff( zPSoI4_)MtHXO7A?AeA1^e@;^JtTpBtC4;jRFs%S|zF4GwnxhahxO&G4!dsdc$j5G9 z9VaS@GsZkW6wULMA&<0w0t>QM$)9DcwSEHEnkF~OUFw;@M`I{vD$SPhv(i5kSn2}k zCmA}YRwYgpx6T3s@ryScnCzMKNr# zCPBT78?IMczKmNgSMq5wVyq_B0yf72Hs1oa$O5*)9Mcz6T(lcxVb+-w3wT>CVCfdH zJr=Ni7BKzYVxXVqnO%g@COBr$jJ8s7p4Ph|+mSTeFW3}5Y5cg`oHC6hpK?8o; zL&dOI?P&{n&lltQX)jyAZpxTm8G0O*)$FIeWr29l0`}MfmS+L`wK%3jGfZDlvChT} zG-56murd}fuVPrNu4*yO#Oi9qC6-hTKk`6UXbHD4t zic~C@8DYke(~+jM-XMjplL=7LQD$km(C$SFm9ZELSgZwXumx`Vt2FC0TQ%vLJ(_)*yP9X(N?LENkJe9HU)xIig?2d)oekP8+U?rCY~QD~ z=h;$kvJu|XKGx=Gf7PMRM(3g{qw~^L)z#9~)%oj!bWL=j?z%8tgf3FoNf)K-u8Yyd z>IUn^=_X26$wKnVMZ4vyTy$W^3f0HeyHU%Y3#v2ZnC#f>P8L=4?1!NG2N_}y1l8B% z7`qy%zA4Apzd&`49Al>f)j!HH_9Re!Mvk$=gX(i~jJ+IGui?tH>_(ybmW;7;f$H&U zXVkL4h3dPE$*u*e)iRI$HdON(b&5zb_=QbV zMVL;(Ds@-5A9aTJbrSc+DR6iJ<0U8vqZe+e*w02wKV_$ diff --git a/target/scala-2.12/classes/include/ahb_channel.class b/target/scala-2.12/classes/include/ahb_channel.class index 1a78dfd076b328164e22b99756b09a737358d8c2..4a79296894e7218809a53a907cfd46e5f36e84df 100644 GIT binary patch delta 41 vcmZqVY2?}PkcH84vOKHk63WEcK9fRHEMXd1v=e-H+ diff --git a/target/scala-2.12/classes/include/aln_dec.class b/target/scala-2.12/classes/include/aln_dec.class index a320387abc75d6df2aa3024f5245218d879083f8..93d0bb317494f3853e69dadffc7947be1cc1d2b0 100644 GIT binary patch delta 41 wcmaFQ|DJ!tIyS~Xlh?D^F#ZLSqLUffvv_|qa54O0P-ghc;Lh-Sas_)i09dsTI{*Lx delta 41 wcmaFQ|DJ!tIyS~%lh?D^F#ZOTqLUffvv_|pa54O1P-ghe;Lh-Kas_)i09WM?F8}}l diff --git a/target/scala-2.12/classes/include/aln_ib.class b/target/scala-2.12/classes/include/aln_ib.class index 9d3a8a2ac3ba1da5a5ca10061ab318719d4b2a5b..83df84b42546ec9cb826afbcda09e863e17a58e8 100644 GIT binary patch delta 3179 zcmYk;X;4*V9LMo z9(sPl>M8H$`n!oftJSC&d9C&jHQH5-2ndiB6_6>fZ2`;V)hjSVUh4vP%WJj#T;n1q zu`)=1i@ia44?Xi;I9cAMEliQuj)m#+ja@|YBK@bSPrc5+!;s+TjnyZ3rgWs(7Q6sH zB5nrH;GQ0${|>PsHvO9IDLO(tu@JPq$duLN~21vbFj(446D zI9Ls@!|^NB9tC&7@8Fns)E)o};YB#)UA51JIq(eZhp)V+&aH;W;9t;VrP|}+0r(4? zuuARGunb;-k0z--5Ej8paA>mH-+=4kr*HsHOHt?6z~itJdahP`0z3$Rg-@(eyA77Z zb~rXw?Ln{@wm`=;waVFhtvn}FS zrtt?(mg#+}Fs{Q~|8NDarE^tWy>iI!Nd6I{bL(`w^t zpeoIyF_h~N*C1EG7CN_|>n_)Vd|G!Kbv~b7ZT41LO1S>udbNPoBCcy(QwnL_%=H78 zXA!O0T&+g+6kEj8#rmpOI#&xye>Z(e+D2#2b3OI}Jxk;|!!_zdT4T7HxrS}0HJYoQ z>j78D4mwxMHDJ`l5_-4F5<1hvI)Ra~EQIq#u0f$KEa$i1{K<@%V*aUZQwM&<6K zcl(c*;E(7`4Oc&xwSv|Pt~*@wD`_p`y2UkfKdsxje&d=}MQedkO;z-6FILl%%hk?h zK0s?0*Ed{G9i%mt>mrwX4XrD=KI3w#r8S=GluD`tbqBBigLl4ulNUl1rf4LSN zp>qd~(!ZPb9q|z5^1G?mQL|{5rbx%uxrzp9ko2~+SZb~_ixz2|)Y0xLs-^R!*QFbz zoYlN_f6hfzsaTzm{PStQ=Zn5Do(FH^8Ad} zlb`&8T-mr*D;3Arrl4?X7dBg`5uz*n!}e7?2?*YdTA-|Gx@V5xdB#SwkU zBhLatmhn?=NG4xzhUAGP(urk+imx|y?-efb9%dMxnNIx;zFa0ls9c@dErXcVWN>Ca zVPgLHFr!$DJlRcoZi;kfOT*RtnNS>52mJ)OMo=#TGDBCP*&C=A0PTe?Lk}U}NV>6Y zTH;-ZiN=sDkD^W*)CS#xo{FYkJX8<;49$V@VQsTU}fWu)0Yr=)TtRaQZT z(8thyXvG_JBOS6pe?m{cNxcN90lE&k#fskASQ?GVv-k$~L320JYiXhV&=-&@j(V%1 z?a*0h9C{(1Ze&31&}}LE1e$Gg0<{~V8_0&MCt`WrO=m2vR3gFA-{j2B3v0)Qg6ypzol0TdAjm%A~rs(rh!{qK+R_44sE2 zpcmh!8(GjPXc+QHrCt(r4EhCHlt#T6DN`EFb`8nn>C_2^%AqUJ%na(Sg?2!nKo21A zOuCT`orbKCXO`$0vS_wuc^1D5ze0<%>9ved4b%_W=TJ`%RX{zEZ7%iJK|7%f(4>@m z9?h1MNB26RJCG)y(qyOw8ibY0!tUt=Ud#C3F+=DVj>f$ElcYVEU|KD~jn}3G^eR*+FSB)CVoyNohXxHMD3K zr5Vs=$k{|`ij>(zv)S#YBpx~g&Duk$5$YgSmQWZD9fu|%-CpW7K=+{a`zWoIy0ni* zTfLtWGxP`aQYoe7&<$vL8KrxmA0W?iN{gUgsnH4zd$K~LLU~Znw8U&8Nq?6*mmsJ2 z=vgv!9-8|;rEyR<^w#1zJ!`X&UqyeNNK55S0l~# zToWZGs2@@vqqGqE2702I(j4e3$gPFaROnO4p_S4k=&aOWE6o;roH||5%oFr13TlJ? zg+f21UbB?=Pko%rD*qeyI;m!jkuEHg?~6~munxW(`98$=8osOB)U2QHiF~(jb74(< z*YkaV?-hJsXi>8szDM)j*5bmd_`c5K$a*a){HM~VJ)5r=RS*Q5@^E@BfVs{=6@#ML22qhVkb6trkNpqRy=Wr9&y zvV3)jSqvuo=H}mPdY-(JSMFDw-MDBCm+Xxm(nTNbk?zm|y`nXr?1i@JOo-N@+w{X% z?L5rca;REP_d>ElDcUt%r?2#g&X=lVb-=d|G$T`>=w(Q^5^Gw(rWUcQ4sG=~ KMc+=QpZ)-sq(=Dw delta 250 zcmW;8ElY!86b9gPpH1icyzeF=drZz@*n_MMvbyXcvQNb>Dv7n69f+>=Yl$5e8O^^R^iU4FA`Pf|Vn0PxOF}=nY+W!9Hk{t~hV^ zv_X5WWLIv<*5Z=A(fv5sV(jgjR_QxEr^`vOF0Io{;_Z@d(N}sz7qY?HbeB#O|9F50S-6g#Z8m diff --git a/target/scala-2.12/classes/include/axi_channels$.class b/target/scala-2.12/classes/include/axi_channels$.class index eff83ce3408501cb77c1ed1674836d3f30b2e0ea..82a46272fe383297ef2ea6f62bf6162943661a15 100644 GIT binary patch delta 19 Zcmey${FQk_EhD4L3;;3;;<727mwn diff --git a/target/scala-2.12/classes/include/axi_channels.class b/target/scala-2.12/classes/include/axi_channels.class index 2a1d0d6da0f008f3e160c65fb1cac76a66aa7ab7..49410ded44977924df55ff90182299eac20378f6 100644 GIT binary patch delta 3452 zcmY+Hc~I147{^ysjHa1%molsr8n!siDXCygMG$tEYZntyu1rA%DLGux;#9$dqkIJv zvEq=cCP5p^%3~(QGGitc(`vjbswqKdGRvcB_xF6^dHQERpMAfdUEckJ9T*yL85(fu zJ|3w&J6%<;WrF%4((G^#HPaNRoh1}ZP(EgNRcG=UdERfDG2%XE_CB*gRhxZBw!Z&u z?kdPaTdzg0>=ujG^;(k9>s4?Ry_fSIl~K{!`NgPQ+M`o69*oY>I4wred4XPiA2UmH z&)8ydW>6<%{j}$|W3x17#jSGCpa$doMWknJQ1t~PlFG>M0+&28SDi|&!>GhSO|Us z-U6p5P?rOK0R9g8ETBCdYz8lZk0sK+5Uc~wfa4d^9s_OxPk>_<(H;sGfuDkZgF#8u z<$`;`KS1AP+B3iw@G|hj%)dhjebA(i%6a4Yx)I5v&;IbbpP8Tb$Q+{@JEf!*LW z&~GvA%fMFf3OM-{+LOQ?U_Yo|LVFxo34RH>E~PyTECCOJx54Mrsmlj@z(LSIgZAa% z9`GtSWf|?s;7;%yXjo3W6|4eJg5y@u9uAg*hrv7G3z^id2KRwOU_ch_E5J7JN6>R6 z?I~ab_$}z3O}h=O2EPLDdzJRNU>SG>ybA`uMx7np4_*fYSJ9pcwu3)`UOBXfN)n+)Lxg+K5H zH)+E62_IX?O(ML!knjGl*lk7JwhF%`+)~WVZsFI3hm~+sC;T_zGfKIs5q?#8P#HIy z;0Mb1?o-$EUMl>o@TWF#vrhQe!aX-~lPA1axJNlRD}^5suCL%GUHHfFfeOBR>LzY` zgpb+G=L>{)3BM=Yx`q1|;eQD?Z{?;@_z?WzDx;cHNsZHMh5tI@ba&@oUB&Gc;nS=6 zyh8YQ!UJo#DG`1~_>*sPvsU;i;Zxq?CRg}z;g4*iCSn`k{V>j)pTqI@o%TEI^rgZ- z5`O=7Zc>DI3m;v}O@i=F;dh0{)p6e}{HAbIJvH`vzWX4~oc9gg!SAtM_%Fgkc5+iC z{Ic+88@MSKenEJ^E^dm2pB8RxcxlzIgga_~8rc(GN;m@>j zvr+hYxNAG#y{MhrZ-jey(0M|Ex3X()P(2-fD!p@(y4m5cx*QDY^jAX;7I*rOGAS>| z{|Uz&X4cHDYq8^h1lxNCRn(ORy8-L<2-i*2&DHtpB6K0TNL`Z7q|4Tsb=A7?{nOr` GHSRxol)~u*vWgRd&injZxQb(`v;g zv#Ypg3R2}QvZCd!nOJAh9qnn=1hpszX9-jrHA*?eq8CNgQ(syoe+TlNLgLV_qRvwP zP%myouZS9;rYN6H=w(wUsGHQ{c=QsfL#l@2F`MIS=oqO6>I!A|I(loVYU&(yk9sKq zH;SoK)HLOrh~5@e&54-pXD04R=p<3?)c2HAGI}Pek@|{yJO#aVR1I~Wx=;D1${T5^ znC-N>mw(+mlwTU2nnU$azfd0O=p|E!sq2*UX7r+|Ch96>pCNlIGcemObuVYTKs}%W zGV#<>YLJ?tmSv%rOIfI2si)sSFNNx$##Gs4W44%VwD(chsCiqEhElcE5cQCHIR`h) z)JN1G)bd>P@~B=_Be|IEnLKn-sZQz!rOih#mTIPksVBCg7e?)-KBNAn0=MBtnX0aB znC(v{E4HJPPxVo^s3isHrBO$yamr-}dT~?>^))rW5Iw!BfhCDKmn z4i!>`w3Yge3am!jMBSuT)gaxgYM=(QE!%~pn);6NtVLQ*U8CH0BQ2yZQ?7fE=27P< zhdQL0)F-MY>M&dKUUUYiN8iTTCaRBmKpEdb?>O}rrGFP`2Q{r~L4!^N*UMDu0Cn3c zIh#xx8_=1cUTDNw9d(29YeHH@eM>#N4`~^7m0H}4bO&{ba%quiPzz=|r|#vH3k2?E zP-m!l`;jJ5{nR4|kZz=Usryt^D|*MMSt{(HObZTTwkdTlXA5e>z5UcJD&P>(2I?p3 z`F5mxs4>d-Fw#ou8)|6>QnRYA4$QWw6G;JekO;!5 z3uzo>Q8m(q*&>gj(?#8-LXRVDr+%ki?M5o7Ny`5O(t7Gg>bduk?xwD*vgyHW6+P&T zP)jWG%w+Z!C933Cm_duDO^EU}-&M?7d_=#|QA}CvL_n{P7`M2IO6AqP*G*hhUNe|&EovZ+tb0@7^k>XVlPX=fn)1V}dkX+;jP$$Nox9FYFSuFkk| z@<%q&$>tpDjGMr$5{~n#D;c;LS2M^nu3<1{T+86jxQ-#3aXmvm;|7Kn#*GX!7&kGj LVO%*mgR>U^*drxB delta 113 zcmew={8f0vW;Vu^lRvVFPCm(|&bSK5vYEV@O>D9=yZYo0K)L})>#~bY-V3C&fb=gQ zy&OoJbEr>#0;Eeg&Z{nG;9^|KAkVmp!I*J1gFE9IhG@pM4Ec=f7+M(DGt6Mzz_5mK J`Q!}FUI6v8C7S>M diff --git a/target/scala-2.12/classes/include/br_tlu_pkt_t.class b/target/scala-2.12/classes/include/br_tlu_pkt_t.class index 6101bed8e4f8980a67daa459d356950c3ed94f66..e13d4cacdf1e7098ba9dfda5cbab5396be89046d 100644 GIT binary patch delta 77 zcmdlZut#767u)0(HnGVHZ0eH_0_j*F{SQdbVpC__J^4SI=;Z4_)*c{hndCMGF2)@U ca*R6}j2L$@xH0Z#h+^EskjJ=f@;>%D0P8;)W&i*H delta 81 zcmdlZut#767aQZY$^Y3zCo8b2Gj0d7V%gLubFqm{o&}`cf%J7C-2$XV*e6PEVc=ri e#vsSIoxzB42ZI~qPKGGPT?~1QTPE*guLA%M!WfPK diff --git a/target/scala-2.12/classes/include/cache_debug_pkt_t.class b/target/scala-2.12/classes/include/cache_debug_pkt_t.class index 9cab16ffabd09c99304aed507f42f8733cf11c56..eca5e2e3e38b80db2661215aa6c22ec4f4949ffd 100644 GIT binary patch delta 65 zcmbOvFiBv81>59JY+{rB*wiP#2h!ba>Wteae_#`xd;-YY4rEOc-ORwnw1q*QX)A*X T(>4YVrtJ(dOq(aqWUmAO(+3qr delta 69 zcmbOvFiBv81smh0$sgE6C;PFfGj0a6y4lnxTd;{uJ^`dlfix?7z34^;E~ZTk@=Ti< UOqjMXcra~ch+*0|c_w=$0Q*7|+yDRo diff --git a/target/scala-2.12/classes/include/ccm_ext_in_pkt_t.class b/target/scala-2.12/classes/include/ccm_ext_in_pkt_t.class index 952e7390e9d4d4ec0d12f9c26a473659a476738b..ebf563fda6975931fa67e455f7aa0a9157140228 100644 GIT binary patch delta 131 zcmca9a#Li(ezwV$>|&FzvZ*sxPX5R)I$4NaeR3I4#2-k10Mb1`T9-p?@<||_1*F+H z)F&?o(#{;}j16EN4M0{Sn6;PVp=LP)7gGg;98)EO5mOa|8&eHK6jLoj9#b7d6H`6I UG^PfIRZNWx`<^?Z*~KRJu&XmxgJn(vMaqC8 zY#i#7Hv?&BApHSIHvnl}4zbC5IUZ`3GH@}KF~~8MGZ-;dFt{;QF+?#{GvqPVFf=jM VGE8HtV_3yh&#;fFbnN1w4~k1s0R(1!)oJ015%=03HGA05SpV07e1m HlVb*SylW8Y diff --git a/target/scala-2.12/classes/include/dbg_dctl.class b/target/scala-2.12/classes/include/dbg_dctl.class index ab0e4c9cf9a2fe2e20e84df3a9dc99846d1bf00d..d2c2371379fa2a77918fd648c07ee84ab4cf4dd5 100644 GIT binary patch delta 27 icmaFB^MGeV8!My5MhgZ#M)S$vShE0kIR~=< delta 27 icmaFB^MGeV8!MyP|&D*+0`ds0@8Wx>Ws#dr?J~GnoPdTzFX9Qfs4_QL7CBr!G_V8 QA)e8Mp_$QO@?wrg01x~RasU7T delta 61 zcmZ1?v_xowG&`gIWEplFMuW+b>^767*~KQWW>=pa0i<8BFB8>c;9}HgP-Zk>uwgW0 Qh-WlnXlB%#yqKdA0NEK1Y5)KL diff --git a/target/scala-2.12/classes/include/dccm_ext_in_pkt_t.class b/target/scala-2.12/classes/include/dccm_ext_in_pkt_t.class index 17f7a7bbf2ace2b79611ad914cbf5a89071b856c..9cdc8fecb41e6fa94ff8b705c5a7ce66e1e70125 100644 GIT binary patch delta 129 zcmca3az|vtA-2gj>|&E|u&Gb31k$4H>XWwt=^!Be8A$g7X#)UGxkh2TBA45XWZv;l|MB=0DUG2R>u6eIWo$JCm4xO(D$9k-t^#T-DxjsHvXm@>f(T*)2V^M( z6vV4w8absIi3q4Ol}4I>xKI&8rc9It(oFSz-}$}o^v`*obDsB`d+ywsd++F=#ps~L zi2)x&hv@fr5P$pli}4m)Q5XEUi1&3?Pu=}o#VOb{G3x83pM~kGqZszH5p8}hyqm{n zDY5S|udaOo>FR0>tX5ZVqoW83wh>mQ z7uDTdQ~v+XhD>hi&MqiLT?>NJ)EnCi>tOBG7=<^HH*|0UN+u;PhzOSAZ4Z zRdC8m*#p4cU^i&7O7?|d7I+%`3w&j@oJ#@Qz`LN+Te7bO8^PP)lQFVKf|cO6pmnV5 zfnX8X13nTb`ywzKJOhq`ug1%{&ERqHSI~Kl?CZdT;2m(rTG^w({a_zBb)D=cuo&zG zA5D2 z!R_E#@F6(o9XYoZJOSPZT{p^}2sVK~fKP3beI-~8UIT5CWe)~Rz)Rr76xkPpx!@Pz zIOw@q&ZUAU!C}yCi|k2YGx#I;^j6tdfi>WD&^A@}5O6Pe8MI83eF>NccIdPh<7wI# zq9M~&1f}a=aH=)3Jz(?ApjyjzpKZ~*R0Z20o7a0(OW5wPd2FLvz;*+s{eWn9%gLmf zt8C9@(OCxDWwx2wR8!cx*c@`Gu4g;TX1$$iJliR@$8xpmo=bN-uJ5&58uIA52(}is zaW>NqnrmSDgUx3r)f%>YYzy?k(KYI7|wQ> z?IBy>`!rY2_B-3seN?Mq+SRm|Tu@4-jBS9;vy5sn+by=2%c<^UyUyk!sAjQ!!}d%C z)ikz?x{XxO-8NOyOedS&emYBJJHs})ifSxdJKMx+s!?pMZ2z)_)zDls+n8>%YUyqV zYH4PKZOI38R>gLgZT^Q;OWA&6n^Q-%i0vlZO9!a#V7tcVT(8y8db-=!`d<5VXEo4s zscgM$(;KO7WIM-Zdyr}Z+i5ndLsVnfK4zQHL^V>kye7KaKU_kaX{L#7l+AdUY8~5e zY>Qj8s{J>uY;hKzM;t_7i<3xIIrWH>IH}U4a#&@tN;k8E=vA3ywi6a+7elx3US==6 z%}$0M)oewUIY$5Q8+~+=7%{JgCu(f}>Zq4tc86l4e5tr8=af*TQ`w-LS4x#G#jIRV Sty>vVdJI-dN4r~Vpyhwt)p>CM delta 3391 zcmYk;YfzL`90u@rNuv)a3cJf_QbXwg%Q%HyNK1tzE(^=tW`_cwEt>(FI28hY%;)s^#r(M_d4Xr z!UM(q(Lg6w7pRwt4Uju^f`P@3rgVYNKiIk^}!8%_0c;qlhJ|M8CLS$ z8bk5_?oAjx_)Z;?#@CXNERjU0nY~fG-rTu0Top!NYcghhgUiKalBfKRw+_mMzJUIMRz=c@RHz&JRcdh*&9*g)+AYv+ zXlXR1o1j|gI<#;z^@5;-(ASVn4E5GSdC)njdoeWIOIxU&2K7MqA=kI5mk6~&cc7=LEl04anuWj%A|VZXtpQfspAdhL+7Ds=;Z`Du?IR0{RX*hrQSB^7<3m}mPoxQ zsiH)hZ3M}pZPYP9<qmt8bl#x6Q{26_nTc2k-JwL$lwXHuxQ z8ESxTKn|(YGeVWn6{)FInr%ZGwF{wsXcqF?L%mF>7n+1T(y5mWwL?Ea&t_0B25OWV z$e`IAGpS>O4nbET+brt&LPgL8tJG{ZOMEb>a&;^uTmHM}YK0y_{yCI3K@TDCcPVAi zIJEjbN-Lqe(5k(ZmOwYH5+9{vwt`&hT!)tD(Y+k#D&(9`X&N*HX$vUb0a+mXeUv6Z zXQ8JGMe12dvz?ZEF{P@A&V@rA&@5!wPrVlCPsr~8rH#-7XnirIHPA26Yb7F$FQM7) z$i0}&^L;v34E+e{N-52Uu0hWqq%<440xc_}G!+_zH06{gOI4TCYzr$WiI*BUtYe=+ zwv{3k_oAU5Qq3U>!=Mw;V<`9o>NP`uKyMwUw81Jdns~`|Rg_diV~|%hrRC6V=*1dJ z4?sUa?u^nr=v(NyT1vB^%TiOdG+Rm?bp{~yhjcFqIu9+Vr!)@ggPv@lGz#j5{)Ivt zsn-t8NVzo8Y)6}@GX?p6MEB~U`_S5tDXoHjhF(2FX&H12df_Og`=J|b%{1FL zaxZ?nE-iE}6B>q=wo$v*m*Wr;4SLPj|Ws5ppS$~I?8TfUUU(5N`t5eH{`8AVY=XJTV zUVioA*U3&b%j=5e&oZ9Wu&J&sQt2v7-{47K)e4K^p!6#q$_2%&e5LGEE-F>ZfYPN5 U@}D7PLb;@}Q!ITR-NCm10d!I_CIA2c diff --git a/target/scala-2.12/classes/include/dec_aln.class b/target/scala-2.12/classes/include/dec_aln.class index a40f81ccbf664d8b3ae3b37366878bd09cbce37e..da7bd88176f07ab5132f46a488592f219ab99004 100644 GIT binary patch delta 3075 zcmYM0TU1n47{})f4KPOJ|9*(IHq(L@(m|WR93wVqhsv$dzx*|EtCN zQ!S!BCSEtQ@aSf8S%foIKBGN0*L&6MrRaO@iTc_i#_ic&OO4y_y~_Df$4p^%%=fOM z9o2kKeu8GVh=}+sSYP}a@3-(1{t2NxHA566gy6eP5$_}f>l0%M@&wkz6z{b{zYZnJ z=b2mqA~4COTc~JAk~_^}C`s-zi^<7~vEUByV{igoxJ=EJg8ks{;NvN(7l22=>)@l$ zsh$nCfmcEEa@AA8M(_*JH&t~zSPgyx{tG^nrsm4P)8HTA6X~jN1doC@z`zXEbHIb( z2x!SvJq>IEzXYeOP(2Q;0ndRRa8Z_;D+kYjbYPC_#GJFR6PR};3e>Z zT-D>jI`9Ih<*EKGSOLBV-US!rtGPn(E$}CB-dff3z)tXc@WB^U&jg#nVQ}h;swaRu z!Hb}Ao$8U`R`7lB9vHq}%@u(sz@Ne34XWpZUEnqFp#s%cfGyx$BU_Cgf(@*%6sMn!Y zWR|EGv{f8qn_x?MiE0nqJvPV7RNL5oV~cu)Y75&f*mC`KY84GGn)#6}qLl8{v5l}j zRz|go?F!qxa;oKQLu`+1p<2Rrks$?y$qO;xB*Ya$(S7~1}+fBBGuTkB@_5)k^4yv_mSJ~!Q zQ{B#XnQd+j)iT|>YUpea*HS5FyTE3tqq>3ZBev-~spherVVk^*>MFLk*^Kp6({&rJ zw~8Y$c{aIDeqGK;>tegZX5US7sa`;{&7097~Jb+)HkWp%dF*{hCEE!ycQ?gUwnJ=xu_gA% zIg=|?wD$yyNbi5$k)9Bvrirj*KM~LytQm!^x5PWruU~`vq__5!n>>aYn!zwf(+nY+ O(O@%p-VHhwIO#vs;^7zo delta 3347 zcmYM%Yf#ix7zXfN_&`!AYrsND%>)YU*ahW7nI;!uS$0{8i-?K1TnYu{QY|2&m>`OZ zz=2Xi?wDE{P8ijcQ(j_fs6;=MWRf3DOQ9*Wrly7V9QJwoa^`pb&-4EG9cGw?p;5P? zQMdl_D6KNNES^;9Z)1=KO6kyPv! zxC)*1)M09r(x;)9LN!v~Q1`D!FOI6A&QjCV(sWFeD|Mw~w@D^XuR&)Mb)33M1-*!# zjcTWUp#0XNmr6BJ-%<}`pl4Dl&cJTxkTk7BWf`@F8l>)0VVRiNOua+hqUNthFN^A+ zu2TLs*^9JcHKFeEm*OJzU>4pLPt{WADQz}-&r=oDhtxf4Q4S^wsduSglyte+Ejt(O zPU=VM;g^u6QO(o{HTz}s%+zk`0_B#6-g0Uy^^wx`JnXi31KLH@3F=oWcq4i_R2OxP zdL$pc)l>_0iJDV@o`u?@bgBTmxo<)zf~urGrv9SBH)EohI!WE8LJHB#rMjsxYF-g~ z=}J3_u-j!OUd8AnP<7OhOWwl0Waf*(Aks=^zN`%5IOU)cUqRYK{YjZ#McPLFMn%1b zw1v9mQj+>&F^GCQI@hW2Qar1rMyV&tkXBKbsRiXo%c)`Nu`NhTs0)-|g-jzWu-h4R z*Vzq1w-s|a)F9Hy>b@44hP7a~lj<&i zZrV36mqNWw{X-?ZiC!l)NyQ#SdWgD1EkA^`iMl~O(<)P2D|Wl4?sB)Vw=h>teMcGE zkXBL`sldZX?bMglymq98)LF`>18JU8V+VGd-HF6T4Nx9kNY_v&pr&qw$;9|66&}Fn| UaAR~}$YOM4=wq~<%*ELV08;D^tpET3 delta 69 zcmeAc?iSuq&dz8vS)W66axc3&qb-k diff --git a/target/scala-2.12/classes/include/dec_dbg.class b/target/scala-2.12/classes/include/dec_dbg.class index 588d5ca20e7fcba7d231c1aec14dd449c9a9aced..ab707e90b813463fdb10f7ef6369fc41d234ed3a 100644 GIT binary patch delta 41 vcmX@gb(Cv^GYg~6gctCJNB|D?bgctCJNB|D?jo=&=#nIR47d&a8hmuQ>`TEa@C5iT_|ghFR{{=#w?N}c*>k~O@G3at zb=g;e?ch(K>l?Dif(_sq@Udjsmx0ybN$?){@+vvE9y|=*2Ir;7o(I~&UqSCw*;Bv{ z@Mq91P4+mj5j+bzrpq1z)__Ccf8gQ_IadmP1l|GXXUd)r_JO0|%q-bc!A@`(oR%$n zJlF(&13Kl%ZUSq;Pr>_Oz?*We3_Jpkf&QyyF97?&-@s>bWlsZlffqsdJlPY#?ch0Z za=z@L;3n`h@BtWDAm=RLQScA&xizw{0SCZq;Hr-NPKCD7w7*%QGX;J2Xj+p?R% zI`9-Y0S2v;b5`&e_$T;$q3mnH{or+Qc9HBE;BN3T=vgd#64(rWr_)_HmuTOJE>@#R zE78Bpjyp#fo<+as^x6w*t{#K7PFmZd&;KOU>n_SNZ)I>bg880a@am$bFQMA z$~MUMNHx_JZ2Q^nv&GiX+&;Fy*}`hIT2xDSyRGlFy9IBe=XSFF&K6ilwUO-#+oH`> zx3FDeo4726MN&(>45>egLPcboAJl_It;**xE+TEKRaZR%F4*=!%{cD}(VCU4WK zW+`lk*c=+DE@vBnX?N3}i)o~pZnkkYa}(80wp(nkZKo>OuCoQ~pxVIp3){kGs+-v^ z>ZY{N-6~sX<~-XRL1z}Wvus{FsTQ(*!RFCQHJ|MS+mr86&0;&o=G3Ou1#NV<5B0tF z7gXBmxg@rJwtH;R9W=L>?Ju^_PO2SjH`!j@MYVA5<# zVK(C)sy4Ro*=D~_wT$fy+w{Fu*Rg%h=H5*;Pq*f7y4w@`sARGoWpnJIn#^{PtfiM? zqHfyDslC@%nAMll(Ow@>r*fvH{sfsuD|Ts t`f_!Sf!X~vUKWF^Vl{XvVwT{trN;n|S~L delta 3363 zcmYk;YfzL`90u@x$p)mE5@exfL^LgAl^U`p!KOli<+96VK~&@}CZHyQ3ya1@L@@;v zj>Odx0l}OSQ|p6DSvjR?6Ip}$fi$B0;I*hRQ>XVF_IbuHXMg8B&w2T?Gq8Jb*yZ4` zOaItH%`R?7c#9{(qI9)ed_`f{EM1}DCUM%SXM}5busXA;)ki!GpDYH#$9r-&|B>^Y zhyZ;jpV=J|qm-$y3FbuS>2b3~ms@0szE(zN>+48lvA(86wdiYt*+*nrJjImgKz$b- zUH!<}-RRl+Ze~n@zBa|!Wn%LZeir%j#_xsbYPWxtDG~)Y82P3 za(0i{6uCMAL{qHXC)kYQLae`2lj0yNwVnEgnh=j(C{<1!r|wd(B;ZCNb%?r71=z-W z^0$z)bvgG&afR|t#IsVUX6h%(BMH4&Y6tZ#_4p$67El$`3F=>^>B*R_C>i(qsT-7O zG18S(H+7Yox&*ytR15Vp<+&8SII5O9qjYB}W?Ptob|rO^x<|db488T#Vd^F|I~BcL zs)zcO@=HT6m1@*hk9WZdaI~D zYLt3*HF_CT2X#qFTZ7pW*Py+NI#0R3jnqt4Q>Unh)cm!$;h>IDe^M_NptqVjpfp&3 z*=DRmCzIMkU8Z~r(MzHlsPCQf67EIvlflDb66rg7_L)liqIzzs+%sSDKe8 zsi(_i8d`?g2Gm|o=~0e*In-yAdj--os-JqS5@|AZfVxk`Z9;D!^*0q+CDV0PnC+(8 z%h^IVPPCi8l(=T&Kk@%bsLg()Yp{HyGZk? zlhmZ`NS9NeDh<|}#Kavkl}e=!Q7*Me7g2pq$=T$+*gAANsWHl2kF<@tLA|*Xsi1zR zf_EXUrGBAaYCyV$x~QZzVz%-|bOx!J0%s-ES;}`e(gNx$%DV|^9(96x>OG{{)G^Af zS*AhFnC)Y=m+zp~f_q6+FLjTywxYL}`iqKaL)uDRr`~8s+DMI3^Ezaj)q&ZD)n3jP zvLaMJ z8)2f7{Horgt5|&<9_jWM@iuQUt;b)S@AejH`m1}7w`kK}&HC$*{#xDRB|P_M=xb~XZ7@V>8x2XC{fO3Qa{V7C!^Xb= diff --git a/target/scala-2.12/classes/include/dec_mem_ctrl.class b/target/scala-2.12/classes/include/dec_mem_ctrl.class index 1e5cc3fcbd9d65d625d8ca5f5d3e323d323835dd..c11d03948d951e46fab062f374bd143e5642c6f1 100644 GIT binary patch delta 3244 zcmYk;dr(wm9LDkYn3LD0wa8`BQ8J?0SN2WpAwAK->Z!+Nk%2K0C_7hRjGw$2qfZ3LGgEwJ*p#R5 zik`ajemX5SK>Ee%e<$7iX#w(DEG?mNG3uEk&Y`Xk;%2L>Ek0jeFUD_CSC1<|Ua|Se zbqQhW?$dSA^6Y|B$`?=LHCA$%enzt0GB$xMt;_LLoo-Q}^wG3ZEs zmXf4@hd#0_n^pjY3l_nX@G*RShCa6x9)kB_=uExOgL~l5uz#xFXTlozJ@lQW z_XM~eUV>fH^gaQuf~Vj=a8$ZJmj@5S2XIJ+-m~Fecnb#3)_W?fh1Z~8rrxK*3iu`L zI!Eu3uo#|(9dPtqeJ&p!fxpABclACW?t{O;0a<#V1-HWM(0`uZZLkuy!fx4mp9o9f z8TbT-&)4T1@F;u;hc3|j0@wg=!3tF`g=gWvaLgio zt^gi`f52B3>wO_?gm>V;T)n5mZSW=xSfckNxB-3zd)W0p8Lo!s;D0b;sXpg~$6-4h zmZ$d|*aYvwLHT;mfZJgk?CsEdGOUJIV9x@*N5M7lytdk@=Qm9KrPHau6s_{IQ-8@> zW#BR@JJ%OneU{U@kn1#;kBip1T%Vw9=2xdx&RRid4smr}NzYQanz){DB^1)RU0i>0 zMHSIn$Mt|~{3=>Eas6smuVQ+)ieftB;Tl;&&&s%Na)p)BTEz7&*WlH(I=Nc8`mdpN z3D@Ubz017oxH5XTQ|7(LWtF|w(&y%IeazMUeOgnwTDYG1fYxbTja(gE@$2Z^POd-A z$}P9b$>rWPx7_<~-uwHwx5{zr^SJ1ki>nE;PD`{QBb%Se26|IF_-*COW zfz|@E>Nn84^{b{Om+LdG07>h7u9I9ZY@{`l>o`}pO|;JBI>^;&Gp)&74Q5^4Oz#%= zA)Tq`dc-wp3$3+W_qg7yp;dC-;Tl~_YdP1CTqCy9x|-{{SwfAm-py^^d;jMdJLz*tT>H2lbH(nW zb33@&xhC$WwTA0AuCaS)t>(JTHEOSS&Dcxt_JeuveYfHJ=yRo9*SM?=w65U#nrmPq zt@&IRx%xKIx`^wXSsqu2^lJ{5$JHOFw&oz&uB=oJ+i#Jr${c04{Xw!xIZ=66S)v?t zz#`8mGn7x1+m+!5f@GW0q3rFp$fL?+4~IJ&8s4{h3J+NQ^r_^j zll*j2godjkoZn@m@@g7B6hVo9WVpCziL{98Xyhhw)ko!t>p;{#adp@<{JP$g?~V=- zr_Z9xpSqVC<1bD;CR8c;O0j&@u64z)|5^Ux#c&GpnXL#LnzkbeU8wm?UrpP`wF)JuRG z6WsA89VFhHsFMga zK|_!#nR+o$HS`rUX*2bfL#5C~=rOb~MSjAVLc8@SXZe%&I~4FPy=pqt2K@s0q*8AK zv>&<&d2OMd9;$%`A@?-77nnx7l__U=w?60z6qHV{YJtu`W6-<|>SaLf&|T=|OzI^; z&Co4HQWouI$f9;FbPe)&kJ6P;Idlp77h1HHp2&xKp+BHkv#FN}btt-#O}ou9QD-A` z02+og+o%@{)j?lF&*o5X6|@uThyH_t&Gdv-QLCAD8%HufmpWNcCo}^2=26cGwLrI_ zsTS(RLG{pe=(&9Ag(@=T({7h3skc()Etgc>YIXi$(D7?l=dXJm_bwpiKwm=Bwo{r3 zU4%Ssl%_zRx}+CB1`eB!Zz!bBDQH3w-CF~7LQkORV(J}+{(?eFC~byDp(Q&gZGe7N zG`W;^t1hLE1A3#3?o~j;P(V4QCD3=!?46Wap+RWoE=spSUqDkUu9$b^^};P&mj$`G#xq*y|{I+AZ=U>a;=+p_Th6ZG!GYZ#PoPp?lE6CQ2)zAEDRw zQ@RtnsYq(3-HMv2a|7}{K=&-rRcLw(rPG)Jf@9s9%x%Z@Q{$4)=~%bA6XqGAsXp*K}!laF?17ifI+o z{kWE&6?27{<6@SHIsdqt_lcP$<`XeH#SA*3XtT$af4#FvHDvV7LT ttgN3Eu-j}qd&q3k^Q=&s&5ESOtXNvhN+cWGAvLg4$<9nYv8T-w{|6_83Vi?o diff --git a/target/scala-2.12/classes/include/dec_pkt_t.class b/target/scala-2.12/classes/include/dec_pkt_t.class index 4b0db307d1767d8b8efa6054e95db5b388d37ab1..536011d7ec9a5fc7a30831533b74dbde86fd60f1 100644 GIT binary patch delta 623 zcmWm1IZP8^7{>AUec~cs6xy#XO-MxL14W=!QMs&Ffr^MwC~@$LgNcfXi+Cg^9&|Ag zc@qcYH8?05Ljo$3QFL&?BMv4igNtaKJa91)eVl&(e=eCz4*y+X$MT(p^1VHv9rP!? zK&u1JCg>qLJK$}Irs!vShAu8}_L%OWf9N$@Tj1>jJxU{m&PHh${Z0pIWudoM^Z=b3 zbasoj&`-3VmIS>$rMrTDFy!nCw}HN+$Egc>dq_L!G##LE=j;XTrFqWV9oj^{(6e+& z*x3`hm(I}Zv@YyzlJ?PP#Myn?O@C0MRS|Em=|MU#>g+a6(?J)+=fu3-rOh#~S&Iikc8=BazedJm3vsGc^57+iGATy6 zlwqkPuuSSvAt@}Ec2vp^RLMS6OE2QmhlHHQ3OSFJatW*C25Mvot7Q~xvR^9Iv?vbf(=@Njaq?CT7%7+Y(q-ZXwnRtbthVMKhk;xTl6Ga vwI5q`0Bw31+w>;d^&YnC7&>$uojQSxzD1XQM7MrLR;SUUGbkMyF3##d@5-!5 delta 623 zcmW;9IZP8^7{>AUec~b>6lgzMnvjSsA1VT^iV6kmRiG*&6ighv;$WgOxQIt$;z1V^ zkvDNLUW0>TVn{$_GKvlkc*Ma(WpELVlLsy)f=`@&|9?K6PY=%(YTObNY@ zT@-P4gJ$Umnx~~@-k#GO)iP&SXfu69PtyfaZ{xI;{-zgcGU`SqqDyc#CIyH~5S3C6 zFIA|LB$i1E%O!&q(t&E(gOzd!HPVY(=|i2ILqaYgDOa&dZez6!VU3KUULIquyudnn zi}f;v2AM{qd`C+Dph@SUSr=o2hLP3^Y}9IO(t2#xbUU_a7F#ukjP6B?9!9GkN1L8O wR{OC{2e4hQVTay9yFS299Y=>wV3$s!Q{SOWKOv{z(5*A*(OJYshRb*BKT&wAg#Z8m diff --git a/target/scala-2.12/classes/include/dec_tlu_csr_pkt.class b/target/scala-2.12/classes/include/dec_tlu_csr_pkt.class index eed2f3127e3390e354a96b081d7fb7c3788ca285..1bf5770054cb1abf9ae1c235fdfd0850d2fed965 100644 GIT binary patch delta 852 zcmWm2NoPdNN=qbO^mZQZ+aVDyu@Fiu8fsVwMHfPgG(wAoL~BSS+Ui2m zK6D{b)rCY25fZ8>I-%%D(aGG=*wNTJR=@u_IjK3RR}$UQ;MTI!ZNxV~%XykWyJ$8I z4=_?iH&Yd;tu&KP4>VFr*V18{N4-H>>S#Kh7-ZxkT}FH9QR)fSQbAMbI4z2Jc8HNix{LaSYAK;BXgAHF5urw^=@yDGEroP3ZKDV1j4&fN z={h<>^Xc4hE%kIaofK~55?xOFXcjdQS}N(*2%R5cwT+fDbO~*z2kA^>q>LugQ7Uv^l$Hj%hx$etxl9vi zKh365(ORnLHmahH6w^5Rnr6~~7%ioABORs%)Ei@@nWobzv05(DRkWApQctW=W76oJ zCMm4(|8=b>HqUjq%<{o4D+sqOFYZ|JD7TVu*Gj`Z>j>^!1*ot}P-&H;%4$Nj)rA`C z7ak}-JXB$Lq~@bmCE&5zgePh*o~kU=sZ*#|m(idq(5PC_r25dT#_$YN@f;qsU;$oW zHC`eaudwehT9J!36rvqh(SaIt@_CIfcw+-^ZH;$!4Bp#u_+YQWM|(TE>zg9tzCqx>lrpu^`)RIS2X+7OdM|z9|=>j@H4^p2;OC{Yx z|I%VQJIY8G-ATPsTFPi9?W3pZ)Mz8m>1H}PT1ydKLEqD3G(N^i6J1NgW3&{~Mf4fX zr4wU~)X?P=v0C!!T-reQ&{1(l%IQKnNDtBJaayYA);OIXZ{#9(4(+D9sEOBdg|4Ih z^bDPrV5Ea)Q+I-v3v?y@K#$V|uaRb&LC1KtoT7_qJ3UM%86&kcKy9N%=sem;_tMdc zMncq2hiDF+k*KAbZlfy6NC{1)AL(wIn4~30*V6%dmim&7yr5fXM6#A*x{7wu0_sgM z(n2%o*c4rQIwjAwKWK%a-0~n~`Eb=r!!;`%*R5<+SO;*!D!@&v2)C>XR9elbvN}<1 z4WmYdqgKV@wwj4M%8$EhHR{xM+*5~eU!A}MRf2j|i3Zh*M%9fb^#{!uhZcD85VPeJ#R=f6vk~8%edu-a(dV2)zZ1fMQ;$LC jHHIAbAilf8@WbW7u*-*^t~C5|rQ^3N8^Kb)uR{F;Tq7N) diff --git a/target/scala-2.12/classes/include/decode_exu.class b/target/scala-2.12/classes/include/decode_exu.class index 1c4f75ebedbf195066b2ceecdfc621fa8cc7c77c..4e3abdd08086d28733ffa861e658207ff6d9c977 100644 GIT binary patch delta 3292 zcmYk8c~q2D7>DPMB^7EN#~DKVBish&xM5lD+9}NyhaIhC#sw6IMOoaiVi8eOVXlg% zDCUBqfXq-X=X4Y+ZF8w(o2kc2Ej@LPOR04NyWe+z?|b^^d!Bor_wrr%W0;mUYfGE; zVAW*dk~QR*#!ghWKXxJ3L*tBfSzLj7w#IEzPvfW6$B$C> zM|>%-ZE|aZORY{N-i+NdiF{-o(0Jx z%=vJ6I{78jqU7Kdz)E`0KW#GT%!9Va3y#WY`0YR(cm)hD0m-yzEIE2H))skh5Dn= zCB-uRq3n_gY_)9vuuXoG=4#mPvWSngz*+#uh)z5Z~ZE%sU#=j45kxO32+9jil z>0Bw>cWkZ_s>|5UvGpjWTEO-h+cV3lX0x4OvzJkwV_Iby-L2CKDqgl`wvckF)7a|C z{3|KOv+ZH~n{Co6n%mBHhi%Mis+&w}Sxr|P`3{vzwyUPyu5ig0*BI5XRcx2o2CSu8 z!uBm&)H4CC#+3b@9_)I@?jUj*_Z}Ey&h>J=Ljf2iP96 z#ciOu-E0p`i`Yna+qRKrZnM2oMSE3jH`zvPqFTZB3)>5usjg(Z$kzW|s>N*Iutjb$ zYU~!e+Zl6h`~@Sn(z!ggQ*2$Usb;brXR~din#Oj7t;2SzscZqZM{B62m{wFncWdJk zyMtzSvE65z@E+A_wp(m3@1(ks?FQTMT~ybx{meFKH`Q{}ns(FO`t6}o#CD#|Sxa>Z z+iA9E_fpMeJINNlkE)OD7+dE$sS+vbpPNZYSG4 z)4WAda$G~Cys5sMmNht~v(YAxH@Kv)(cy1&%6)3-PHHblH};X&8y&J(?e#e5kjE4~ zivKEBD-Jp6lou2W6vLVvGN_oKcuTQTv2T-8o>9zD3=P=it|pgs2ORRMTCY)S;~hN% zedOnAFD>AdA;B(kM<7b%N^go?UI{owo-&*47ED!NpF2oj^J8-D|6DYi`$1px18btk z(ph*dgTxF=ikN9xAZA(oVz%Y5NV8lM=^|9j5>m5i2r8zL+OA3!nHy%i2z4 gTYHNf>sT@0njscgOGK`#1a{vGU delta 3546 zcmX}tc~I1490u@xm&z&B%7rDgX7Xxf$BWAHK-9_16PJ56V|PVCxlutytX5D_Q(<2f zO;OAPMOkE_@tB%KD{IQDvCGua(n_ahJSwXR?0tXi^ZfIBKkxfI?{B{_1KZkeZf!Ro zs-7a!WVFL7{Zl3=#il$X!{hoXRmDZhwzwx`W?Yo9OW@fsC66~k#!VeTS!BypeXHZ# zB0D+st!RhGct*&2hkm2KU1g^nOJ`v3j;8Y*tU*Z%7=a^m}4C z_ZGP=$*y*%k_yywXmXKGoMG}rvi{7DJKbb>ik>GnWo$65PSKxxA;qDdeN*+bICZ4X zypi&B>KH>&a;VezDV)0NafZugr!A=4)PQL?%cAP2>r~I_=%rCxsqd)p*U?L$)>B_n zkIvA&=oy%;%-HKGk5g^b@Hg<*g;Wc5hZ>lMUN*Ilxpcq{H&sJjq#|acmqb-jXQh3YdGJrA{=`hj{X3%z8@N1dfQXQMa4 zP+>M^JBh@XgUU#%ggQ+9K}F}{Mjmy5`jzUNhu%zT2X%>x%-6j!`4~+ad;OLQXf;I5WQGx33Y_}lX`w0Zsb!3shftLoR8Vk=c8RqU8cG(K$=Qzpw3fWi_n`y zRZyQ$=3?|lQKi&TL)VHi+Y1ZPE}$ByTa;}Pdb6mV)D^17V)UHUM(Qi-@e=eVQ>zR$ zm0-4zCFqQ%mQu&4`_zl2xKS8Xm~1HR_)@S-v9#k0$}W?rI_h6)%A4rbQunBFZz0`6 z{YH&?8>x@FK@IhGr24DWRZZQhIA=)j_O^Gw3zywdU`q1eCh-h zz5?kSLscsJl~RU8KvXuc>}pbsE1Fvz;;a`Zw5f8}2QjPEp-!kmgdyDa&@G8Prj#^A4mgDnLD4 zi_~ezTZ`G+nZ)lzXE$}9n)n{l8tOLn$}XgvsGC&GZlvp}AE_aGkX9IK+Jo5!?nUCI zE>N~Qq$Sj8>e+or=To0jk^7P6P#;m<>XFW-ju^UDkJ-`=pwmP>bP#8$R6W&3IU3O0 zMg3*SQD+$en+y$DWNpAM9RaJns`hIGVX{ZFOaGs5vB-6lXi;a)o|cf1m^ih+Ok? dBF{Wd|&G8u&GbZ1=5`C>XTOiX*YIt#z&J4*+nNe14W(#MGgSzL=LgZ ze}OX3z%o`G>Wt69ta6TXs`nVU81FO4F+N~0VtmNp#`uUKit#Z+9^+GnCdOwB(-@yK MtY*A7Ig7Iw06e58P5=M^ delta 119 zcmew^{9Sm%Ha5n)lMUHLC!b+cXS@eyak8sV-o_?2*$qg42GY$y+JIeb@&O>d3P}HD zS7&?zR%ykdKKVINq@3fN>Kz6y#=8u1jQ1Ff81FNyx;j3q!;7H=T~7gI5V98(E{5mVvhYpnSI?xG6V delta 41 vcmX@gbChR;A}eFzyx;j730J7H>WS7gHgF98(d45mWx;YpnSI?b-^= diff --git a/target/scala-2.12/classes/include/dma_dccm_ctl.class b/target/scala-2.12/classes/include/dma_dccm_ctl.class index 5238a4d6d08c5ae3cdbf60da0ebb43228385c4e9..78a0f31f0ef1b13cb02399e8f5f2f7447f64a2f4 100644 GIT binary patch delta 93 zcmbOvHc4!QDaYjX9AcBbIn*b=0n!~nT9Z?3@=+k22Beud)ftyg-oPO`*&fJR24>Z8 pzLQx8J06FV>r#QU~)TGHvmXU9I^la delta 93 zcmbOvHc4!QDF@^H$s0ICCwp_KGcEwLIylrPn{tRvJ_@9ZfHV`Q`sDRM+8#*10n#;` p?_}pOa52nh&|_G@5X7*MA)8?lLkq)VhUE-P7)~?Ho7~RT4FE)A9IOBU diff --git a/target/scala-2.12/classes/include/dma_ifc.class b/target/scala-2.12/classes/include/dma_ifc.class index 54ba3874e6965cc78e46340e43f03863cb09cb01..905dc4562e6a51620d99ea00acb87bea20365924 100644 GIT binary patch delta 27 jcmcb~b(3quBo;>L$&*>4Ii(o57^NAM8KowFXGsD8aOnpn delta 27 jcmcb~b(3quBo;==$&*>4IVBjl7$q5$86_rvXGsD8aE%8Y diff --git a/target/scala-2.12/classes/include/dma_lsc_ctl.class b/target/scala-2.12/classes/include/dma_lsc_ctl.class index 97ec79e76444fca78171640ea23bbdf1ae5b6060..801f50176f7a0aea6cee2f2344fefbdb8ffccee5 100644 GIT binary patch delta 77 zcmaDW{8o5F75n5b>|&EAu&Ylta2mnUm8w+W^_R7q|cb delta 81 zcmaDW{8o5F6+7dM$@v_jlP9pNGtLCF&a$gdu3{IP%*CNTc{`AH2hv}FbPLBR$>|JS f3^N#%8D=uLGt6ShVwla)%rJ*xIm7hH>6~oxXQ!u=@=mW7f8?KP-hgMe2~M2Q36PcP8Q~T nD=Wmn#VE|6%qYU(&M3-|#VE$m%qY&VoKb?|6r<2&S*~sXvl|xs delta 93 zcmZ1>x+!=)#vKU1eni)kImNSYmoMIH1EX&mm0PY_bX8-^I diff --git a/target/scala-2.12/classes/include/exu_bp.class b/target/scala-2.12/classes/include/exu_bp.class index 57ede8c041c480610a50871b526b6bb68ff49e72..84895175f093832e8735423a2458e835c7d36de3 100644 GIT binary patch delta 3140 zcmYk8dr(wm7>Drl3tVfMUgExf>TT0p+4;s9YjgL>82*3ML;Q zm|PYr7BYo#LMqFdP-`5zp!`v0i8Y~=mJ^EA)YLiW`@Qe<&v~Bjd){;Sc7{1~Mkbs_ zCY<`~LKK^*4@ncLG50&K0SlK3KJd2Jk-FWSE;s4D-dlw(9-gDp1|8 z5AhIz;SsQoaEm@`6pBTAMvx_4z1l5>=ubvO>T9DA5oxMTMYO2b0jp8iqTIw_SDA5oR5iBuk&NI zYj&*mxB;uD7>*6r%~vdm({A(-*>T!k9-;tcX3zB5t2)2XYg7enOo&Yw0UxE)L%N`C^fy0sw z>tqfDi@}rNZE)F3a&9~L4tO2(UN3t(*a2P!JyT>)1O@mN_+YB+7O)yT11f2<2Z1}m zA@C09w?WSB0FQ!`;KGfvXMmmHci_Y6vL}I!;3)V|hU^hw4R{uG%9MR2SOUHePJ{kg zaxMpa7yKDCZIV3`w1eM+^Eb=B7Hk49fU{qgJrb-1&w(?x$i52P1%3eD1($D?bGhI# z@E6eM71^`EF7OKYNVe?BU^93ToU={#C~z2XfBX_vrc!> zT_E3vW^uPbzR%6V@)}ti+by=|3aK`;O|k_PQ9Z!+1KSEK)f(6u{dH;msLBP_N-sAHjCf`bYCOeHMVD8r&`B0&gOrRY8BfzY>OJG+So3zc?+sV zy4eMt?a@Xmxol_Hj7?OxvVFuhr4Y*G9FH?Q7kXb~;;WJI#!;E$E=VLbmg4UY%5P z*oN6W>{Pd~ono8aMKzu6J+@ihT3yynXFH~^wf{WjO}a0ht%vO|wy3vgu9IzwE#z&g zt!y`R8?gF{pdKGFu6~r3^q7Q~L;XJPF^hDEhnQB^9qM|i!%tjR*F_GK@a&x{PB?s( zDlr=8E`E2Ilxo%7#NuA{JG-IJU3B%PXp*PcPUQFHDBd=Mt5RlIsgxVCl--6JWsjj% asW6;YDh)p=Rf?-ptvs!c&N}-1z5fBukSZ4d delta 3406 zcmYkP6YuKOde1$ zIhL(h$ds)~u`Fjot8u7A`J?O*YCX$rPF=@CR;sJr>>+N2x`~ufU&pRBG=S&OSeUCw2=jBC%U$>Xc7f`7eTat$ z43BWAJ=~~u^+GYqX9OA3)YW1vaOBTKL~47z5D{{giHK%(wVU;#EXq}!jGU+Leu}K* znfwSAqh1U}B{{S*Iz`o>$xZY{PtGOpx`^p9^79xE@e-yOA4j7uM$T{{CRSZ%$I3M; zRzA^g_7wfG!J7QU0+YNsXmS@>rpcS`qT3;PUnWnjLb9G}rLIu=m(Yu&4pLuI)8o(! zqpGM+sDG(|c-$~+vczMy2__2@(Ai4$P}iuriRh(LZPd5atkvknQw`Kt)I&+=g=@-5 z!fgFW8rGl^NEK11sN2+{mvLho^)_{#@?MKx8r4pHM|md8UT`u-6WU&Wb1za4r{Gye zs+u}SDeKS+qIOb!)E&xyJ#K8Lj!|QpoKrDddMer-)c4e*X-E^PMrx3HBptm7s)jmG zIc1=?j4Gy1YZ}SGY>P9|&Zgd>exZCepqD{es2`}=8_`=$HBpzS8Jp0Hq-r(UH(|CZ zo6%WLl~5m0_oyXXa3hC0PW?*xzJgvR)k$5Y9?L>6NmE4@X1mN}=2mo~sJ+x@)YNV0 z1yiNehtwa`((SmBOP!!@P=496XUfKGR&6hT7ltXX96W0cb(k8WoO98OruI>vQ}^Ye zw}L98&QO19dU6M5%iDo_z0^(0kdJhuLvF&FKl#RB5cl#Y-`ots_$t&&-J)J7KzfK8 zqXG(%9-w}tmYR{)IJ8Rr+S<(qv7iV^1vNzZ>_l2beL>ABMw&-`N_mzb&7#gyE~Q8_ zsXk33rI;