colin
/
quasar
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

eoc_mask updated

This commit is contained in:
waleed-lm 2020-10-21 13:16:54 +05:00
parent 623e4cd205
commit 2716ae3963
4 changed files with 34366 additions and 34364 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

51624
el2_ifu_bp_ctl.fir
View File

File diff suppressed because it is too large Load Diff

17098
el2_ifu_bp_ctl.v
View File

File diff suppressed because it is too large Load Diff

6
src/main/scala/ifu/el2_ifu_bp_ctl.scala
View File

@ -217,7 +217,7 @@ class el2_ifu_bp_ctl extends Module with el2_lib with RequireAsyncReset {
val eoc_near = io.ifc_fetch_addr_f(ICACHE_BEAT_ADDR_HI-1, 2).andR
eoc_mask := !eoc_near | (!io.ifc_fetch_addr_f(1,0).orR())
eoc_mask := !eoc_near | (~io.ifc_fetch_addr_f(1,0)).orR()
val btb_sel_data_f = WireInit(UInt(16.W), init = 0.U)
val hist1_raw = WireInit(UInt(2.W), init = 0.U)
@ -274,8 +274,8 @@ class el2_ifu_bp_ctl extends Module with el2_lib with RequireAsyncReset {
(num_valids===0.U).asBool->Cat(fghr(BHT_GHR_SIZE-1,0))))
val exu_flush_ghr = io.exu_mp_fghr
val fghr_ns = Mux1H(Seq(exu_flush_final_d1.asBool->exu_flush_ghr,
val fghr_ns = Wire(UInt(BHT_GHR_SIZE.W))
fghr_ns := Mux1H(Seq(exu_flush_final_d1.asBool->exu_flush_ghr,
(!exu_flush_final_d1 & io.ifc_fetch_req_f & io.ic_hit_f & !leak_one_f_d1).asBool -> merged_ghr,
(!exu_flush_final_d1 & !(io.ifc_fetch_req_f & io.ic_hit_f & !leak_one_f_d1)).asBool -> fghr))

BIN
target/scala-2.12/classes/ifu/el2_ifu_bp_ctl.class
View File

Binary file not shown.