colin
/
quasar
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Enable demo of jtag.

This commit is contained in:
colin 2022-03-10 13:12:28 +00:00
parent 400cf6450a
commit 2780c08c6a
16 changed files with 583 additions and 87425 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
demo/.gitignore vendored Normal file
View File

@ -0,0 +1,3 @@
build/
obj_dir/
gen/

47
demo/Makefile
View File

@ -1,13 +1,14 @@
export RV_ROOT = ${PWD}/../.. export RV_ROOT = ${PWD}/..
GCC_PREFIX = /opt/riscv/bin/riscv32-unknown-elf
GDB_PREFIX = /opt/riscv/bin/riscv32-unknown-elf-gdb GDB_PREFIX = /opt/riscv/bin/riscv32-unknown-elf-gdb
TEST_CFLAGS = -g -O3 -funroll-all-loops
ABI = -mabi=ilp32 -march=rv32imc ABI = -mabi=ilp32 -march=rv32imc
DEMODIR = ${PWD} DEMODIR = ${PWD}
BUILD_DIR = ${DEMODIR}/build BUILD_DIR = ${DEMODIR}/build
RV_SOC = ${RV_ROOT}/quasar DEFINE_DIR = ${DEMODIR}/../design/snapshots/default
RV_SOC = ${RV_ROOT}/soc
TEST = jtag TEST = jtag
@ -17,6 +18,7 @@ ifdef debug
endif endif
LINK = $(DEMODIR)/link.ld LINK = $(DEMODIR)/link.ld
LINKPRO = $(DEMODIR)/link_pro.ld
# CFLAGS for verilator generated Makefiles. Without -std=c++11 it complains for `auto` variables # CFLAGS for verilator generated Makefiles. Without -std=c++11 it complains for `auto` variables
CFLAGS += "-std=c++11" CFLAGS += "-std=c++11"
@ -30,38 +32,45 @@ all: clean verilator
clean: clean:
rm -rf build obj_dir rm -rf build obj_dir
swerv_define :
BUILD_PATH=${BUILD_DIR} PERLLIB=${RV_SOC} ${RV_SOC}/swerv.config -target=default -set iccm_enable
##################### Verilog Builds ##################################### ##################### Verilog Builds #####################################
verilator-build: swerv_define verilator-build:
echo '`undef ASSERT_ON' >> ${BUILD_DIR}/common_defines.vh echo '`undef RV_ASSERT_ON' >> ${DEFINE_DIR}/common_defines.vh
verilator --cc -CFLAGS ${CFLAGS} \ verilator --cc -CFLAGS ${CFLAGS} \
$(BUILD_DIR)/common_defines.vh \ $(DEFINE_DIR)/common_defines.vh \
-I${BUILD_DIR} \ -I${DEFINE_DIR} \
-Wno-UNOPTFLAT \
-Wno-WIDTH \ -Wno-WIDTH \
-Wno-UNOPTFLAT \
-Wno-LATCH \ -Wno-LATCH \
-Wno-IMPLICIT \
-F ${RV_SOC}/soc_top.mk \ -F ${RV_SOC}/soc_top.mk \
-F ${RV_SOC}/soc_sim.mk \ -F ${RV_SOC}/soc_sim.mk \
$(RV_SOC)/soc_sim.sv \ $(RV_SOC)/soc_sim.sv \
--top-module soc_sim -exe test_soc_sim.cpp --autoflush $(VERILATOR_DEBUG) --top-module soc_sim -exe test_soc_sim.cpp --autoflush $(VERILATOR_DEBUG)
cp ${DEMODIR}/test_soc_sim.cpp obj_dir cp ${DEMODIR}/test_soc_sim.cpp obj_dir
$(MAKE) -j -C obj_dir/ -f Vsoc_sim.mk $(VERILATOR_MAKE_FLAGS) $(MAKE) -j -e -C obj_dir/ -f Vsoc_sim.mk $(VERILATOR_MAKE_FLAGS)
##################### Simulation Runs ##################################### ##################### Simulation Runs #####################################
verilator: program verilator-build verilator: program.hex verilator-build
cd build && ../obj_dir/Vsoc_sim ${DEBUG_PLUS}
sim:
cd build && ../obj_dir/Vsoc_sim ${DEBUG_PLUS} cd build && ../obj_dir/Vsoc_sim ${DEBUG_PLUS}
##################### Test hex Build ##################################### ##################### Test hex Build #####################################
program: program.hex: $(TEST).o $(LINK)
@mkdir build @echo Building $(TEST)
@cp program.hex build/program.hex $(GCC_PREFIX)-gcc $(ABI) -Wl,-Map=$(BUILD_DIR)/$(TEST).map -lgcc -T$(LINKPRO) -o $(BUILD_DIR)/$(TEST).bin $(BUILD_DIR)/$(TEST).o -nostartfiles $(TEST_LIBS)
@cp jtag.bin build/jtag.bin $(GCC_PREFIX)-objcopy -O verilog $(BUILD_DIR)/$(TEST).bin $(BUILD_DIR)/program.hex
$(GCC_PREFIX)-gcc $(ABI) -Wl,-Map=$(BUILD_DIR)/$(TEST).map -lgcc -T$(LINK) -o $(BUILD_DIR)/$(TEST).bin $(BUILD_DIR)/$(TEST).o -nostartfiles $(TEST_LIBS)
$(GCC_PREFIX)-objdump -S $(BUILD_DIR)/$(TEST).bin > $(BUILD_DIR)/$(TEST).dis
@echo Completed building $(TEST)
%.o : %.s
@mkdir -p $(BUILD_DIR)
$(GCC_PREFIX)-cpp -g -I${DEFINE_DIR} $< > $(BUILD_DIR)/$*.cpp.s
$(GCC_PREFIX)-as -g $(ABI) $(BUILD_DIR)/$*.cpp.s -o $(BUILD_DIR)/$@
##################### openocd ##################################### ##################### openocd #####################################

2
demo/gdbinit
View File

@ -1,3 +1,3 @@
# set debug remote 1 # set debug remote 1
target remote :3333 target extended-remote :3333
set remotetimeout 2000 set remotetimeout 2000

BIN
demo/jtag.bin
View File

Binary file not shown.

84
demo/jtag.s Normal file
View File

@ -0,0 +1,84 @@
// SPDX-License-Identifier: Apache-2.0
// Copyright 2019 Western Digital Corporation or its affiliates.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
// Assembly code for Hello World
// Not using only ALU ops for creating the string
#include "defines.h"
#define STDOUT 0xd0580000
// Code to execute
.section .text
.global _start
_start:
// Clear minstret
csrw minstret, zero
csrw minstreth, zero
// Set up MTVEC - not expecting to use it though
li x1, RV_ICCM_SADR
csrw mtvec, x1
// Enable Caches in MRAC
li x1, 0x5f555555
csrw 0x7c0, x1
// Load string from hw_data
// and write to stdout address
li x3, STDOUT
la x4, hw_data
loop:
lb x5, 0(x4)
sb x5, 0(x3)
addi x4, x4, 1
bnez x5, loop
li x3, STDOUT
la x4, hw_data
loop2:
lb x5, 0(x4)
sb x5, 0(x3)
addi x4, x4, 1
bnez x5, loop2
loop3:
beq x0, x0, loop3
// Write 0xff to STDOUT for TB to terminate test.
_finish:
li x3, STDOUT
addi x5, x0, 0xff
sb x5, 0(x3)
beq x0, x0, _finish
.rept 100
nop
.endr
.global hw_data
.data
hw_data:
.ascii "----------------------------------\n"
.ascii "Hello World Colin.liang EL2@WDC !!\n"
.ascii "----------------------------------\n"
.byte 0

16
demo/link.ld Normal file
View File

@ -0,0 +1,16 @@
OUTPUT_ARCH( "riscv" )
ENTRY(_start)
SECTIONS
{
. = 0x80000000;
.text_init : { *(.text_init*) }
.text : { *(.text*) }
_end = .;
. = 0x80004000;
.data : ALIGN(0x800) { *(.*data) *(.rodata*) STACK = ALIGN(16) + 0x2000; }
.bss : { *(.bss) }
. = 0xd0580000;
.data.io : { *(.data.io) }
}

16
demo/link_pro.ld Normal file
View File

@ -0,0 +1,16 @@
OUTPUT_ARCH( "riscv" )
ENTRY(_start)
SECTIONS
{
. = 0x0000;
.text_init : { *(.text_init*) }
.text : { *(.text*) }
_end = .;
. = 0x4000;
.data : ALIGN(0x800) { *(.*data) *(.rodata*) STACK = ALIGN(16) + 0x2000; }
.bss : { *(.bss) }
. = 0xd0580000;
.data.io : { *(.data.io) }
}

28
demo/program.hex
View File

@ -1,28 +0,0 @@
@00000000
73 10 20 B0 73 10 20 B8 B7 00 00 EE 73 90 50 30
B7 50 55 5F 93 80 50 55 73 90 00 7C B7 01 58 D0
17 42 00 00 13 02 02 FE 83 02 02 00 23 80 51 00
05 02 E3 9B 02 FE B7 01 58 D0 17 42 00 00 13 02
62 FC 83 02 02 00 23 80 51 00 05 02 E3 9B 02 FE
63 00 00 00 B7 01 58 D0 93 02 F0 0F 23 80 51 00
E3 0A 00 FE 01 00 01 00 01 00 01 00 01 00 01 00
01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00
01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00
01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00
01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00
01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00
01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00
01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00
01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00
01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00
01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00
01 00 01 00 01 00 01 00 01 00 01 00 01 00 01 00
01 00 01 00 01 00 01 00 01 00 01 00
@00004000
2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D
2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D
2D 2D 0A 48 65 6C 6C 6F 20 57 6F 72 6C 64 20 43
6F 6C 69 6E 2E 6C 69 61 6E 67 20 45 4C 32 40 57
44 43 20 21 21 0A 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D
2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D 2D
2D 2D 2D 2D 2D 2D 2D 2D 0A 00

32
demo/soc.lpf Normal file
View File

@ -0,0 +1,32 @@
LOCATE COMP "clk" SITE "P3";
IOBUF PORT "clk" IO_TYPE=LVCMOS33;
FREQUENCY PORT "clk" 25 MHZ;
LOCATE COMP "dbg_rst" SITE "N2";
IOBUF PORT "dbg_rst" IO_TYPE=LVCMOS33;
FREQUENCY PORT "dbg_rst" 25 MHZ;
LOCATE COMP "rst" SITE "N3";
IOBUF PORT "rst" IO_TYPE=LVCMOS33;
FREQUENCY PORT "rst" 25 MHZ;
LOCATE COMP "jtag_tck" SITE "T2";
IOBUF PORT "jtag_tck" IO_TYPE=LVCMOS33;
FREQUENCY PORT "jtag_tck" 25 MHZ;
LOCATE COMP "jtag_tms" SITE "T3";
IOBUF PORT "jtag_tms" IO_TYPE=LVCMOS33;
FREQUENCY PORT "jtag_tms" 25 MHZ;
LOCATE COMP "jtag_tdi" SITE "N4";
IOBUF PORT "jtag_tdi" IO_TYPE=LVCMOS33;
FREQUENCY PORT "jtag_tdi" 25 MHZ;
LOCATE COMP "jtag_trst_n" SITE "M3";
IOBUF PORT "jtag_trst_n" IO_TYPE=LVCMOS33;
FREQUENCY PORT "jtag_trst_n" 25 MHZ;
LOCATE COMP "jtag_tdo" SITE "M4";
IOBUF PORT "jtag_tdo" IO_TYPE=LVCMOS33;

83
demo/synth.sh Executable file
View File

@ -0,0 +1,83 @@
#!/bin/bash
# if [ $# -ne 1 -o ! -d "$1" ]; then
# echo "Usage: $0 <design>" >&2
# exit 1
# fi
set -ex
PWD=$(pwd)
SOC=$PWD/../../soc
design=${1%/}
YOSYS_COARSE=true
YOSYS_GLOBRST=false
YOSYS_SPLITNETS=false
TOP="soc_top"
RTL=$(cat ../../soc/soc_top.mk)
rtl_files=""
rtl_files+=" /home/colin/develop/Cores-SweRV-EL2/demo/jtag/build/el2_pdef.vh "
rtl_files+=" /home/colin/develop/Cores-SweRV-EL2/demo/jtag/build/common_defines.vh "
rtl_files+=" /home/colin/develop/Cores-SweRV-EL2/demo/jtag/build/pd_defines.vh "
# rtl_files+=" /home/colin/develop/Cores-SweRV-EL2/demo/jtag/build/el2_param.vh "
# rtl_files+=" /home/colin/develop/Cores-SweRV-EL2/demo/jtag/build/pic_map_auto.h "
for src in $RTL; do
rtl_files="$rtl_files $SOC/$src"
done
mkdir -p gen
rm -rf gen/*
mkdir gen/design
filelist=""
for file in $rtl_files; do
filelist="$filelist $file"
done
# sv2v $filelist > gen/soc_top.v
sv2v -Ibuild $filelist > gen/soc_top.v
{
# echo "read_verilog -sv -Igen/ gen/common_defines.vh"
# for file in $rtl_files; do
# echo "read_verilog -sv -I../../design/include $file"
# done
echo "read_verilog gen/soc_top.v"
if test -n "$TOP"; then
echo "hierarchy -check -top $TOP"
else
echo "hierarchy -check"
fi
if $YOSYS_GLOBRST; then
# insertation of global reset (e.g. for FPGA cores)
echo "add -global_input globrst 1"
echo "proc -global_arst globrst"
fi
echo "synth -run coarse; opt -fine"
# echo "tee -o gen/brams.log memory_bram -rules scripts/brams.txt;;"
if ! $YOSYS_COARSE; then
echo "memory_map; techmap; opt; abc -dff; clean"
fi
if $YOSYS_SPLITNETS; then
# icarus verilog has a performance problems when there are
# dependencies between the bits of a long vector
echo "splitnets; clean"
fi
if $YOSYS_COARSE; then
echo "write_verilog -noexpr -noattr gen/synth.v"
else
echo "select -assert-none t:\$[!_]"
echo "write_verilog -noattr gen/synth.v"
fi
echo "synth_ecp5 -top $TOP -json gen/soc.json"
# echo "synth_xilinx -top $TOP"
} > gen/synth.ys
yosys -v2 -l gen/synth.log gen/synth.ys
nextpnr-ecp5 --25k --package CABGA381 --speed 6 --textcfg soc.cfg --lpf soc.lpf --freq 1 --json gen/soc.json

49
soc/dpi/jtagdpi/jtagdpi.sv
View File

@ -3,30 +3,36 @@
// SPDX-License-Identifier: Apache-2.0 // SPDX-License-Identifier: Apache-2.0
module jtagdpi #( module jtagdpi #(
parameter string Name = "jtag0", // name of the JTAG interface (display only) parameter string Name = "jtag0", // name of the JTAG interface (display only)
parameter int ListenPort = 44853 // TCP port to listen on parameter int ListenPort = 44853 // TCP port to listen on
)( ) (
input logic clk_i, input logic clk_i,
input logic rst_ni, input logic rst_ni,
output logic jtag_tck, output logic jtag_tck,
output logic jtag_tms, output logic jtag_tms,
output logic jtag_tdi, output logic jtag_tdi,
input logic jtag_tdo, input logic jtag_tdo,
output logic jtag_trst_n, output logic jtag_trst_n,
output logic jtag_srst_n output logic jtag_srst_n
); );
import "DPI-C" import "DPI-C" function chandle jtagdpi_create(
function chandle jtagdpi_create(input string name, input int listen_port); input string name,
input int listen_port
);
import "DPI-C" import "DPI-C" function void jtagdpi_tick(
function void jtagdpi_tick(input chandle ctx, output bit tck, output bit tms, input chandle ctx,
output bit tdi, output bit trst_n, output bit tck,
output bit srst_n, input bit tdo); output bit tms,
output bit tdi,
output bit trst_n,
output bit srst_n,
input bit tdo
);
import "DPI-C" import "DPI-C" function void jtagdpi_close(input chandle ctx);
function void jtagdpi_close(input chandle ctx);
chandle ctx; chandle ctx;
@ -39,7 +45,10 @@ module jtagdpi #(
ctx = 0; ctx = 0;
end end
always_ff @(posedge clk_i, negedge rst_ni) begin reg [1:0] plit;
always_ff @(posedge clk_i) plit <= plit + 1'b1;
always_ff @(posedge plit[1], negedge rst_ni) begin
jtagdpi_tick(ctx, jtag_tck, jtag_tms, jtag_tdi, jtag_trst_n, jtag_srst_n, jtagdpi_tick(ctx, jtag_tck, jtag_tms, jtag_tdi, jtag_trst_n, jtag_srst_n,
jtag_tdo); jtag_tdo);
end end

84981
soc/quasar_wrapper.sv
View File

File diff suppressed because it is too large Load Diff

43
soc/soc_sim.sv
View File

@ -1,19 +1,3 @@
// SPDX-License-Identifier: Apache-2.0
// Copyright 2020 Western Digital Corporation or its affiliates.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
module soc_sim ( module soc_sim (
input bit core_clk input bit core_clk
); );
@ -310,16 +294,16 @@ module soc_sim (
initial begin initial begin
abi_reg[0] = "zero"; abi_reg[0] = "zero";
abi_reg[1] = "ra"; abi_reg[1] = "ra";
abi_reg[2] = "sp"; abi_reg[2] = "sp";
abi_reg[3] = "gp"; abi_reg[3] = "gp";
abi_reg[4] = "tp"; abi_reg[4] = "tp";
abi_reg[5] = "t0"; abi_reg[5] = "t0";
abi_reg[6] = "t1"; abi_reg[6] = "t1";
abi_reg[7] = "t2"; abi_reg[7] = "t2";
abi_reg[8] = "s0"; abi_reg[8] = "s0";
abi_reg[9] = "s1"; abi_reg[9] = "s1";
abi_reg[10] = "a0"; abi_reg[10] = "a0";
abi_reg[11] = "a1"; abi_reg[11] = "a1";
abi_reg[12] = "a2"; abi_reg[12] = "a2";
@ -343,8 +327,11 @@ module soc_sim (
abi_reg[30] = "t5"; abi_reg[30] = "t5";
abi_reg[31] = "t6"; abi_reg[31] = "t6";
tp = $fopen("trace_port.csv", "w"); $readmemh("program.hex", rvsoc.lmem.mem);
el = $fopen("exec.log", "w"); $readmemh("program.hex", rvsoc.imem.mem);
tp = $fopen("trace_port.csv", "w");
el = $fopen("exec.log", "w");
////////////////////////////////////////////////////////////////// //////////////////////////////////////////////////////////////////
pic = $fopen("pic.log", "w"); pic = $fopen("pic.log", "w");
$fwrite(pic, $fwrite(pic,

22
soc/soc_top.mk
View File

@ -1,15 +1,15 @@
./quasar_wrapper.sv ../generated_rtl/quasar_wrapper.sv
vsrc/mem.sv ../design/src/main/resources/vsrc/mem.sv
vsrc/ifu_ic_mem.sv ../design/src/main/resources/vsrc/ifu_ic_mem.sv
vsrc/ifu_iccm_mem.sv ../design/src/main/resources/vsrc/ifu_iccm_mem.sv
vsrc/lsu_dccm_mem.sv ../design/src/main/resources/vsrc/lsu_dccm_mem.sv
vsrc/dmi_wrapper.sv ../design/src/main/resources/vsrc/dmi_wrapper.sv
vsrc/dmi_jtag_to_core_sync.sv ../design/src/main/resources/vsrc/dmi_jtag_to_core_sync.sv
vsrc/rvjtag_tap.sv ../design/src/main/resources/vsrc/rvjtag_tap.sv
vsrc/gated_latch.sv ../design/src/main/resources/vsrc/gated_latch.sv
vsrc/beh_lib.sv ../design/src/main/resources/vsrc/beh_lib.sv
vsrc/mem_lib.sv ../design/src/main/resources/vsrc/mem_lib.sv
./ahb_sif.sv ./ahb_sif.sv
./axi_lsu_dma_bridge.sv ./axi_lsu_dma_bridge.sv

545
soc/soc_top.sv
View File

@ -1,19 +1,3 @@
// SPDX-License-Identifier: Apache-2.0
// Copyright 2020 Western Digital Corporation or its affiliates.
//
// Licensed under the Apache License, Version 2.0 (the "License");
// you may not use this file except in compliance with the License.
// You may obtain a copy of the License at
//
// http://www.apache.org/licenses/LICENSE-2.0
//
// Unless required by applicable law or agreed to in writing, software
// distributed under the License is distributed on an "AS IS" BASIS,
// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
// See the License for the specific language governing permissions and
// limitations under the License.
//
module soc_top ( module soc_top (
input clk, input clk,
input dbg_rst, input dbg_rst,
@ -24,301 +8,303 @@ module soc_top (
input jtag_tdi, input jtag_tdi,
input jtag_trst_n input jtag_trst_n
); );
logic nmi_int;
logic [31:0] reset_vector; logic nmi_int;
logic [31:0] nmi_vector;
logic [31:1] jtag_id;
logic [31:0] ic_haddr ; logic [ 31:0] reset_vector;
logic [2:0] ic_hburst ; logic [ 31:0] nmi_vector;
logic ic_hmastlock ; logic [ 31:1] jtag_id;
logic [3:0] ic_hprot ;
logic [2:0] ic_hsize ;
logic [1:0] ic_htrans ;
logic ic_hwrite ;
logic [63:0] ic_hrdata ;
logic ic_hready ;
logic ic_hresp ;
logic [31:0] lsu_haddr ; logic [ 31:0] ic_haddr;
logic [2:0] lsu_hburst ; logic [ 2:0] ic_hburst;
logic lsu_hmastlock ; logic ic_hmastlock;
logic [3:0] lsu_hprot ; logic [ 3:0] ic_hprot;
logic [2:0] lsu_hsize ; logic [ 2:0] ic_hsize;
logic [1:0] lsu_htrans ; logic [ 1:0] ic_htrans;
logic lsu_hwrite ; logic ic_hwrite;
logic [63:0] lsu_hrdata ; logic [ 63:0] ic_hrdata;
logic [63:0] lsu_hwdata ; logic ic_hready;
logic lsu_hready ; logic ic_hresp;
logic lsu_hresp ;
logic [31:0] sb_haddr ; logic [ 31:0] lsu_haddr;
logic [2:0] sb_hburst ; logic [ 2:0] lsu_hburst;
logic sb_hmastlock ; logic lsu_hmastlock;
logic [3:0] sb_hprot ; logic [ 3:0] lsu_hprot;
logic [2:0] sb_hsize ; logic [ 2:0] lsu_hsize;
logic [1:0] sb_htrans ; logic [ 1:0] lsu_htrans;
logic sb_hwrite ; logic lsu_hwrite;
logic [ 63:0] lsu_hrdata;
logic [ 63:0] lsu_hwdata;
logic lsu_hready;
logic lsu_hresp;
logic [63:0] sb_hrdata ; logic [ 31:0] sb_haddr;
logic [63:0] sb_hwdata ; logic [ 2:0] sb_hburst;
logic sb_hready ; logic sb_hmastlock;
logic sb_hresp ; logic [ 3:0] sb_hprot;
logic [ 2:0] sb_hsize;
logic [ 1:0] sb_htrans;
logic sb_hwrite;
logic [31:0] trace_rv_i_insn_ip; logic [ 63:0] sb_hrdata;
logic [31:0] trace_rv_i_address_ip; logic [ 63:0] sb_hwdata;
logic trace_rv_i_valid_ip; logic sb_hready;
logic trace_rv_i_exception_ip; logic sb_hresp;
logic [4:0] trace_rv_i_ecause_ip;
logic trace_rv_i_interrupt_ip;
logic [31:0] trace_rv_i_tval_ip;
logic o_debug_mode_status; logic [ 31:0] trace_rv_i_insn_ip;
logic [ 31:0] trace_rv_i_address_ip;
logic trace_rv_i_valid_ip;
logic trace_rv_i_exception_ip;
logic [ 4:0] trace_rv_i_ecause_ip;
logic trace_rv_i_interrupt_ip;
logic [ 31:0] trace_rv_i_tval_ip;
logic o_debug_mode_status;
logic o_cpu_halt_ack; logic o_cpu_halt_ack;
logic o_cpu_halt_status; logic o_cpu_halt_status;
logic o_cpu_run_ack; logic o_cpu_run_ack;
logic mailbox_write; logic mailbox_write;
logic [63:0] dma_hrdata ; logic [ 63:0] dma_hrdata;
logic [63:0] dma_hwdata ; logic [ 63:0] dma_hwdata;
logic dma_hready ; logic dma_hready;
logic dma_hresp ; logic dma_hresp;
logic mpc_debug_halt_req; logic mpc_debug_halt_req;
logic mpc_debug_run_req; logic mpc_debug_run_req;
logic mpc_reset_run_req; logic mpc_reset_run_req;
logic mpc_debug_halt_ack; logic mpc_debug_halt_ack;
logic mpc_debug_run_ack; logic mpc_debug_run_ack;
logic debug_brkpt_status; logic debug_brkpt_status;
int cycleCnt; int cycleCnt;
logic mailbox_data_val; logic mailbox_data_val;
wire dma_hready_out; wire dma_hready_out;
int commit_count; int commit_count;
logic wb_valid; logic wb_valid;
logic [4:0] wb_dest; logic [ 4:0] wb_dest;
logic [31:0] wb_data; logic [ 31:0] wb_data;
//-------------------------- LSU AXI signals--------------------------
// AXI Write Channels
wire lsu_axi_awvalid;
wire lsu_axi_awready;
wire [`RV_LSU_BUS_TAG-1:0] lsu_axi_awid;
wire [31:0] lsu_axi_awaddr;
wire [3:0] lsu_axi_awregion;
wire [7:0] lsu_axi_awlen;
wire [2:0] lsu_axi_awsize;
wire [1:0] lsu_axi_awburst;
wire lsu_axi_awlock;
wire [3:0] lsu_axi_awcache;
wire [2:0] lsu_axi_awprot;
wire [3:0] lsu_axi_awqos;
wire lsu_axi_wvalid;
wire lsu_axi_wready;
wire [63:0] lsu_axi_wdata;
wire [7:0] lsu_axi_wstrb;
wire lsu_axi_wlast;
wire lsu_axi_bvalid;
wire lsu_axi_bready;
wire [1:0] lsu_axi_bresp;
wire [`RV_LSU_BUS_TAG-1:0] lsu_axi_bid;
// AXI Read Channels
wire lsu_axi_arvalid;
wire lsu_axi_arready;
wire [`RV_LSU_BUS_TAG-1:0] lsu_axi_arid;
wire [31:0] lsu_axi_araddr;
wire [3:0] lsu_axi_arregion;
wire [7:0] lsu_axi_arlen;
wire [2:0] lsu_axi_arsize;
wire [1:0] lsu_axi_arburst;
wire lsu_axi_arlock;
wire [3:0] lsu_axi_arcache;
wire [2:0] lsu_axi_arprot;
wire [3:0] lsu_axi_arqos;
wire lsu_axi_rvalid;
wire lsu_axi_rready;
wire [`RV_LSU_BUS_TAG-1:0] lsu_axi_rid;
wire [63:0] lsu_axi_rdata;
wire [1:0] lsu_axi_rresp;
wire lsu_axi_rlast;
//-------------------------- IFU AXI signals--------------------------
// AXI Write Channels
wire ifu_axi_awvalid;
wire ifu_axi_awready;
wire [`RV_IFU_BUS_TAG-1:0] ifu_axi_awid;
wire [31:0] ifu_axi_awaddr;
wire [3:0] ifu_axi_awregion;
wire [7:0] ifu_axi_awlen;
wire [2:0] ifu_axi_awsize;
wire [1:0] ifu_axi_awburst;
wire ifu_axi_awlock;
wire [3:0] ifu_axi_awcache;
wire [2:0] ifu_axi_awprot;
wire [3:0] ifu_axi_awqos;
wire ifu_axi_wvalid;
wire ifu_axi_wready;
wire [63:0] ifu_axi_wdata;
wire [7:0] ifu_axi_wstrb;
wire ifu_axi_wlast;
wire ifu_axi_bvalid;
wire ifu_axi_bready;
wire [1:0] ifu_axi_bresp;
wire [`RV_IFU_BUS_TAG-1:0] ifu_axi_bid;
// AXI Read Channels
wire ifu_axi_arvalid;
wire ifu_axi_arready;
wire [`RV_IFU_BUS_TAG-1:0] ifu_axi_arid;
wire [31:0] ifu_axi_araddr;
wire [3:0] ifu_axi_arregion;
wire [7:0] ifu_axi_arlen;
wire [2:0] ifu_axi_arsize;
wire [1:0] ifu_axi_arburst;
wire ifu_axi_arlock;
wire [3:0] ifu_axi_arcache;
wire [2:0] ifu_axi_arprot;
wire [3:0] ifu_axi_arqos;
wire ifu_axi_rvalid;
wire ifu_axi_rready;
wire [`RV_IFU_BUS_TAG-1:0] ifu_axi_rid;
wire [63:0] ifu_axi_rdata;
wire [1:0] ifu_axi_rresp;
wire ifu_axi_rlast;
//-------------------------- SB AXI signals--------------------------
// AXI Write Channels
wire sb_axi_awvalid;
wire sb_axi_awready;
wire [`RV_SB_BUS_TAG-1:0] sb_axi_awid;
wire [31:0] sb_axi_awaddr;
wire [3:0] sb_axi_awregion;
wire [7:0] sb_axi_awlen;
wire [2:0] sb_axi_awsize;
wire [1:0] sb_axi_awburst;
wire sb_axi_awlock;
wire [3:0] sb_axi_awcache;
wire [2:0] sb_axi_awprot;
wire [3:0] sb_axi_awqos;
wire sb_axi_wvalid;
wire sb_axi_wready;
wire [63:0] sb_axi_wdata;
wire [7:0] sb_axi_wstrb;
wire sb_axi_wlast;
wire sb_axi_bvalid;
wire sb_axi_bready;
wire [1:0] sb_axi_bresp;
wire [`RV_SB_BUS_TAG-1:0] sb_axi_bid;
// AXI Read Channels
wire sb_axi_arvalid;
wire sb_axi_arready;
wire [`RV_SB_BUS_TAG-1:0] sb_axi_arid;
wire [31:0] sb_axi_araddr;
wire [3:0] sb_axi_arregion;
wire [7:0] sb_axi_arlen;
wire [2:0] sb_axi_arsize;
wire [1:0] sb_axi_arburst;
wire sb_axi_arlock;
wire [3:0] sb_axi_arcache;
wire [2:0] sb_axi_arprot;
wire [3:0] sb_axi_arqos;
wire sb_axi_rvalid;
wire sb_axi_rready;
wire [`RV_SB_BUS_TAG-1:0] sb_axi_rid;
wire [63:0] sb_axi_rdata;
wire [1:0] sb_axi_rresp;
wire sb_axi_rlast;
//-------------------------- DMA AXI signals--------------------------
// AXI Write Channels
wire dma_axi_awvalid;
wire dma_axi_awready;
wire [`RV_DMA_BUS_TAG-1:0] dma_axi_awid;
wire [31:0] dma_axi_awaddr;
wire [2:0] dma_axi_awsize;
wire [2:0] dma_axi_awprot;
wire [7:0] dma_axi_awlen;
wire [1:0] dma_axi_awburst;
wire dma_axi_wvalid; //-------------------------- LSU AXI signals--------------------------
wire dma_axi_wready; // AXI Write Channels
wire [63:0] dma_axi_wdata; wire lsu_axi_awvalid;
wire [7:0] dma_axi_wstrb; wire lsu_axi_awready;
wire dma_axi_wlast; wire [`RV_LSU_BUS_TAG-1:0] lsu_axi_awid;
wire [ 31:0] lsu_axi_awaddr;
wire [ 3:0] lsu_axi_awregion;
wire [ 7:0] lsu_axi_awlen;
wire [ 2:0] lsu_axi_awsize;
wire [ 1:0] lsu_axi_awburst;
wire lsu_axi_awlock;
wire [ 3:0] lsu_axi_awcache;
wire [ 2:0] lsu_axi_awprot;
wire [ 3:0] lsu_axi_awqos;
wire dma_axi_bvalid; wire lsu_axi_wvalid;
wire dma_axi_bready; wire lsu_axi_wready;
wire [1:0] dma_axi_bresp; wire [ 63:0] lsu_axi_wdata;
wire [`RV_DMA_BUS_TAG-1:0] dma_axi_bid; wire [ 7:0] lsu_axi_wstrb;
wire lsu_axi_wlast;
// AXI Read Channels wire lsu_axi_bvalid;
wire dma_axi_arvalid; wire lsu_axi_bready;
wire dma_axi_arready; wire [ 1:0] lsu_axi_bresp;
wire [`RV_DMA_BUS_TAG-1:0] dma_axi_arid; wire [`RV_LSU_BUS_TAG-1:0] lsu_axi_bid;
wire [31:0] dma_axi_araddr;
wire [2:0] dma_axi_arsize;
wire [2:0] dma_axi_arprot;
wire [7:0] dma_axi_arlen;
wire [1:0] dma_axi_arburst;
wire dma_axi_rvalid; // AXI Read Channels
wire dma_axi_rready; wire lsu_axi_arvalid;
wire [`RV_DMA_BUS_TAG-1:0] dma_axi_rid; wire lsu_axi_arready;
wire [63:0] dma_axi_rdata; wire [`RV_LSU_BUS_TAG-1:0] lsu_axi_arid;
wire [1:0] dma_axi_rresp; wire [ 31:0] lsu_axi_araddr;
wire dma_axi_rlast; wire [ 3:0] lsu_axi_arregion;
wire [ 7:0] lsu_axi_arlen;
wire [ 2:0] lsu_axi_arsize;
wire [ 1:0] lsu_axi_arburst;
wire lsu_axi_arlock;
wire [ 3:0] lsu_axi_arcache;
wire [ 2:0] lsu_axi_arprot;
wire [ 3:0] lsu_axi_arqos;
wire lmem_axi_arvalid; wire lsu_axi_rvalid;
wire lmem_axi_arready; wire lsu_axi_rready;
wire [`RV_LSU_BUS_TAG-1:0] lsu_axi_rid;
wire [ 63:0] lsu_axi_rdata;
wire [ 1:0] lsu_axi_rresp;
wire lsu_axi_rlast;
wire lmem_axi_rvalid; //-------------------------- IFU AXI signals--------------------------
wire [`RV_LSU_BUS_TAG-1:0] lmem_axi_rid; // AXI Write Channels
wire [1:0] lmem_axi_rresp; wire ifu_axi_awvalid;
wire [63:0] lmem_axi_rdata; wire ifu_axi_awready;
wire lmem_axi_rlast; wire [`RV_IFU_BUS_TAG-1:0] ifu_axi_awid;
wire lmem_axi_rready; wire [ 31:0] ifu_axi_awaddr;
wire [ 3:0] ifu_axi_awregion;
wire [ 7:0] ifu_axi_awlen;
wire [ 2:0] ifu_axi_awsize;
wire [ 1:0] ifu_axi_awburst;
wire ifu_axi_awlock;
wire [ 3:0] ifu_axi_awcache;
wire [ 2:0] ifu_axi_awprot;
wire [ 3:0] ifu_axi_awqos;
wire lmem_axi_awvalid; wire ifu_axi_wvalid;
wire lmem_axi_awready; wire ifu_axi_wready;
wire [ 63:0] ifu_axi_wdata;
wire [ 7:0] ifu_axi_wstrb;
wire ifu_axi_wlast;
wire lmem_axi_wvalid; wire ifu_axi_bvalid;
wire lmem_axi_wready; wire ifu_axi_bready;
wire [ 1:0] ifu_axi_bresp;
wire [`RV_IFU_BUS_TAG-1:0] ifu_axi_bid;
wire [1:0] lmem_axi_bresp; // AXI Read Channels
wire lmem_axi_bvalid; wire ifu_axi_arvalid;
wire [`RV_LSU_BUS_TAG-1:0] lmem_axi_bid; wire ifu_axi_arready;
wire lmem_axi_bready; wire [`RV_IFU_BUS_TAG-1:0] ifu_axi_arid;
wire [ 31:0] ifu_axi_araddr;
wire [ 3:0] ifu_axi_arregion;
wire [ 7:0] ifu_axi_arlen;
wire [ 2:0] ifu_axi_arsize;
wire [ 1:0] ifu_axi_arburst;
wire ifu_axi_arlock;
wire [ 3:0] ifu_axi_arcache;
wire [ 2:0] ifu_axi_arprot;
wire [ 3:0] ifu_axi_arqos;
wire ifu_axi_rvalid;
wire ifu_axi_rready;
wire [`RV_IFU_BUS_TAG-1:0] ifu_axi_rid;
wire [ 63:0] ifu_axi_rdata;
wire [ 1:0] ifu_axi_rresp;
wire ifu_axi_rlast;
//-------------------------- SB AXI signals--------------------------
// AXI Write Channels
wire sb_axi_awvalid;
wire sb_axi_awready;
wire [ `RV_SB_BUS_TAG-1:0] sb_axi_awid;
wire [ 31:0] sb_axi_awaddr;
wire [ 3:0] sb_axi_awregion;
wire [ 7:0] sb_axi_awlen;
wire [ 2:0] sb_axi_awsize;
wire [ 1:0] sb_axi_awburst;
wire sb_axi_awlock;
wire [ 3:0] sb_axi_awcache;
wire [ 2:0] sb_axi_awprot;
wire [ 3:0] sb_axi_awqos;
wire sb_axi_wvalid;
wire sb_axi_wready;
wire [ 63:0] sb_axi_wdata;
wire [ 7:0] sb_axi_wstrb;
wire sb_axi_wlast;
wire sb_axi_bvalid;
wire sb_axi_bready;
wire [ 1:0] sb_axi_bresp;
wire [ `RV_SB_BUS_TAG-1:0] sb_axi_bid;
// AXI Read Channels
wire sb_axi_arvalid;
wire sb_axi_arready;
wire [ `RV_SB_BUS_TAG-1:0] sb_axi_arid;
wire [ 31:0] sb_axi_araddr;
wire [ 3:0] sb_axi_arregion;
wire [ 7:0] sb_axi_arlen;
wire [ 2:0] sb_axi_arsize;
wire [ 1:0] sb_axi_arburst;
wire sb_axi_arlock;
wire [ 3:0] sb_axi_arcache;
wire [ 2:0] sb_axi_arprot;
wire [ 3:0] sb_axi_arqos;
wire sb_axi_rvalid;
wire sb_axi_rready;
wire [ `RV_SB_BUS_TAG-1:0] sb_axi_rid;
wire [ 63:0] sb_axi_rdata;
wire [ 1:0] sb_axi_rresp;
wire sb_axi_rlast;
//-------------------------- DMA AXI signals--------------------------
// AXI Write Channels
wire dma_axi_awvalid;
wire dma_axi_awready;
wire [`RV_DMA_BUS_TAG-1:0] dma_axi_awid;
wire [ 31:0] dma_axi_awaddr;
wire [ 2:0] dma_axi_awsize;
wire [ 2:0] dma_axi_awprot;
wire [ 7:0] dma_axi_awlen;
wire [ 1:0] dma_axi_awburst;
wire dma_axi_wvalid;
wire dma_axi_wready;
wire [ 63:0] dma_axi_wdata;
wire [ 7:0] dma_axi_wstrb;
wire dma_axi_wlast;
wire dma_axi_bvalid;
wire dma_axi_bready;
wire [ 1:0] dma_axi_bresp;
wire [`RV_DMA_BUS_TAG-1:0] dma_axi_bid;
// AXI Read Channels
wire dma_axi_arvalid;
wire dma_axi_arready;
wire [`RV_DMA_BUS_TAG-1:0] dma_axi_arid;
wire [ 31:0] dma_axi_araddr;
wire [ 2:0] dma_axi_arsize;
wire [ 2:0] dma_axi_arprot;
wire [ 7:0] dma_axi_arlen;
wire [ 1:0] dma_axi_arburst;
wire dma_axi_rvalid;
wire dma_axi_rready;
wire [`RV_DMA_BUS_TAG-1:0] dma_axi_rid;
wire [ 63:0] dma_axi_rdata;
wire [ 1:0] dma_axi_rresp;
wire dma_axi_rlast;
wire lmem_axi_arvalid;
wire lmem_axi_arready;
wire lmem_axi_rvalid;
wire [`RV_LSU_BUS_TAG-1:0] lmem_axi_rid;
wire [ 1:0] lmem_axi_rresp;
wire [ 63:0] lmem_axi_rdata;
wire lmem_axi_rlast;
wire lmem_axi_rready;
wire lmem_axi_awvalid;
wire lmem_axi_awready;
wire lmem_axi_wvalid;
wire lmem_axi_wready;
wire [ 1:0] lmem_axi_bresp;
wire lmem_axi_bvalid;
wire [`RV_LSU_BUS_TAG-1:0] lmem_axi_bid;
wire lmem_axi_bready;
initial begin initial begin
jtag_id[31:28] = 4'b1; jtag_id[31:28] = 4'b1;
jtag_id[27:12] = '0; jtag_id[27:12] = '0;
jtag_id[11:1] = 11'h45; jtag_id[11:1] = 11'h45;
reset_vector = 32'h0; reset_vector = `RV_RESET_VEC;
nmi_vector = 32'hee000000; nmi_vector = 32'hee000000;
nmi_int = 0; nmi_int = 0;
$readmemh("program.hex", lmem.mem);
$readmemh("program.hex", imem.mem);
end end
//=========================================================================-
// RTL instance
//=========================================================================-
/* verilator lint_off PINMISSING */
quasar_wrapper rvtop ( quasar_wrapper rvtop (
.reset (rst), .reset (rst),
.io_dbg_rst_l(dbg_rst), .io_dbg_rst_l(dbg_rst),
@ -812,6 +798,7 @@ module soc_top (
.s0_wvalid(lmem_axi_wvalid), .s0_wvalid(lmem_axi_wvalid),
.s0_wready(lmem_axi_wready), .s0_wready(lmem_axi_wready),
.s0_bresp(lmem_axi_bresp), .s0_bresp(lmem_axi_bresp),
.s0_bvalid(lmem_axi_bvalid), .s0_bvalid(lmem_axi_bvalid),
.s0_bid(lmem_axi_bid), .s0_bid(lmem_axi_bid),
@ -836,8 +823,6 @@ module soc_top (
.s1_bresp (dma_axi_bresp), .s1_bresp (dma_axi_bresp),
.s1_bvalid(dma_axi_bvalid), .s1_bvalid(dma_axi_bvalid),
.s1_bready(dma_axi_bready) .s1_bready(dma_axi_bready)
); );
endmodule endmodule

2057
soc/swerv.config
View File

File diff suppressed because it is too large Load Diff