colin
/
quasar
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

Update el2_lsu_addrcheck.scala

This commit is contained in:
Junaid Ahmed 2020-09-22 12:59:01 +05:00 committed by GitHub
parent 39d2f675be
commit 5474c212a2
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
src/main/scala/lsu/el2_lsu_addrcheck.scala
View File

@ -14,7 +14,7 @@ import chisel3.tester._
import chisel3.tester.RawTester.test import chisel3.tester.RawTester.test
import chisel3.util.HasBlackBoxResource import chisel3.util.HasBlackBoxResource
class el2_lsu_addrcheck extends Module class el2_lsu_addrcheck extends Module with RequireAsyncReset
{val io = IO(new Bundle{ {val io = IO(new Bundle{
val lsu_c2_m_clk = Input(Clock()) val lsu_c2_m_clk = Input(Clock())
val start_addr_d = Input(UInt(32.W)) val start_addr_d = Input(UInt(32.W))
@ -148,12 +148,12 @@ class el2_lsu_addrcheck extends Module
io.exc_mscause_d := Mux(io.misaligned_fault_d.asBool, misaligned_fault_mscause_d(3,0), access_fault_mscause_d(3,0)) io.exc_mscause_d := Mux(io.misaligned_fault_d.asBool, misaligned_fault_mscause_d(3,0), access_fault_mscause_d(3,0))
io.fir_dccm_access_error_d := ((start_addr_in_dccm_region_d & ~start_addr_in_dccm_d)|(end_addr_in_dccm_region_d & ~end_addr_in_dccm_d)) & io.lsu_pkt_d.valid & io.lsu_pkt_d.fast_int io.fir_dccm_access_error_d := ((start_addr_in_dccm_region_d & ~start_addr_in_dccm_d)|(end_addr_in_dccm_region_d & ~end_addr_in_dccm_d)) & io.lsu_pkt_d.valid & io.lsu_pkt_d.fast_int
io.fir_nondccm_access_error_d := ~(start_addr_in_dccm_region_d & end_addr_in_dccm_region_d) & io.lsu_pkt_d.valid & io.lsu_pkt_d.fast_int io.fir_nondccm_access_error_d := ~(start_addr_in_dccm_region_d & end_addr_in_dccm_region_d) & io.lsu_pkt_d.valid & io.lsu_pkt_d.fast_int
withClock(io.lsu_c2_m_clk){io.is_sideeffects_m := RegNext(is_sideeffects_d)} //TBD for clock and reset
withClock(io.lsu_c2_m_clk){io.is_sideeffects_m := RegNext(is_sideeffects_d,0.U)} //TBD for clock and reset
} }
//println(chisel3.Driver.emitVerilog(new el2_lsu_addrcheck)) //println(chisel3.Driver.emitVerilog(new el2_lsu_addrcheck))
/*
object main extends App{ object main extends App{
println("Generate Verilog") println("Generate Verilog")
chisel3.Driver.execute(args, ()=> new el2_lsu_addrcheck) chisel3.Driver.execute(args, ()=> new el2_lsu_addrcheck)
} }
*/