From 5b6d41e88b9545aeae77b8f94163ad4f1eab84fc Mon Sep 17 00:00:00 2001 From: waleed-lm Date: Tue, 29 Sep 2020 10:31:41 +0500 Subject: [PATCH] IFC --- el2_ifu_compress_ctl.fir | 520 +++++++++--------- el2_ifu_compress_ctl.v | 218 ++++---- el2_ifu_ifc_ctrl.anno.json | 93 ++-- el2_ifu_ifc_ctrl.fir | 405 +++++++------- el2_ifu_ifc_ctrl.v | 244 ++++---- src/main/scala/ifu/el2_ifu_compress_ctl.scala | 44 +- src/main/scala/ifu/el2_ifu_ifc_ctrl.scala | 61 +- .../classes/ifu/el2_ifu_compress_ctl.class | Bin 95656 -> 95508 bytes .../ifu/el2_ifu_ifc_ctrl$$anon$1.class | Bin 5612 -> 5345 bytes .../classes/ifu/el2_ifu_ifc_ctrl.class | Bin 111979 -> 107534 bytes .../classes/ifu/ifu_compress$.class | Bin 3915 -> 3915 bytes .../ifu/ifu_compress$delayedInit$body.class | Bin 771 -> 771 bytes target/scala-2.12/classes/ifu/ifu_ifc$.class | Bin 3878 -> 3878 bytes .../ifu/ifu_ifc$delayedInit$body.class | Bin 737 -> 737 bytes 14 files changed, 768 insertions(+), 817 deletions(-) diff --git a/el2_ifu_compress_ctl.fir b/el2_ifu_compress_ctl.fir index 5e94091e..373604ea 100644 --- a/el2_ifu_compress_ctl.fir +++ b/el2_ifu_compress_ctl.fir @@ -410,7 +410,7 @@ circuit el2_ifu_compress_ctl : node _T_361 = eq(_T_360, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_362 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:71] node _T_363 = and(_T_361, _T_362) @[el2_ifu_compress_ctl.scala 12:110] - out[3] <= _T_363 @[el2_ifu_compress_ctl.scala 36:10] + out[3] <= _T_363 @[el2_ifu_compress_ctl.scala 33:10] node _T_364 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_365 = eq(_T_364, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_366 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:71] @@ -457,7 +457,7 @@ circuit el2_ifu_compress_ctl : node _T_407 = and(_T_406, _T_398) @[el2_ifu_compress_ctl.scala 12:110] node _T_408 = and(_T_407, _T_400) @[el2_ifu_compress_ctl.scala 12:110] node _T_409 = and(_T_408, _T_401) @[el2_ifu_compress_ctl.scala 12:110] - node _T_410 = or(_T_386, _T_409) @[el2_ifu_compress_ctl.scala 37:59] + node _T_410 = or(_T_386, _T_409) @[el2_ifu_compress_ctl.scala 34:59] node _T_411 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_412 = eq(_T_411, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_413 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:71] @@ -481,7 +481,7 @@ circuit el2_ifu_compress_ctl : node _T_431 = and(_T_430, _T_422) @[el2_ifu_compress_ctl.scala 12:110] node _T_432 = and(_T_431, _T_424) @[el2_ifu_compress_ctl.scala 12:110] node _T_433 = and(_T_432, _T_425) @[el2_ifu_compress_ctl.scala 12:110] - node _T_434 = or(_T_410, _T_433) @[el2_ifu_compress_ctl.scala 38:59] + node _T_434 = or(_T_410, _T_433) @[el2_ifu_compress_ctl.scala 34:107] node _T_435 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_436 = eq(_T_435, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_437 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:71] @@ -505,7 +505,7 @@ circuit el2_ifu_compress_ctl : node _T_455 = and(_T_454, _T_446) @[el2_ifu_compress_ctl.scala 12:110] node _T_456 = and(_T_455, _T_448) @[el2_ifu_compress_ctl.scala 12:110] node _T_457 = and(_T_456, _T_449) @[el2_ifu_compress_ctl.scala 12:110] - node _T_458 = or(_T_434, _T_457) @[el2_ifu_compress_ctl.scala 39:58] + node _T_458 = or(_T_434, _T_457) @[el2_ifu_compress_ctl.scala 35:50] node _T_459 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_460 = eq(_T_459, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_461 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:71] @@ -529,7 +529,7 @@ circuit el2_ifu_compress_ctl : node _T_479 = and(_T_478, _T_470) @[el2_ifu_compress_ctl.scala 12:110] node _T_480 = and(_T_479, _T_472) @[el2_ifu_compress_ctl.scala 12:110] node _T_481 = and(_T_480, _T_473) @[el2_ifu_compress_ctl.scala 12:110] - node _T_482 = or(_T_458, _T_481) @[el2_ifu_compress_ctl.scala 40:55] + node _T_482 = or(_T_458, _T_481) @[el2_ifu_compress_ctl.scala 35:94] node _T_483 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:71] node _T_484 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_485 = eq(_T_484, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] @@ -552,10 +552,10 @@ circuit el2_ifu_compress_ctl : node _T_502 = and(_T_501, _T_493) @[el2_ifu_compress_ctl.scala 12:110] node _T_503 = and(_T_502, _T_495) @[el2_ifu_compress_ctl.scala 12:110] node _T_504 = and(_T_503, _T_497) @[el2_ifu_compress_ctl.scala 12:110] - node _T_505 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 42:65] - node _T_506 = eq(_T_505, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 42:58] - node _T_507 = and(_T_504, _T_506) @[el2_ifu_compress_ctl.scala 42:56] - node _T_508 = or(_T_482, _T_507) @[el2_ifu_compress_ctl.scala 41:57] + node _T_505 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 36:103] + node _T_506 = eq(_T_505, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 36:96] + node _T_507 = and(_T_504, _T_506) @[el2_ifu_compress_ctl.scala 36:94] + node _T_508 = or(_T_482, _T_507) @[el2_ifu_compress_ctl.scala 36:49] node _T_509 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_510 = eq(_T_509, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_511 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:71] @@ -563,48 +563,48 @@ circuit el2_ifu_compress_ctl : node _T_513 = eq(_T_512, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_514 = and(_T_510, _T_511) @[el2_ifu_compress_ctl.scala 12:110] node _T_515 = and(_T_514, _T_513) @[el2_ifu_compress_ctl.scala 12:110] - node _T_516 = or(_T_508, _T_515) @[el2_ifu_compress_ctl.scala 42:71] + node _T_516 = or(_T_508, _T_515) @[el2_ifu_compress_ctl.scala 36:109] node _T_517 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_518 = eq(_T_517, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_519 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:71] node _T_520 = bits(io.din, 7, 7) @[el2_ifu_compress_ctl.scala 12:71] node _T_521 = and(_T_518, _T_519) @[el2_ifu_compress_ctl.scala 12:110] node _T_522 = and(_T_521, _T_520) @[el2_ifu_compress_ctl.scala 12:110] - node _T_523 = or(_T_516, _T_522) @[el2_ifu_compress_ctl.scala 43:34] + node _T_523 = or(_T_516, _T_522) @[el2_ifu_compress_ctl.scala 37:26] node _T_524 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_525 = eq(_T_524, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_526 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:71] node _T_527 = bits(io.din, 9, 9) @[el2_ifu_compress_ctl.scala 12:71] node _T_528 = and(_T_525, _T_526) @[el2_ifu_compress_ctl.scala 12:110] node _T_529 = and(_T_528, _T_527) @[el2_ifu_compress_ctl.scala 12:110] - node _T_530 = or(_T_523, _T_529) @[el2_ifu_compress_ctl.scala 44:33] + node _T_530 = or(_T_523, _T_529) @[el2_ifu_compress_ctl.scala 37:48] node _T_531 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_532 = eq(_T_531, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_533 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:71] node _T_534 = bits(io.din, 10, 10) @[el2_ifu_compress_ctl.scala 12:71] node _T_535 = and(_T_532, _T_533) @[el2_ifu_compress_ctl.scala 12:110] node _T_536 = and(_T_535, _T_534) @[el2_ifu_compress_ctl.scala 12:110] - node _T_537 = or(_T_530, _T_536) @[el2_ifu_compress_ctl.scala 45:33] + node _T_537 = or(_T_530, _T_536) @[el2_ifu_compress_ctl.scala 37:70] node _T_538 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_539 = eq(_T_538, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_540 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:71] node _T_541 = bits(io.din, 11, 11) @[el2_ifu_compress_ctl.scala 12:71] node _T_542 = and(_T_539, _T_540) @[el2_ifu_compress_ctl.scala 12:110] node _T_543 = and(_T_542, _T_541) @[el2_ifu_compress_ctl.scala 12:110] - node _T_544 = or(_T_537, _T_543) @[el2_ifu_compress_ctl.scala 46:34] + node _T_544 = or(_T_537, _T_543) @[el2_ifu_compress_ctl.scala 37:93] node _T_545 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_546 = eq(_T_545, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_547 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:71] node _T_548 = and(_T_546, _T_547) @[el2_ifu_compress_ctl.scala 12:110] - node _T_549 = or(_T_544, _T_548) @[el2_ifu_compress_ctl.scala 47:34] - out[2] <= _T_549 @[el2_ifu_compress_ctl.scala 37:10] - out[1] <= UInt<1>("h01") @[el2_ifu_compress_ctl.scala 49:10] - out[0] <= UInt<1>("h01") @[el2_ifu_compress_ctl.scala 50:10] - node rs2d = bits(io.din, 6, 2) @[el2_ifu_compress_ctl.scala 56:20] - node rdd = bits(io.din, 11, 7) @[el2_ifu_compress_ctl.scala 57:19] - node _T_550 = bits(io.din, 9, 7) @[el2_ifu_compress_ctl.scala 58:34] + node _T_549 = or(_T_544, _T_548) @[el2_ifu_compress_ctl.scala 38:26] + out[2] <= _T_549 @[el2_ifu_compress_ctl.scala 34:10] + out[1] <= UInt<1>("h01") @[el2_ifu_compress_ctl.scala 40:10] + out[0] <= UInt<1>("h01") @[el2_ifu_compress_ctl.scala 41:10] + node rs2d = bits(io.din, 6, 2) @[el2_ifu_compress_ctl.scala 43:20] + node rdd = bits(io.din, 11, 7) @[el2_ifu_compress_ctl.scala 44:19] + node _T_550 = bits(io.din, 9, 7) @[el2_ifu_compress_ctl.scala 45:34] node rdpd = cat(UInt<2>("h01"), _T_550) @[Cat.scala 29:58] - node _T_551 = bits(io.din, 4, 2) @[el2_ifu_compress_ctl.scala 59:35] + node _T_551 = bits(io.din, 4, 2) @[el2_ifu_compress_ctl.scala 46:35] node rs2pd = cat(UInt<2>("h01"), _T_551) @[Cat.scala 29:58] node _T_552 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_553 = eq(_T_552, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] @@ -620,14 +620,14 @@ circuit el2_ifu_compress_ctl : node _T_563 = and(_T_559, _T_560) @[el2_ifu_compress_ctl.scala 12:110] node _T_564 = and(_T_563, _T_561) @[el2_ifu_compress_ctl.scala 12:110] node _T_565 = and(_T_564, _T_562) @[el2_ifu_compress_ctl.scala 12:110] - node _T_566 = or(_T_557, _T_565) @[el2_ifu_compress_ctl.scala 61:33] + node _T_566 = or(_T_557, _T_565) @[el2_ifu_compress_ctl.scala 48:33] node _T_567 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_568 = eq(_T_567, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_569 = bits(io.din, 5, 5) @[el2_ifu_compress_ctl.scala 12:71] node _T_570 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:71] node _T_571 = and(_T_568, _T_569) @[el2_ifu_compress_ctl.scala 12:110] node _T_572 = and(_T_571, _T_570) @[el2_ifu_compress_ctl.scala 12:110] - node _T_573 = or(_T_566, _T_572) @[el2_ifu_compress_ctl.scala 61:58] + node _T_573 = or(_T_566, _T_572) @[el2_ifu_compress_ctl.scala 48:58] node _T_574 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_575 = eq(_T_574, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_576 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:71] @@ -636,14 +636,14 @@ circuit el2_ifu_compress_ctl : node _T_579 = and(_T_575, _T_576) @[el2_ifu_compress_ctl.scala 12:110] node _T_580 = and(_T_579, _T_577) @[el2_ifu_compress_ctl.scala 12:110] node _T_581 = and(_T_580, _T_578) @[el2_ifu_compress_ctl.scala 12:110] - node _T_582 = or(_T_573, _T_581) @[el2_ifu_compress_ctl.scala 61:79] + node _T_582 = or(_T_573, _T_581) @[el2_ifu_compress_ctl.scala 48:79] node _T_583 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_584 = eq(_T_583, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_585 = bits(io.din, 4, 4) @[el2_ifu_compress_ctl.scala 12:71] node _T_586 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:71] node _T_587 = and(_T_584, _T_585) @[el2_ifu_compress_ctl.scala 12:110] node _T_588 = and(_T_587, _T_586) @[el2_ifu_compress_ctl.scala 12:110] - node _T_589 = or(_T_582, _T_588) @[el2_ifu_compress_ctl.scala 61:104] + node _T_589 = or(_T_582, _T_588) @[el2_ifu_compress_ctl.scala 48:104] node _T_590 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_591 = eq(_T_590, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_592 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:71] @@ -652,14 +652,14 @@ circuit el2_ifu_compress_ctl : node _T_595 = and(_T_591, _T_592) @[el2_ifu_compress_ctl.scala 12:110] node _T_596 = and(_T_595, _T_593) @[el2_ifu_compress_ctl.scala 12:110] node _T_597 = and(_T_596, _T_594) @[el2_ifu_compress_ctl.scala 12:110] - node _T_598 = or(_T_589, _T_597) @[el2_ifu_compress_ctl.scala 62:24] + node _T_598 = or(_T_589, _T_597) @[el2_ifu_compress_ctl.scala 49:24] node _T_599 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_600 = eq(_T_599, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_601 = bits(io.din, 3, 3) @[el2_ifu_compress_ctl.scala 12:71] node _T_602 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:71] node _T_603 = and(_T_600, _T_601) @[el2_ifu_compress_ctl.scala 12:110] node _T_604 = and(_T_603, _T_602) @[el2_ifu_compress_ctl.scala 12:110] - node _T_605 = or(_T_598, _T_604) @[el2_ifu_compress_ctl.scala 62:48] + node _T_605 = or(_T_598, _T_604) @[el2_ifu_compress_ctl.scala 49:48] node _T_606 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_607 = eq(_T_606, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_608 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:71] @@ -669,14 +669,14 @@ circuit el2_ifu_compress_ctl : node _T_612 = and(_T_607, _T_608) @[el2_ifu_compress_ctl.scala 12:110] node _T_613 = and(_T_612, _T_610) @[el2_ifu_compress_ctl.scala 12:110] node _T_614 = and(_T_613, _T_611) @[el2_ifu_compress_ctl.scala 12:110] - node _T_615 = or(_T_605, _T_614) @[el2_ifu_compress_ctl.scala 62:69] + node _T_615 = or(_T_605, _T_614) @[el2_ifu_compress_ctl.scala 49:69] node _T_616 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_617 = eq(_T_616, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_618 = bits(io.din, 2, 2) @[el2_ifu_compress_ctl.scala 12:71] node _T_619 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:71] node _T_620 = and(_T_617, _T_618) @[el2_ifu_compress_ctl.scala 12:110] node _T_621 = and(_T_620, _T_619) @[el2_ifu_compress_ctl.scala 12:110] - node _T_622 = or(_T_615, _T_621) @[el2_ifu_compress_ctl.scala 62:94] + node _T_622 = or(_T_615, _T_621) @[el2_ifu_compress_ctl.scala 49:94] node _T_623 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_624 = eq(_T_623, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_625 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:71] @@ -685,12 +685,12 @@ circuit el2_ifu_compress_ctl : node _T_628 = and(_T_624, _T_625) @[el2_ifu_compress_ctl.scala 12:110] node _T_629 = and(_T_628, _T_626) @[el2_ifu_compress_ctl.scala 12:110] node _T_630 = and(_T_629, _T_627) @[el2_ifu_compress_ctl.scala 12:110] - node _T_631 = or(_T_622, _T_630) @[el2_ifu_compress_ctl.scala 63:22] + node _T_631 = or(_T_622, _T_630) @[el2_ifu_compress_ctl.scala 50:22] node _T_632 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_633 = eq(_T_632, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_634 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:71] node _T_635 = and(_T_633, _T_634) @[el2_ifu_compress_ctl.scala 12:110] - node _T_636 = or(_T_631, _T_635) @[el2_ifu_compress_ctl.scala 63:46] + node _T_636 = or(_T_631, _T_635) @[el2_ifu_compress_ctl.scala 50:46] node _T_637 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_638 = eq(_T_637, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_639 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] @@ -698,7 +698,7 @@ circuit el2_ifu_compress_ctl : node _T_641 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 12:71] node _T_642 = and(_T_638, _T_640) @[el2_ifu_compress_ctl.scala 12:110] node _T_643 = and(_T_642, _T_641) @[el2_ifu_compress_ctl.scala 12:110] - node rdrd = or(_T_636, _T_643) @[el2_ifu_compress_ctl.scala 63:65] + node rdrd = or(_T_636, _T_643) @[el2_ifu_compress_ctl.scala 50:65] node _T_644 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_645 = eq(_T_644, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_646 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:71] @@ -715,7 +715,7 @@ circuit el2_ifu_compress_ctl : node _T_657 = and(_T_653, _T_654) @[el2_ifu_compress_ctl.scala 12:110] node _T_658 = and(_T_657, _T_655) @[el2_ifu_compress_ctl.scala 12:110] node _T_659 = and(_T_658, _T_656) @[el2_ifu_compress_ctl.scala 12:110] - node _T_660 = or(_T_651, _T_659) @[el2_ifu_compress_ctl.scala 65:38] + node _T_660 = or(_T_651, _T_659) @[el2_ifu_compress_ctl.scala 52:38] node _T_661 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_662 = eq(_T_661, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_663 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:71] @@ -724,7 +724,7 @@ circuit el2_ifu_compress_ctl : node _T_666 = and(_T_662, _T_663) @[el2_ifu_compress_ctl.scala 12:110] node _T_667 = and(_T_666, _T_664) @[el2_ifu_compress_ctl.scala 12:110] node _T_668 = and(_T_667, _T_665) @[el2_ifu_compress_ctl.scala 12:110] - node _T_669 = or(_T_660, _T_668) @[el2_ifu_compress_ctl.scala 66:28] + node _T_669 = or(_T_660, _T_668) @[el2_ifu_compress_ctl.scala 52:63] node _T_670 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_671 = eq(_T_670, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_672 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:71] @@ -733,7 +733,7 @@ circuit el2_ifu_compress_ctl : node _T_675 = and(_T_671, _T_672) @[el2_ifu_compress_ctl.scala 12:110] node _T_676 = and(_T_675, _T_673) @[el2_ifu_compress_ctl.scala 12:110] node _T_677 = and(_T_676, _T_674) @[el2_ifu_compress_ctl.scala 12:110] - node _T_678 = or(_T_669, _T_677) @[el2_ifu_compress_ctl.scala 67:27] + node _T_678 = or(_T_669, _T_677) @[el2_ifu_compress_ctl.scala 52:87] node _T_679 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_680 = eq(_T_679, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_681 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:71] @@ -742,7 +742,7 @@ circuit el2_ifu_compress_ctl : node _T_684 = and(_T_680, _T_681) @[el2_ifu_compress_ctl.scala 12:110] node _T_685 = and(_T_684, _T_682) @[el2_ifu_compress_ctl.scala 12:110] node _T_686 = and(_T_685, _T_683) @[el2_ifu_compress_ctl.scala 12:110] - node _T_687 = or(_T_678, _T_686) @[el2_ifu_compress_ctl.scala 68:27] + node _T_687 = or(_T_678, _T_686) @[el2_ifu_compress_ctl.scala 53:27] node _T_688 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_689 = eq(_T_688, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_690 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:90] @@ -765,7 +765,7 @@ circuit el2_ifu_compress_ctl : node _T_707 = and(_T_706, _T_699) @[el2_ifu_compress_ctl.scala 12:110] node _T_708 = and(_T_707, _T_701) @[el2_ifu_compress_ctl.scala 12:110] node _T_709 = and(_T_708, _T_702) @[el2_ifu_compress_ctl.scala 12:110] - node _T_710 = or(_T_687, _T_709) @[el2_ifu_compress_ctl.scala 69:27] + node _T_710 = or(_T_687, _T_709) @[el2_ifu_compress_ctl.scala 53:51] node _T_711 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_712 = eq(_T_711, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_713 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:71] @@ -774,7 +774,7 @@ circuit el2_ifu_compress_ctl : node _T_716 = and(_T_712, _T_713) @[el2_ifu_compress_ctl.scala 12:110] node _T_717 = and(_T_716, _T_714) @[el2_ifu_compress_ctl.scala 12:110] node _T_718 = and(_T_717, _T_715) @[el2_ifu_compress_ctl.scala 12:110] - node _T_719 = or(_T_710, _T_718) @[el2_ifu_compress_ctl.scala 70:41] + node _T_719 = or(_T_710, _T_718) @[el2_ifu_compress_ctl.scala 53:89] node _T_720 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_721 = eq(_T_720, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_722 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:71] @@ -783,7 +783,7 @@ circuit el2_ifu_compress_ctl : node _T_725 = and(_T_721, _T_722) @[el2_ifu_compress_ctl.scala 12:110] node _T_726 = and(_T_725, _T_723) @[el2_ifu_compress_ctl.scala 12:110] node _T_727 = and(_T_726, _T_724) @[el2_ifu_compress_ctl.scala 12:110] - node _T_728 = or(_T_719, _T_727) @[el2_ifu_compress_ctl.scala 71:27] + node _T_728 = or(_T_719, _T_727) @[el2_ifu_compress_ctl.scala 54:27] node _T_729 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_730 = eq(_T_729, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_731 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:71] @@ -792,7 +792,7 @@ circuit el2_ifu_compress_ctl : node _T_734 = and(_T_730, _T_731) @[el2_ifu_compress_ctl.scala 12:110] node _T_735 = and(_T_734, _T_732) @[el2_ifu_compress_ctl.scala 12:110] node _T_736 = and(_T_735, _T_733) @[el2_ifu_compress_ctl.scala 12:110] - node _T_737 = or(_T_728, _T_736) @[el2_ifu_compress_ctl.scala 72:27] + node _T_737 = or(_T_728, _T_736) @[el2_ifu_compress_ctl.scala 54:51] node _T_738 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_739 = eq(_T_738, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_740 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:71] @@ -801,7 +801,7 @@ circuit el2_ifu_compress_ctl : node _T_743 = and(_T_739, _T_740) @[el2_ifu_compress_ctl.scala 12:110] node _T_744 = and(_T_743, _T_741) @[el2_ifu_compress_ctl.scala 12:110] node _T_745 = and(_T_744, _T_742) @[el2_ifu_compress_ctl.scala 12:110] - node _T_746 = or(_T_737, _T_745) @[el2_ifu_compress_ctl.scala 73:27] + node _T_746 = or(_T_737, _T_745) @[el2_ifu_compress_ctl.scala 54:75] node _T_747 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_748 = eq(_T_747, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_749 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:71] @@ -810,7 +810,7 @@ circuit el2_ifu_compress_ctl : node _T_752 = and(_T_748, _T_749) @[el2_ifu_compress_ctl.scala 12:110] node _T_753 = and(_T_752, _T_750) @[el2_ifu_compress_ctl.scala 12:110] node _T_754 = and(_T_753, _T_751) @[el2_ifu_compress_ctl.scala 12:110] - node _T_755 = or(_T_746, _T_754) @[el2_ifu_compress_ctl.scala 74:27] + node _T_755 = or(_T_746, _T_754) @[el2_ifu_compress_ctl.scala 54:99] node _T_756 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_757 = eq(_T_756, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_758 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] @@ -821,7 +821,7 @@ circuit el2_ifu_compress_ctl : node _T_763 = and(_T_757, _T_759) @[el2_ifu_compress_ctl.scala 12:110] node _T_764 = and(_T_763, _T_761) @[el2_ifu_compress_ctl.scala 12:110] node _T_765 = and(_T_764, _T_762) @[el2_ifu_compress_ctl.scala 12:110] - node _T_766 = or(_T_755, _T_765) @[el2_ifu_compress_ctl.scala 75:27] + node _T_766 = or(_T_755, _T_765) @[el2_ifu_compress_ctl.scala 55:27] node _T_767 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_768 = eq(_T_767, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_769 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] @@ -829,7 +829,7 @@ circuit el2_ifu_compress_ctl : node _T_771 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:71] node _T_772 = and(_T_768, _T_770) @[el2_ifu_compress_ctl.scala 12:110] node _T_773 = and(_T_772, _T_771) @[el2_ifu_compress_ctl.scala 12:110] - node rdrs1 = or(_T_766, _T_773) @[el2_ifu_compress_ctl.scala 76:30] + node rdrs1 = or(_T_766, _T_773) @[el2_ifu_compress_ctl.scala 55:54] node _T_774 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:71] node _T_775 = bits(io.din, 6, 6) @[el2_ifu_compress_ctl.scala 12:71] node _T_776 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:71] @@ -840,31 +840,31 @@ circuit el2_ifu_compress_ctl : node _T_781 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:71] node _T_782 = and(_T_779, _T_780) @[el2_ifu_compress_ctl.scala 12:110] node _T_783 = and(_T_782, _T_781) @[el2_ifu_compress_ctl.scala 12:110] - node _T_784 = or(_T_778, _T_783) @[el2_ifu_compress_ctl.scala 79:34] + node _T_784 = or(_T_778, _T_783) @[el2_ifu_compress_ctl.scala 57:34] node _T_785 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:71] node _T_786 = bits(io.din, 4, 4) @[el2_ifu_compress_ctl.scala 12:71] node _T_787 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:71] node _T_788 = and(_T_785, _T_786) @[el2_ifu_compress_ctl.scala 12:110] node _T_789 = and(_T_788, _T_787) @[el2_ifu_compress_ctl.scala 12:110] - node _T_790 = or(_T_784, _T_789) @[el2_ifu_compress_ctl.scala 79:54] + node _T_790 = or(_T_784, _T_789) @[el2_ifu_compress_ctl.scala 57:54] node _T_791 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:71] node _T_792 = bits(io.din, 3, 3) @[el2_ifu_compress_ctl.scala 12:71] node _T_793 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:71] node _T_794 = and(_T_791, _T_792) @[el2_ifu_compress_ctl.scala 12:110] node _T_795 = and(_T_794, _T_793) @[el2_ifu_compress_ctl.scala 12:110] - node _T_796 = or(_T_790, _T_795) @[el2_ifu_compress_ctl.scala 79:74] + node _T_796 = or(_T_790, _T_795) @[el2_ifu_compress_ctl.scala 57:74] node _T_797 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:71] node _T_798 = bits(io.din, 2, 2) @[el2_ifu_compress_ctl.scala 12:71] node _T_799 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:71] node _T_800 = and(_T_797, _T_798) @[el2_ifu_compress_ctl.scala 12:110] node _T_801 = and(_T_800, _T_799) @[el2_ifu_compress_ctl.scala 12:110] - node _T_802 = or(_T_796, _T_801) @[el2_ifu_compress_ctl.scala 79:94] + node _T_802 = or(_T_796, _T_801) @[el2_ifu_compress_ctl.scala 57:94] node _T_803 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:71] node _T_804 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:71] node _T_805 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:71] node _T_806 = and(_T_803, _T_804) @[el2_ifu_compress_ctl.scala 12:110] node _T_807 = and(_T_806, _T_805) @[el2_ifu_compress_ctl.scala 12:110] - node rs2rs2 = or(_T_802, _T_807) @[el2_ifu_compress_ctl.scala 79:114] + node rs2rs2 = or(_T_802, _T_807) @[el2_ifu_compress_ctl.scala 57:114] node _T_808 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:71] node _T_809 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_810 = eq(_T_809, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] @@ -885,15 +885,15 @@ circuit el2_ifu_compress_ctl : node _T_824 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 12:71] node _T_825 = and(_T_822, _T_823) @[el2_ifu_compress_ctl.scala 12:110] node _T_826 = and(_T_825, _T_824) @[el2_ifu_compress_ctl.scala 12:110] - node _T_827 = or(_T_821, _T_826) @[el2_ifu_compress_ctl.scala 83:36] + node _T_827 = or(_T_821, _T_826) @[el2_ifu_compress_ctl.scala 61:36] node _T_828 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:71] node _T_829 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:90] node _T_830 = eq(_T_829, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_831 = and(_T_828, _T_830) @[el2_ifu_compress_ctl.scala 12:110] - node _T_832 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 83:85] - node _T_833 = eq(_T_832, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 83:78] - node _T_834 = and(_T_831, _T_833) @[el2_ifu_compress_ctl.scala 83:76] - node rdprs1 = or(_T_827, _T_834) @[el2_ifu_compress_ctl.scala 83:57] + node _T_832 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 61:85] + node _T_833 = eq(_T_832, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 61:78] + node _T_834 = and(_T_831, _T_833) @[el2_ifu_compress_ctl.scala 61:76] + node rdprs1 = or(_T_827, _T_834) @[el2_ifu_compress_ctl.scala 61:57] node _T_835 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:71] node _T_836 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_837 = eq(_T_836, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] @@ -911,26 +911,26 @@ circuit el2_ifu_compress_ctl : node _T_849 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:90] node _T_850 = eq(_T_849, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_851 = and(_T_848, _T_850) @[el2_ifu_compress_ctl.scala 12:110] - node _T_852 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 85:75] - node _T_853 = eq(_T_852, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 85:68] - node _T_854 = and(_T_851, _T_853) @[el2_ifu_compress_ctl.scala 85:66] - node rs2prs2 = or(_T_847, _T_854) @[el2_ifu_compress_ctl.scala 85:47] + node _T_852 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 63:75] + node _T_853 = eq(_T_852, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 63:68] + node _T_854 = and(_T_851, _T_853) @[el2_ifu_compress_ctl.scala 63:66] + node rs2prs2 = or(_T_847, _T_854) @[el2_ifu_compress_ctl.scala 63:47] node _T_855 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_856 = eq(_T_855, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_857 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:90] node _T_858 = eq(_T_857, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_859 = and(_T_856, _T_858) @[el2_ifu_compress_ctl.scala 12:110] - node _T_860 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 86:42] - node _T_861 = eq(_T_860, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 86:35] - node rs2prd = and(_T_859, _T_861) @[el2_ifu_compress_ctl.scala 86:33] + node _T_860 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 64:42] + node _T_861 = eq(_T_860, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 64:35] + node rs2prd = and(_T_859, _T_861) @[el2_ifu_compress_ctl.scala 64:33] node _T_862 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_863 = eq(_T_862, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_864 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:90] node _T_865 = eq(_T_864, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_866 = and(_T_863, _T_865) @[el2_ifu_compress_ctl.scala 12:110] - node _T_867 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 87:43] - node _T_868 = eq(_T_867, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 87:36] - node uimm9_2 = and(_T_866, _T_868) @[el2_ifu_compress_ctl.scala 87:34] + node _T_867 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 65:43] + node _T_868 = eq(_T_867, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 65:36] + node uimm9_2 = and(_T_866, _T_868) @[el2_ifu_compress_ctl.scala 65:34] node _T_869 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_870 = eq(_T_869, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_871 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:71] @@ -938,9 +938,9 @@ circuit el2_ifu_compress_ctl : node _T_873 = eq(_T_872, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_874 = and(_T_870, _T_871) @[el2_ifu_compress_ctl.scala 12:110] node _T_875 = and(_T_874, _T_873) @[el2_ifu_compress_ctl.scala 12:110] - node _T_876 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 88:48] - node _T_877 = eq(_T_876, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 88:41] - node ulwimm6_2 = and(_T_875, _T_877) @[el2_ifu_compress_ctl.scala 88:39] + node _T_876 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 66:48] + node _T_877 = eq(_T_876, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 66:41] + node ulwimm6_2 = and(_T_875, _T_877) @[el2_ifu_compress_ctl.scala 66:39] node _T_878 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_879 = eq(_T_878, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_880 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:71] @@ -1013,7 +1013,7 @@ circuit el2_ifu_compress_ctl : node _T_945 = and(_T_944, _T_936) @[el2_ifu_compress_ctl.scala 12:110] node _T_946 = and(_T_945, _T_938) @[el2_ifu_compress_ctl.scala 12:110] node _T_947 = and(_T_946, _T_939) @[el2_ifu_compress_ctl.scala 12:110] - node _T_948 = or(_T_924, _T_947) @[el2_ifu_compress_ctl.scala 91:53] + node _T_948 = or(_T_924, _T_947) @[el2_ifu_compress_ctl.scala 69:53] node _T_949 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_950 = eq(_T_949, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_951 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:71] @@ -1037,7 +1037,7 @@ circuit el2_ifu_compress_ctl : node _T_969 = and(_T_968, _T_960) @[el2_ifu_compress_ctl.scala 12:110] node _T_970 = and(_T_969, _T_962) @[el2_ifu_compress_ctl.scala 12:110] node _T_971 = and(_T_970, _T_963) @[el2_ifu_compress_ctl.scala 12:110] - node _T_972 = or(_T_948, _T_971) @[el2_ifu_compress_ctl.scala 91:93] + node _T_972 = or(_T_948, _T_971) @[el2_ifu_compress_ctl.scala 69:93] node _T_973 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_974 = eq(_T_973, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_975 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:71] @@ -1061,7 +1061,7 @@ circuit el2_ifu_compress_ctl : node _T_993 = and(_T_992, _T_984) @[el2_ifu_compress_ctl.scala 12:110] node _T_994 = and(_T_993, _T_986) @[el2_ifu_compress_ctl.scala 12:110] node _T_995 = and(_T_994, _T_987) @[el2_ifu_compress_ctl.scala 12:110] - node _T_996 = or(_T_972, _T_995) @[el2_ifu_compress_ctl.scala 92:42] + node _T_996 = or(_T_972, _T_995) @[el2_ifu_compress_ctl.scala 70:42] node _T_997 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_998 = eq(_T_997, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_999 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:71] @@ -1085,7 +1085,7 @@ circuit el2_ifu_compress_ctl : node _T_1017 = and(_T_1016, _T_1008) @[el2_ifu_compress_ctl.scala 12:110] node _T_1018 = and(_T_1017, _T_1010) @[el2_ifu_compress_ctl.scala 12:110] node _T_1019 = and(_T_1018, _T_1011) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1020 = or(_T_996, _T_1019) @[el2_ifu_compress_ctl.scala 92:81] + node _T_1020 = or(_T_996, _T_1019) @[el2_ifu_compress_ctl.scala 70:81] node _T_1021 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_1022 = eq(_T_1021, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1023 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] @@ -1093,7 +1093,7 @@ circuit el2_ifu_compress_ctl : node _T_1025 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:71] node _T_1026 = and(_T_1022, _T_1024) @[el2_ifu_compress_ctl.scala 12:110] node _T_1027 = and(_T_1026, _T_1025) @[el2_ifu_compress_ctl.scala 12:110] - node rdeq1 = or(_T_1020, _T_1027) @[el2_ifu_compress_ctl.scala 93:42] + node rdeq1 = or(_T_1020, _T_1027) @[el2_ifu_compress_ctl.scala 71:42] node _T_1028 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_1029 = eq(_T_1028, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1030 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:71] @@ -1117,16 +1117,16 @@ circuit el2_ifu_compress_ctl : node _T_1048 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:71] node _T_1049 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:71] node _T_1050 = and(_T_1048, _T_1049) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1051 = or(_T_1047, _T_1050) @[el2_ifu_compress_ctl.scala 94:53] + node _T_1051 = or(_T_1047, _T_1050) @[el2_ifu_compress_ctl.scala 72:53] node _T_1052 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_1053 = eq(_T_1052, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1054 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:90] node _T_1055 = eq(_T_1054, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1056 = and(_T_1053, _T_1055) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1057 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 94:100] - node _T_1058 = eq(_T_1057, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 94:93] - node _T_1059 = and(_T_1056, _T_1058) @[el2_ifu_compress_ctl.scala 94:91] - node rs1eq2 = or(_T_1051, _T_1059) @[el2_ifu_compress_ctl.scala 94:71] + node _T_1057 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 72:100] + node _T_1058 = eq(_T_1057, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 72:93] + node _T_1059 = and(_T_1056, _T_1058) @[el2_ifu_compress_ctl.scala 72:91] + node rs1eq2 = or(_T_1051, _T_1059) @[el2_ifu_compress_ctl.scala 72:71] node _T_1060 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:71] node _T_1061 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:71] node _T_1062 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 12:71] @@ -1171,7 +1171,7 @@ circuit el2_ifu_compress_ctl : node _T_1099 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 12:71] node _T_1100 = and(_T_1096, _T_1098) @[el2_ifu_compress_ctl.scala 12:110] node _T_1101 = and(_T_1100, _T_1099) @[el2_ifu_compress_ctl.scala 12:110] - node simm5_0 = or(_T_1094, _T_1101) @[el2_ifu_compress_ctl.scala 97:45] + node simm5_0 = or(_T_1094, _T_1101) @[el2_ifu_compress_ctl.scala 75:45] node _T_1102 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_1103 = eq(_T_1102, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1104 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:71] @@ -1193,7 +1193,7 @@ circuit el2_ifu_compress_ctl : node _T_1119 = and(_T_1114, _T_1115) @[el2_ifu_compress_ctl.scala 12:110] node _T_1120 = and(_T_1119, _T_1116) @[el2_ifu_compress_ctl.scala 12:110] node _T_1121 = and(_T_1120, _T_1118) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1122 = or(_T_1112, _T_1121) @[el2_ifu_compress_ctl.scala 99:44] + node _T_1122 = or(_T_1112, _T_1121) @[el2_ifu_compress_ctl.scala 77:44] node _T_1123 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_1124 = eq(_T_1123, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1125 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:71] @@ -1202,7 +1202,7 @@ circuit el2_ifu_compress_ctl : node _T_1128 = and(_T_1124, _T_1125) @[el2_ifu_compress_ctl.scala 12:110] node _T_1129 = and(_T_1128, _T_1126) @[el2_ifu_compress_ctl.scala 12:110] node _T_1130 = and(_T_1129, _T_1127) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1131 = or(_T_1122, _T_1130) @[el2_ifu_compress_ctl.scala 100:29] + node _T_1131 = or(_T_1122, _T_1130) @[el2_ifu_compress_ctl.scala 78:29] node _T_1132 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_1133 = eq(_T_1132, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1134 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:71] @@ -1211,7 +1211,7 @@ circuit el2_ifu_compress_ctl : node _T_1137 = and(_T_1133, _T_1134) @[el2_ifu_compress_ctl.scala 12:110] node _T_1138 = and(_T_1137, _T_1135) @[el2_ifu_compress_ctl.scala 12:110] node _T_1139 = and(_T_1138, _T_1136) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1140 = or(_T_1131, _T_1139) @[el2_ifu_compress_ctl.scala 101:28] + node _T_1140 = or(_T_1131, _T_1139) @[el2_ifu_compress_ctl.scala 79:28] node _T_1141 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_1142 = eq(_T_1141, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1143 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:71] @@ -1220,7 +1220,7 @@ circuit el2_ifu_compress_ctl : node _T_1146 = and(_T_1142, _T_1143) @[el2_ifu_compress_ctl.scala 12:110] node _T_1147 = and(_T_1146, _T_1144) @[el2_ifu_compress_ctl.scala 12:110] node _T_1148 = and(_T_1147, _T_1145) @[el2_ifu_compress_ctl.scala 12:110] - node sluimm17_12 = or(_T_1140, _T_1148) @[el2_ifu_compress_ctl.scala 102:29] + node sluimm17_12 = or(_T_1140, _T_1148) @[el2_ifu_compress_ctl.scala 80:29] node _T_1149 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:71] node _T_1150 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_1151 = eq(_T_1150, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] @@ -1240,14 +1240,14 @@ circuit el2_ifu_compress_ctl : node _T_1165 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:71] node _T_1166 = and(_T_1162, _T_1164) @[el2_ifu_compress_ctl.scala 12:110] node _T_1167 = and(_T_1166, _T_1165) @[el2_ifu_compress_ctl.scala 12:110] - node uimm5_0 = or(_T_1160, _T_1167) @[el2_ifu_compress_ctl.scala 104:45] + node uimm5_0 = or(_T_1160, _T_1167) @[el2_ifu_compress_ctl.scala 82:45] node _T_1168 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:71] node _T_1169 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:90] node _T_1170 = eq(_T_1169, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1171 = and(_T_1168, _T_1170) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1172 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 105:44] - node _T_1173 = eq(_T_1172, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 105:37] - node uswimm6_2 = and(_T_1171, _T_1173) @[el2_ifu_compress_ctl.scala 105:35] + node _T_1172 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 83:44] + node _T_1173 = eq(_T_1172, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 83:37] + node uswimm6_2 = and(_T_1171, _T_1173) @[el2_ifu_compress_ctl.scala 83:35] node _T_1174 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:71] node _T_1175 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:71] node _T_1176 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:71] @@ -1263,11 +1263,11 @@ circuit el2_ifu_compress_ctl : node _T_1184 = cat(out[11], out[10]) @[Cat.scala 29:58] node _T_1185 = cat(_T_1184, out[9]) @[Cat.scala 29:58] node _T_1186 = cat(_T_1185, _T_1183) @[Cat.scala 29:58] - node _T_1187 = bits(rdrd, 0, 0) @[el2_ifu_compress_ctl.scala 109:81] - node _T_1188 = bits(rdprd, 0, 0) @[el2_ifu_compress_ctl.scala 110:9] - node _T_1189 = bits(rs2prd, 0, 0) @[el2_ifu_compress_ctl.scala 110:30] - node _T_1190 = bits(rdeq1, 0, 0) @[el2_ifu_compress_ctl.scala 110:51] - node _T_1191 = bits(rdeq2, 0, 0) @[el2_ifu_compress_ctl.scala 110:75] + node _T_1187 = bits(rdrd, 0, 0) @[el2_ifu_compress_ctl.scala 87:81] + node _T_1188 = bits(rdprd, 0, 0) @[el2_ifu_compress_ctl.scala 88:9] + node _T_1189 = bits(rs2prd, 0, 0) @[el2_ifu_compress_ctl.scala 88:30] + node _T_1190 = bits(rdeq1, 0, 0) @[el2_ifu_compress_ctl.scala 88:51] + node _T_1191 = bits(rdeq2, 0, 0) @[el2_ifu_compress_ctl.scala 88:75] node _T_1192 = mux(_T_1187, rdd, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1193 = mux(_T_1188, rdpd, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1194 = mux(_T_1189, rs2pd, UInt<1>("h00")) @[Mux.scala 27:72] @@ -1279,16 +1279,16 @@ circuit el2_ifu_compress_ctl : node _T_1200 = or(_T_1199, _T_1196) @[Mux.scala 27:72] wire _T_1201 : UInt<5> @[Mux.scala 27:72] _T_1201 <= _T_1200 @[Mux.scala 27:72] - node l1_11 = or(_T_1186, _T_1201) @[el2_ifu_compress_ctl.scala 109:64] + node l1_11 = or(_T_1186, _T_1201) @[el2_ifu_compress_ctl.scala 87:64] node _T_1202 = cat(out[14], out[13]) @[Cat.scala 29:58] node l1_14 = cat(_T_1202, out[12]) @[Cat.scala 29:58] node _T_1203 = cat(out[16], out[15]) @[Cat.scala 29:58] node _T_1204 = cat(out[19], out[18]) @[Cat.scala 29:58] node _T_1205 = cat(_T_1204, out[17]) @[Cat.scala 29:58] node _T_1206 = cat(_T_1205, _T_1203) @[Cat.scala 29:58] - node _T_1207 = bits(rdrs1, 0, 0) @[el2_ifu_compress_ctl.scala 114:85] - node _T_1208 = bits(rdprs1, 0, 0) @[el2_ifu_compress_ctl.scala 115:12] - node _T_1209 = bits(rs1eq2, 0, 0) @[el2_ifu_compress_ctl.scala 115:33] + node _T_1207 = bits(rdrs1, 0, 0) @[el2_ifu_compress_ctl.scala 92:85] + node _T_1208 = bits(rdprs1, 0, 0) @[el2_ifu_compress_ctl.scala 93:12] + node _T_1209 = bits(rs1eq2, 0, 0) @[el2_ifu_compress_ctl.scala 93:33] node _T_1210 = mux(_T_1207, rdd, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1211 = mux(_T_1208, rdpd, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1212 = mux(_T_1209, UInt<5>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] @@ -1296,19 +1296,19 @@ circuit el2_ifu_compress_ctl : node _T_1214 = or(_T_1213, _T_1212) @[Mux.scala 27:72] wire _T_1215 : UInt<5> @[Mux.scala 27:72] _T_1215 <= _T_1214 @[Mux.scala 27:72] - node l1_19 = or(_T_1206, _T_1215) @[el2_ifu_compress_ctl.scala 114:67] + node l1_19 = or(_T_1206, _T_1215) @[el2_ifu_compress_ctl.scala 92:67] node _T_1216 = cat(out[21], out[20]) @[Cat.scala 29:58] node _T_1217 = cat(out[24], out[23]) @[Cat.scala 29:58] node _T_1218 = cat(_T_1217, out[22]) @[Cat.scala 29:58] node _T_1219 = cat(_T_1218, _T_1216) @[Cat.scala 29:58] - node _T_1220 = bits(rs2rs2, 0, 0) @[el2_ifu_compress_ctl.scala 117:86] - node _T_1221 = bits(rs2prs2, 0, 0) @[el2_ifu_compress_ctl.scala 118:13] + node _T_1220 = bits(rs2rs2, 0, 0) @[el2_ifu_compress_ctl.scala 95:86] + node _T_1221 = bits(rs2prs2, 0, 0) @[el2_ifu_compress_ctl.scala 96:13] node _T_1222 = mux(_T_1220, rs2d, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1223 = mux(_T_1221, rs2pd, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1224 = or(_T_1222, _T_1223) @[Mux.scala 27:72] wire _T_1225 : UInt<5> @[Mux.scala 27:72] _T_1225 <= _T_1224 @[Mux.scala 27:72] - node l1_24 = or(_T_1219, _T_1225) @[el2_ifu_compress_ctl.scala 117:67] + node l1_24 = or(_T_1219, _T_1225) @[el2_ifu_compress_ctl.scala 95:67] node _T_1226 = cat(out[27], out[26]) @[Cat.scala 29:58] node _T_1227 = cat(_T_1226, out[25]) @[Cat.scala 29:58] node _T_1228 = cat(out[29], out[28]) @[Cat.scala 29:58] @@ -1320,47 +1320,47 @@ circuit el2_ifu_compress_ctl : node _T_1233 = cat(l1_31, l1_24) @[Cat.scala 29:58] node _T_1234 = cat(_T_1233, l1_19) @[Cat.scala 29:58] node l1 = cat(_T_1234, _T_1232) @[Cat.scala 29:58] - node _T_1235 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 122:26] - node _T_1236 = bits(io.din, 6, 2) @[el2_ifu_compress_ctl.scala 122:38] + node _T_1235 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 100:26] + node _T_1236 = bits(io.din, 6, 2) @[el2_ifu_compress_ctl.scala 100:38] node simm5d = cat(_T_1235, _T_1236) @[Cat.scala 29:58] - node _T_1237 = bits(io.din, 10, 7) @[el2_ifu_compress_ctl.scala 123:26] - node _T_1238 = bits(io.din, 12, 11) @[el2_ifu_compress_ctl.scala 123:40] - node _T_1239 = bits(io.din, 5, 5) @[el2_ifu_compress_ctl.scala 123:55] - node _T_1240 = bits(io.din, 6, 6) @[el2_ifu_compress_ctl.scala 123:66] + node _T_1237 = bits(io.din, 10, 7) @[el2_ifu_compress_ctl.scala 101:26] + node _T_1238 = bits(io.din, 12, 11) @[el2_ifu_compress_ctl.scala 101:40] + node _T_1239 = bits(io.din, 5, 5) @[el2_ifu_compress_ctl.scala 101:55] + node _T_1240 = bits(io.din, 6, 6) @[el2_ifu_compress_ctl.scala 101:66] node _T_1241 = cat(_T_1239, _T_1240) @[Cat.scala 29:58] node _T_1242 = cat(_T_1237, _T_1238) @[Cat.scala 29:58] node uimm9d = cat(_T_1242, _T_1241) @[Cat.scala 29:58] - node _T_1243 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 124:26] - node _T_1244 = bits(io.din, 4, 3) @[el2_ifu_compress_ctl.scala 124:38] - node _T_1245 = bits(io.din, 5, 5) @[el2_ifu_compress_ctl.scala 124:51] - node _T_1246 = bits(io.din, 2, 2) @[el2_ifu_compress_ctl.scala 124:62] - node _T_1247 = bits(io.din, 6, 6) @[el2_ifu_compress_ctl.scala 124:73] + node _T_1243 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 102:26] + node _T_1244 = bits(io.din, 4, 3) @[el2_ifu_compress_ctl.scala 102:38] + node _T_1245 = bits(io.din, 5, 5) @[el2_ifu_compress_ctl.scala 102:51] + node _T_1246 = bits(io.din, 2, 2) @[el2_ifu_compress_ctl.scala 102:62] + node _T_1247 = bits(io.din, 6, 6) @[el2_ifu_compress_ctl.scala 102:73] node _T_1248 = cat(_T_1246, _T_1247) @[Cat.scala 29:58] node _T_1249 = cat(_T_1243, _T_1244) @[Cat.scala 29:58] node _T_1250 = cat(_T_1249, _T_1245) @[Cat.scala 29:58] node simm9d = cat(_T_1250, _T_1248) @[Cat.scala 29:58] - node _T_1251 = bits(io.din, 5, 5) @[el2_ifu_compress_ctl.scala 125:28] - node _T_1252 = bits(io.din, 12, 10) @[el2_ifu_compress_ctl.scala 125:39] - node _T_1253 = bits(io.din, 6, 6) @[el2_ifu_compress_ctl.scala 125:54] + node _T_1251 = bits(io.din, 5, 5) @[el2_ifu_compress_ctl.scala 103:28] + node _T_1252 = bits(io.din, 12, 10) @[el2_ifu_compress_ctl.scala 103:39] + node _T_1253 = bits(io.din, 6, 6) @[el2_ifu_compress_ctl.scala 103:54] node _T_1254 = cat(_T_1251, _T_1252) @[Cat.scala 29:58] node ulwimm6d = cat(_T_1254, _T_1253) @[Cat.scala 29:58] - node _T_1255 = bits(io.din, 3, 2) @[el2_ifu_compress_ctl.scala 126:30] - node _T_1256 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 126:43] - node _T_1257 = bits(io.din, 6, 4) @[el2_ifu_compress_ctl.scala 126:55] + node _T_1255 = bits(io.din, 3, 2) @[el2_ifu_compress_ctl.scala 104:30] + node _T_1256 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 104:43] + node _T_1257 = bits(io.din, 6, 4) @[el2_ifu_compress_ctl.scala 104:55] node _T_1258 = cat(_T_1255, _T_1256) @[Cat.scala 29:58] node ulwspimm7d = cat(_T_1258, _T_1257) @[Cat.scala 29:58] - node _T_1259 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 127:26] - node _T_1260 = bits(io.din, 6, 2) @[el2_ifu_compress_ctl.scala 127:38] + node _T_1259 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 105:26] + node _T_1260 = bits(io.din, 6, 2) @[el2_ifu_compress_ctl.scala 105:38] node uimm5d = cat(_T_1259, _T_1260) @[Cat.scala 29:58] - node _T_1261 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 128:27] - node _T_1262 = bits(io.din, 8, 8) @[el2_ifu_compress_ctl.scala 128:39] - node _T_1263 = bits(io.din, 10, 9) @[el2_ifu_compress_ctl.scala 128:50] - node _T_1264 = bits(io.din, 6, 6) @[el2_ifu_compress_ctl.scala 128:64] - node _T_1265 = bits(io.din, 7, 7) @[el2_ifu_compress_ctl.scala 128:75] - node _T_1266 = bits(io.din, 2, 2) @[el2_ifu_compress_ctl.scala 128:86] - node _T_1267 = bits(io.din, 11, 11) @[el2_ifu_compress_ctl.scala 128:97] - node _T_1268 = bits(io.din, 5, 4) @[el2_ifu_compress_ctl.scala 129:11] - node _T_1269 = bits(io.din, 3, 3) @[el2_ifu_compress_ctl.scala 129:24] + node _T_1261 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 106:27] + node _T_1262 = bits(io.din, 8, 8) @[el2_ifu_compress_ctl.scala 106:39] + node _T_1263 = bits(io.din, 10, 9) @[el2_ifu_compress_ctl.scala 106:50] + node _T_1264 = bits(io.din, 6, 6) @[el2_ifu_compress_ctl.scala 106:64] + node _T_1265 = bits(io.din, 7, 7) @[el2_ifu_compress_ctl.scala 106:75] + node _T_1266 = bits(io.din, 2, 2) @[el2_ifu_compress_ctl.scala 106:86] + node _T_1267 = bits(io.din, 11, 11) @[el2_ifu_compress_ctl.scala 106:97] + node _T_1268 = bits(io.din, 5, 4) @[el2_ifu_compress_ctl.scala 107:11] + node _T_1269 = bits(io.din, 3, 3) @[el2_ifu_compress_ctl.scala 107:24] node _T_1270 = cat(_T_1268, _T_1269) @[Cat.scala 29:58] node _T_1271 = cat(_T_1266, _T_1267) @[Cat.scala 29:58] node _T_1272 = cat(_T_1271, _T_1270) @[Cat.scala 29:58] @@ -1369,48 +1369,48 @@ circuit el2_ifu_compress_ctl : node _T_1275 = cat(_T_1274, _T_1263) @[Cat.scala 29:58] node _T_1276 = cat(_T_1275, _T_1273) @[Cat.scala 29:58] node sjald_1 = cat(_T_1276, _T_1272) @[Cat.scala 29:58] - node _T_1277 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 130:32] + node _T_1277 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 108:32] node _T_1278 = bits(_T_1277, 0, 0) @[Bitwise.scala 72:15] node sjald_12 = mux(_T_1278, UInt<9>("h01ff"), UInt<9>("h00")) @[Bitwise.scala 72:12] node sjald = cat(sjald_12, sjald_1) @[Cat.scala 29:58] - node _T_1279 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 132:36] + node _T_1279 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 110:36] node _T_1280 = bits(_T_1279, 0, 0) @[Bitwise.scala 72:15] node _T_1281 = mux(_T_1280, UInt<15>("h07fff"), UInt<15>("h00")) @[Bitwise.scala 72:12] - node _T_1282 = bits(io.din, 6, 2) @[el2_ifu_compress_ctl.scala 132:49] + node _T_1282 = bits(io.din, 6, 2) @[el2_ifu_compress_ctl.scala 110:49] node sluimmd = cat(_T_1281, _T_1282) @[Cat.scala 29:58] - node _T_1283 = bits(l1, 31, 20) @[el2_ifu_compress_ctl.scala 135:17] - node _T_1284 = bits(simm5_0, 0, 0) @[el2_ifu_compress_ctl.scala 136:23] - node _T_1285 = bits(simm5d, 5, 5) @[el2_ifu_compress_ctl.scala 136:49] + node _T_1283 = bits(l1, 31, 20) @[el2_ifu_compress_ctl.scala 112:17] + node _T_1284 = bits(simm5_0, 0, 0) @[el2_ifu_compress_ctl.scala 113:23] + node _T_1285 = bits(simm5d, 5, 5) @[el2_ifu_compress_ctl.scala 113:49] node _T_1286 = bits(_T_1285, 0, 0) @[Bitwise.scala 72:15] node _T_1287 = mux(_T_1286, UInt<7>("h07f"), UInt<7>("h00")) @[Bitwise.scala 72:12] - node _T_1288 = bits(simm5d, 4, 0) @[el2_ifu_compress_ctl.scala 136:61] + node _T_1288 = bits(simm5d, 4, 0) @[el2_ifu_compress_ctl.scala 113:61] node _T_1289 = cat(_T_1287, _T_1288) @[Cat.scala 29:58] - node _T_1290 = bits(uimm9_2, 0, 0) @[el2_ifu_compress_ctl.scala 137:23] + node _T_1290 = bits(uimm9_2, 0, 0) @[el2_ifu_compress_ctl.scala 114:23] node _T_1291 = cat(UInt<2>("h00"), uimm9d) @[Cat.scala 29:58] node _T_1292 = cat(_T_1291, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_1293 = bits(simm9_4, 0, 0) @[el2_ifu_compress_ctl.scala 138:23] - node _T_1294 = bits(simm9d, 5, 5) @[el2_ifu_compress_ctl.scala 138:49] + node _T_1293 = bits(simm9_4, 0, 0) @[el2_ifu_compress_ctl.scala 115:23] + node _T_1294 = bits(simm9d, 5, 5) @[el2_ifu_compress_ctl.scala 115:49] node _T_1295 = bits(_T_1294, 0, 0) @[Bitwise.scala 72:15] node _T_1296 = mux(_T_1295, UInt<3>("h07"), UInt<3>("h00")) @[Bitwise.scala 72:12] - node _T_1297 = bits(simm9d, 4, 0) @[el2_ifu_compress_ctl.scala 138:61] + node _T_1297 = bits(simm9d, 4, 0) @[el2_ifu_compress_ctl.scala 115:61] node _T_1298 = cat(_T_1296, _T_1297) @[Cat.scala 29:58] node _T_1299 = cat(_T_1298, UInt<4>("h00")) @[Cat.scala 29:58] - node _T_1300 = bits(ulwimm6_2, 0, 0) @[el2_ifu_compress_ctl.scala 139:25] + node _T_1300 = bits(ulwimm6_2, 0, 0) @[el2_ifu_compress_ctl.scala 116:25] node _T_1301 = cat(UInt<5>("h00"), ulwimm6d) @[Cat.scala 29:58] node _T_1302 = cat(_T_1301, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_1303 = bits(ulwspimm7_2, 0, 0) @[el2_ifu_compress_ctl.scala 140:27] + node _T_1303 = bits(ulwspimm7_2, 0, 0) @[el2_ifu_compress_ctl.scala 117:27] node _T_1304 = cat(UInt<4>("h00"), ulwspimm7d) @[Cat.scala 29:58] node _T_1305 = cat(_T_1304, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_1306 = bits(uimm5_0, 0, 0) @[el2_ifu_compress_ctl.scala 141:23] + node _T_1306 = bits(uimm5_0, 0, 0) @[el2_ifu_compress_ctl.scala 118:23] node _T_1307 = cat(UInt<6>("h00"), uimm5d) @[Cat.scala 29:58] - node _T_1308 = bits(sjaloffset11_1, 0, 0) @[el2_ifu_compress_ctl.scala 142:30] - node _T_1309 = bits(sjald, 19, 19) @[el2_ifu_compress_ctl.scala 142:47] - node _T_1310 = bits(sjald, 9, 0) @[el2_ifu_compress_ctl.scala 142:58] - node _T_1311 = bits(sjald, 10, 10) @[el2_ifu_compress_ctl.scala 142:70] + node _T_1308 = bits(sjaloffset11_1, 0, 0) @[el2_ifu_compress_ctl.scala 119:30] + node _T_1309 = bits(sjald, 19, 19) @[el2_ifu_compress_ctl.scala 119:47] + node _T_1310 = bits(sjald, 9, 0) @[el2_ifu_compress_ctl.scala 119:58] + node _T_1311 = bits(sjald, 10, 10) @[el2_ifu_compress_ctl.scala 119:70] node _T_1312 = cat(_T_1309, _T_1310) @[Cat.scala 29:58] node _T_1313 = cat(_T_1312, _T_1311) @[Cat.scala 29:58] - node _T_1314 = bits(sluimm17_12, 0, 0) @[el2_ifu_compress_ctl.scala 143:27] - node _T_1315 = bits(sluimmd, 19, 8) @[el2_ifu_compress_ctl.scala 143:42] + node _T_1314 = bits(sluimm17_12, 0, 0) @[el2_ifu_compress_ctl.scala 120:27] + node _T_1315 = bits(sluimmd, 19, 8) @[el2_ifu_compress_ctl.scala 120:42] node _T_1316 = mux(_T_1284, _T_1289, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1317 = mux(_T_1290, _T_1292, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1318 = mux(_T_1293, _T_1299, UInt<1>("h00")) @[Mux.scala 27:72] @@ -1428,29 +1428,29 @@ circuit el2_ifu_compress_ctl : node _T_1330 = or(_T_1329, _T_1323) @[Mux.scala 27:72] wire _T_1331 : UInt<12> @[Mux.scala 27:72] _T_1331 <= _T_1330 @[Mux.scala 27:72] - node l2_31 = or(_T_1283, _T_1331) @[el2_ifu_compress_ctl.scala 135:25] - node _T_1332 = bits(l1, 19, 12) @[el2_ifu_compress_ctl.scala 145:17] - node _T_1333 = bits(sjaloffset11_1, 0, 0) @[el2_ifu_compress_ctl.scala 145:52] - node _T_1334 = bits(sjald, 19, 12) @[el2_ifu_compress_ctl.scala 145:65] - node _T_1335 = bits(sluimm17_12, 0, 0) @[el2_ifu_compress_ctl.scala 146:49] - node _T_1336 = bits(sluimmd, 7, 0) @[el2_ifu_compress_ctl.scala 146:64] + node l2_31 = or(_T_1283, _T_1331) @[el2_ifu_compress_ctl.scala 112:25] + node _T_1332 = bits(l1, 19, 12) @[el2_ifu_compress_ctl.scala 122:17] + node _T_1333 = bits(sjaloffset11_1, 0, 0) @[el2_ifu_compress_ctl.scala 122:52] + node _T_1334 = bits(sjald, 19, 12) @[el2_ifu_compress_ctl.scala 122:65] + node _T_1335 = bits(sluimm17_12, 0, 0) @[el2_ifu_compress_ctl.scala 123:49] + node _T_1336 = bits(sluimmd, 7, 0) @[el2_ifu_compress_ctl.scala 123:64] node _T_1337 = mux(_T_1333, _T_1334, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1338 = mux(_T_1335, _T_1336, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1339 = or(_T_1337, _T_1338) @[Mux.scala 27:72] wire _T_1340 : UInt<8> @[Mux.scala 27:72] _T_1340 <= _T_1339 @[Mux.scala 27:72] - node l2_19 = or(_T_1332, _T_1340) @[el2_ifu_compress_ctl.scala 145:25] - node _T_1341 = bits(l1, 11, 0) @[el2_ifu_compress_ctl.scala 147:32] + node l2_19 = or(_T_1332, _T_1340) @[el2_ifu_compress_ctl.scala 122:25] + node _T_1341 = bits(l1, 11, 0) @[el2_ifu_compress_ctl.scala 124:32] node _T_1342 = cat(l2_31, l2_19) @[Cat.scala 29:58] node l2 = cat(_T_1342, _T_1341) @[Cat.scala 29:58] - node _T_1343 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 150:25] - node _T_1344 = bits(io.din, 6, 6) @[el2_ifu_compress_ctl.scala 150:36] - node _T_1345 = bits(io.din, 5, 5) @[el2_ifu_compress_ctl.scala 150:46] - node _T_1346 = bits(io.din, 2, 2) @[el2_ifu_compress_ctl.scala 150:56] - node _T_1347 = bits(io.din, 11, 11) @[el2_ifu_compress_ctl.scala 150:66] - node _T_1348 = bits(io.din, 10, 10) @[el2_ifu_compress_ctl.scala 150:77] - node _T_1349 = bits(io.din, 4, 4) @[el2_ifu_compress_ctl.scala 150:88] - node _T_1350 = bits(io.din, 3, 3) @[el2_ifu_compress_ctl.scala 150:98] + node _T_1343 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 126:25] + node _T_1344 = bits(io.din, 6, 6) @[el2_ifu_compress_ctl.scala 126:36] + node _T_1345 = bits(io.din, 5, 5) @[el2_ifu_compress_ctl.scala 126:46] + node _T_1346 = bits(io.din, 2, 2) @[el2_ifu_compress_ctl.scala 126:56] + node _T_1347 = bits(io.din, 11, 11) @[el2_ifu_compress_ctl.scala 126:66] + node _T_1348 = bits(io.din, 10, 10) @[el2_ifu_compress_ctl.scala 126:77] + node _T_1349 = bits(io.din, 4, 4) @[el2_ifu_compress_ctl.scala 126:88] + node _T_1350 = bits(io.din, 3, 3) @[el2_ifu_compress_ctl.scala 126:98] node _T_1351 = cat(_T_1350, UInt<1>("h00")) @[Cat.scala 29:58] node _T_1352 = cat(_T_1348, _T_1349) @[Cat.scala 29:58] node _T_1353 = cat(_T_1352, _T_1351) @[Cat.scala 29:58] @@ -1459,28 +1459,28 @@ circuit el2_ifu_compress_ctl : node _T_1356 = cat(_T_1355, _T_1345) @[Cat.scala 29:58] node _T_1357 = cat(_T_1356, _T_1354) @[Cat.scala 29:58] node sbr8d = cat(_T_1357, _T_1353) @[Cat.scala 29:58] - node _T_1358 = bits(io.din, 5, 5) @[el2_ifu_compress_ctl.scala 151:28] - node _T_1359 = bits(io.din, 12, 10) @[el2_ifu_compress_ctl.scala 151:39] - node _T_1360 = bits(io.din, 6, 6) @[el2_ifu_compress_ctl.scala 151:54] + node _T_1358 = bits(io.din, 5, 5) @[el2_ifu_compress_ctl.scala 127:28] + node _T_1359 = bits(io.din, 12, 10) @[el2_ifu_compress_ctl.scala 127:39] + node _T_1360 = bits(io.din, 6, 6) @[el2_ifu_compress_ctl.scala 127:54] node _T_1361 = cat(_T_1360, UInt<2>("h00")) @[Cat.scala 29:58] node _T_1362 = cat(_T_1358, _T_1359) @[Cat.scala 29:58] node uswimm6d = cat(_T_1362, _T_1361) @[Cat.scala 29:58] - node _T_1363 = bits(io.din, 8, 7) @[el2_ifu_compress_ctl.scala 152:30] - node _T_1364 = bits(io.din, 12, 9) @[el2_ifu_compress_ctl.scala 152:42] + node _T_1363 = bits(io.din, 8, 7) @[el2_ifu_compress_ctl.scala 128:30] + node _T_1364 = bits(io.din, 12, 9) @[el2_ifu_compress_ctl.scala 128:42] node _T_1365 = cat(_T_1363, _T_1364) @[Cat.scala 29:58] node uswspimm7d = cat(_T_1365, UInt<2>("h00")) @[Cat.scala 29:58] - node _T_1366 = bits(l2, 31, 25) @[el2_ifu_compress_ctl.scala 153:17] - node _T_1367 = bits(sbroffset8_1, 0, 0) @[el2_ifu_compress_ctl.scala 153:50] - node _T_1368 = bits(sbr8d, 8, 8) @[el2_ifu_compress_ctl.scala 153:74] + node _T_1366 = bits(l2, 31, 25) @[el2_ifu_compress_ctl.scala 129:17] + node _T_1367 = bits(sbroffset8_1, 0, 0) @[el2_ifu_compress_ctl.scala 129:50] + node _T_1368 = bits(sbr8d, 8, 8) @[el2_ifu_compress_ctl.scala 129:74] node _T_1369 = bits(_T_1368, 0, 0) @[Bitwise.scala 72:15] node _T_1370 = mux(_T_1369, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] - node _T_1371 = bits(sbr8d, 7, 5) @[el2_ifu_compress_ctl.scala 153:84] + node _T_1371 = bits(sbr8d, 7, 5) @[el2_ifu_compress_ctl.scala 129:84] node _T_1372 = cat(_T_1370, _T_1371) @[Cat.scala 29:58] - node _T_1373 = bits(uswimm6_2, 0, 0) @[el2_ifu_compress_ctl.scala 154:15] - node _T_1374 = bits(uswimm6d, 6, 5) @[el2_ifu_compress_ctl.scala 154:44] + node _T_1373 = bits(uswimm6_2, 0, 0) @[el2_ifu_compress_ctl.scala 130:15] + node _T_1374 = bits(uswimm6d, 6, 5) @[el2_ifu_compress_ctl.scala 130:44] node _T_1375 = cat(UInt<5>("h00"), _T_1374) @[Cat.scala 29:58] - node _T_1376 = bits(uswspimm7_2, 0, 0) @[el2_ifu_compress_ctl.scala 155:17] - node _T_1377 = bits(uswspimm7d, 7, 5) @[el2_ifu_compress_ctl.scala 155:48] + node _T_1376 = bits(uswspimm7_2, 0, 0) @[el2_ifu_compress_ctl.scala 131:17] + node _T_1377 = bits(uswspimm7d, 7, 5) @[el2_ifu_compress_ctl.scala 131:48] node _T_1378 = cat(UInt<4>("h00"), _T_1377) @[Cat.scala 29:58] node _T_1379 = mux(_T_1367, _T_1372, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1380 = mux(_T_1373, _T_1375, UInt<1>("h00")) @[Mux.scala 27:72] @@ -1489,17 +1489,17 @@ circuit el2_ifu_compress_ctl : node _T_1383 = or(_T_1382, _T_1381) @[Mux.scala 27:72] wire _T_1384 : UInt<7> @[Mux.scala 27:72] _T_1384 <= _T_1383 @[Mux.scala 27:72] - node l3_31 = or(_T_1366, _T_1384) @[el2_ifu_compress_ctl.scala 153:25] - node l3_24 = bits(l2, 24, 12) @[el2_ifu_compress_ctl.scala 156:17] - node _T_1385 = bits(l2, 11, 7) @[el2_ifu_compress_ctl.scala 157:17] - node _T_1386 = bits(sbroffset8_1, 0, 0) @[el2_ifu_compress_ctl.scala 157:49] - node _T_1387 = bits(sbr8d, 4, 1) @[el2_ifu_compress_ctl.scala 157:66] - node _T_1388 = bits(sbr8d, 8, 8) @[el2_ifu_compress_ctl.scala 157:78] + node l3_31 = or(_T_1366, _T_1384) @[el2_ifu_compress_ctl.scala 129:25] + node l3_24 = bits(l2, 24, 12) @[el2_ifu_compress_ctl.scala 132:17] + node _T_1385 = bits(l2, 11, 7) @[el2_ifu_compress_ctl.scala 133:17] + node _T_1386 = bits(sbroffset8_1, 0, 0) @[el2_ifu_compress_ctl.scala 133:49] + node _T_1387 = bits(sbr8d, 4, 1) @[el2_ifu_compress_ctl.scala 133:66] + node _T_1388 = bits(sbr8d, 8, 8) @[el2_ifu_compress_ctl.scala 133:78] node _T_1389 = cat(_T_1387, _T_1388) @[Cat.scala 29:58] - node _T_1390 = bits(uswimm6_2, 0, 0) @[el2_ifu_compress_ctl.scala 158:15] - node _T_1391 = bits(uswimm6d, 4, 0) @[el2_ifu_compress_ctl.scala 158:31] - node _T_1392 = bits(uswspimm7_2, 0, 0) @[el2_ifu_compress_ctl.scala 159:17] - node _T_1393 = bits(uswspimm7d, 4, 0) @[el2_ifu_compress_ctl.scala 159:35] + node _T_1390 = bits(uswimm6_2, 0, 0) @[el2_ifu_compress_ctl.scala 134:15] + node _T_1391 = bits(uswimm6d, 4, 0) @[el2_ifu_compress_ctl.scala 134:31] + node _T_1392 = bits(uswspimm7_2, 0, 0) @[el2_ifu_compress_ctl.scala 135:17] + node _T_1393 = bits(uswspimm7d, 4, 0) @[el2_ifu_compress_ctl.scala 135:35] node _T_1394 = mux(_T_1386, _T_1389, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1395 = mux(_T_1390, _T_1391, UInt<1>("h00")) @[Mux.scala 27:72] node _T_1396 = mux(_T_1392, _T_1393, UInt<1>("h00")) @[Mux.scala 27:72] @@ -1507,8 +1507,8 @@ circuit el2_ifu_compress_ctl : node _T_1398 = or(_T_1397, _T_1396) @[Mux.scala 27:72] wire _T_1399 : UInt<5> @[Mux.scala 27:72] _T_1399 <= _T_1398 @[Mux.scala 27:72] - node l3_11 = or(_T_1385, _T_1399) @[el2_ifu_compress_ctl.scala 157:24] - node _T_1400 = bits(l2, 6, 0) @[el2_ifu_compress_ctl.scala 160:39] + node l3_11 = or(_T_1385, _T_1399) @[el2_ifu_compress_ctl.scala 133:24] + node _T_1400 = bits(l2, 6, 0) @[el2_ifu_compress_ctl.scala 136:39] node _T_1401 = cat(l3_11, _T_1400) @[Cat.scala 29:58] node _T_1402 = cat(l3_31, l3_24) @[Cat.scala 29:58] node l3 = cat(_T_1402, _T_1401) @[Cat.scala 29:58] @@ -1521,9 +1521,9 @@ circuit el2_ifu_compress_ctl : node _T_1409 = and(_T_1404, _T_1406) @[el2_ifu_compress_ctl.scala 12:110] node _T_1410 = and(_T_1409, _T_1407) @[el2_ifu_compress_ctl.scala 12:110] node _T_1411 = and(_T_1410, _T_1408) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1412 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 162:48] - node _T_1413 = eq(_T_1412, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 162:41] - node _T_1414 = and(_T_1411, _T_1413) @[el2_ifu_compress_ctl.scala 162:39] + node _T_1412 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 138:48] + node _T_1413 = eq(_T_1412, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 138:41] + node _T_1414 = and(_T_1411, _T_1413) @[el2_ifu_compress_ctl.scala 138:39] node _T_1415 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] node _T_1416 = eq(_T_1415, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1417 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:90] @@ -1533,10 +1533,10 @@ circuit el2_ifu_compress_ctl : node _T_1421 = and(_T_1416, _T_1418) @[el2_ifu_compress_ctl.scala 12:110] node _T_1422 = and(_T_1421, _T_1419) @[el2_ifu_compress_ctl.scala 12:110] node _T_1423 = and(_T_1422, _T_1420) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1424 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 162:88] - node _T_1425 = eq(_T_1424, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 162:81] - node _T_1426 = and(_T_1423, _T_1425) @[el2_ifu_compress_ctl.scala 162:79] - node _T_1427 = or(_T_1414, _T_1426) @[el2_ifu_compress_ctl.scala 162:54] + node _T_1424 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 138:88] + node _T_1425 = eq(_T_1424, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 138:81] + node _T_1426 = and(_T_1423, _T_1425) @[el2_ifu_compress_ctl.scala 138:79] + node _T_1427 = or(_T_1414, _T_1426) @[el2_ifu_compress_ctl.scala 138:54] node _T_1428 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_1429 = eq(_T_1428, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1430 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] @@ -1547,7 +1547,7 @@ circuit el2_ifu_compress_ctl : node _T_1435 = and(_T_1429, _T_1431) @[el2_ifu_compress_ctl.scala 12:110] node _T_1436 = and(_T_1435, _T_1432) @[el2_ifu_compress_ctl.scala 12:110] node _T_1437 = and(_T_1436, _T_1434) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1438 = or(_T_1427, _T_1437) @[el2_ifu_compress_ctl.scala 162:94] + node _T_1438 = or(_T_1427, _T_1437) @[el2_ifu_compress_ctl.scala 138:94] node _T_1439 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] node _T_1440 = eq(_T_1439, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1441 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:90] @@ -1557,10 +1557,10 @@ circuit el2_ifu_compress_ctl : node _T_1445 = and(_T_1440, _T_1442) @[el2_ifu_compress_ctl.scala 12:110] node _T_1446 = and(_T_1445, _T_1443) @[el2_ifu_compress_ctl.scala 12:110] node _T_1447 = and(_T_1446, _T_1444) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1448 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 163:64] - node _T_1449 = eq(_T_1448, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 163:57] - node _T_1450 = and(_T_1447, _T_1449) @[el2_ifu_compress_ctl.scala 163:55] - node _T_1451 = or(_T_1438, _T_1450) @[el2_ifu_compress_ctl.scala 163:30] + node _T_1448 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 139:64] + node _T_1449 = eq(_T_1448, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 139:57] + node _T_1450 = and(_T_1447, _T_1449) @[el2_ifu_compress_ctl.scala 139:55] + node _T_1451 = or(_T_1438, _T_1450) @[el2_ifu_compress_ctl.scala 139:30] node _T_1452 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] node _T_1453 = eq(_T_1452, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1454 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:90] @@ -1570,10 +1570,10 @@ circuit el2_ifu_compress_ctl : node _T_1458 = and(_T_1453, _T_1455) @[el2_ifu_compress_ctl.scala 12:110] node _T_1459 = and(_T_1458, _T_1456) @[el2_ifu_compress_ctl.scala 12:110] node _T_1460 = and(_T_1459, _T_1457) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1461 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 163:105] - node _T_1462 = eq(_T_1461, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 163:98] - node _T_1463 = and(_T_1460, _T_1462) @[el2_ifu_compress_ctl.scala 163:96] - node _T_1464 = or(_T_1451, _T_1463) @[el2_ifu_compress_ctl.scala 163:70] + node _T_1461 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 139:105] + node _T_1462 = eq(_T_1461, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 139:98] + node _T_1463 = and(_T_1460, _T_1462) @[el2_ifu_compress_ctl.scala 139:96] + node _T_1464 = or(_T_1451, _T_1463) @[el2_ifu_compress_ctl.scala 139:70] node _T_1465 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_1466 = eq(_T_1465, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1467 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] @@ -1584,7 +1584,7 @@ circuit el2_ifu_compress_ctl : node _T_1472 = and(_T_1466, _T_1468) @[el2_ifu_compress_ctl.scala 12:110] node _T_1473 = and(_T_1472, _T_1469) @[el2_ifu_compress_ctl.scala 12:110] node _T_1474 = and(_T_1473, _T_1471) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1475 = or(_T_1464, _T_1474) @[el2_ifu_compress_ctl.scala 163:111] + node _T_1475 = or(_T_1464, _T_1474) @[el2_ifu_compress_ctl.scala 139:111] node _T_1476 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:71] node _T_1477 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:90] node _T_1478 = eq(_T_1477, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] @@ -1594,7 +1594,7 @@ circuit el2_ifu_compress_ctl : node _T_1482 = and(_T_1476, _T_1478) @[el2_ifu_compress_ctl.scala 12:110] node _T_1483 = and(_T_1482, _T_1480) @[el2_ifu_compress_ctl.scala 12:110] node _T_1484 = and(_T_1483, _T_1481) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1485 = or(_T_1475, _T_1484) @[el2_ifu_compress_ctl.scala 164:29] + node _T_1485 = or(_T_1475, _T_1484) @[el2_ifu_compress_ctl.scala 140:29] node _T_1486 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] node _T_1487 = eq(_T_1486, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1488 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:90] @@ -1604,10 +1604,10 @@ circuit el2_ifu_compress_ctl : node _T_1492 = and(_T_1487, _T_1489) @[el2_ifu_compress_ctl.scala 12:110] node _T_1493 = and(_T_1492, _T_1490) @[el2_ifu_compress_ctl.scala 12:110] node _T_1494 = and(_T_1493, _T_1491) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1495 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 164:88] - node _T_1496 = eq(_T_1495, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 164:81] - node _T_1497 = and(_T_1494, _T_1496) @[el2_ifu_compress_ctl.scala 164:79] - node _T_1498 = or(_T_1485, _T_1497) @[el2_ifu_compress_ctl.scala 164:54] + node _T_1495 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 140:88] + node _T_1496 = eq(_T_1495, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 140:81] + node _T_1497 = and(_T_1494, _T_1496) @[el2_ifu_compress_ctl.scala 140:79] + node _T_1498 = or(_T_1485, _T_1497) @[el2_ifu_compress_ctl.scala 140:54] node _T_1499 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:90] node _T_1500 = eq(_T_1499, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1501 = bits(io.din, 6, 6) @[el2_ifu_compress_ctl.scala 12:71] @@ -1617,7 +1617,7 @@ circuit el2_ifu_compress_ctl : node _T_1505 = and(_T_1500, _T_1501) @[el2_ifu_compress_ctl.scala 12:110] node _T_1506 = and(_T_1505, _T_1503) @[el2_ifu_compress_ctl.scala 12:110] node _T_1507 = and(_T_1506, _T_1504) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1508 = or(_T_1498, _T_1507) @[el2_ifu_compress_ctl.scala 164:94] + node _T_1508 = or(_T_1498, _T_1507) @[el2_ifu_compress_ctl.scala 140:94] node _T_1509 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_1510 = eq(_T_1509, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1511 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] @@ -1628,7 +1628,7 @@ circuit el2_ifu_compress_ctl : node _T_1516 = and(_T_1510, _T_1512) @[el2_ifu_compress_ctl.scala 12:110] node _T_1517 = and(_T_1516, _T_1513) @[el2_ifu_compress_ctl.scala 12:110] node _T_1518 = and(_T_1517, _T_1515) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1519 = or(_T_1508, _T_1518) @[el2_ifu_compress_ctl.scala 164:118] + node _T_1519 = or(_T_1508, _T_1518) @[el2_ifu_compress_ctl.scala 140:118] node _T_1520 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] node _T_1521 = eq(_T_1520, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1522 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:90] @@ -1638,10 +1638,10 @@ circuit el2_ifu_compress_ctl : node _T_1526 = and(_T_1521, _T_1523) @[el2_ifu_compress_ctl.scala 12:110] node _T_1527 = and(_T_1526, _T_1524) @[el2_ifu_compress_ctl.scala 12:110] node _T_1528 = and(_T_1527, _T_1525) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1529 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 165:37] - node _T_1530 = eq(_T_1529, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 165:30] - node _T_1531 = and(_T_1528, _T_1530) @[el2_ifu_compress_ctl.scala 165:28] - node _T_1532 = or(_T_1519, _T_1531) @[el2_ifu_compress_ctl.scala 164:144] + node _T_1529 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 141:37] + node _T_1530 = eq(_T_1529, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 141:30] + node _T_1531 = and(_T_1528, _T_1530) @[el2_ifu_compress_ctl.scala 141:28] + node _T_1532 = or(_T_1519, _T_1531) @[el2_ifu_compress_ctl.scala 140:144] node _T_1533 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:90] node _T_1534 = eq(_T_1533, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1535 = bits(io.din, 5, 5) @[el2_ifu_compress_ctl.scala 12:71] @@ -1651,7 +1651,7 @@ circuit el2_ifu_compress_ctl : node _T_1539 = and(_T_1534, _T_1535) @[el2_ifu_compress_ctl.scala 12:110] node _T_1540 = and(_T_1539, _T_1537) @[el2_ifu_compress_ctl.scala 12:110] node _T_1541 = and(_T_1540, _T_1538) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1542 = or(_T_1532, _T_1541) @[el2_ifu_compress_ctl.scala 165:43] + node _T_1542 = or(_T_1532, _T_1541) @[el2_ifu_compress_ctl.scala 141:43] node _T_1543 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_1544 = eq(_T_1543, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1545 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] @@ -1662,7 +1662,7 @@ circuit el2_ifu_compress_ctl : node _T_1550 = and(_T_1544, _T_1546) @[el2_ifu_compress_ctl.scala 12:110] node _T_1551 = and(_T_1550, _T_1547) @[el2_ifu_compress_ctl.scala 12:110] node _T_1552 = and(_T_1551, _T_1549) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1553 = or(_T_1542, _T_1552) @[el2_ifu_compress_ctl.scala 165:67] + node _T_1553 = or(_T_1542, _T_1552) @[el2_ifu_compress_ctl.scala 141:67] node _T_1554 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] node _T_1555 = eq(_T_1554, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1556 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:90] @@ -1672,10 +1672,10 @@ circuit el2_ifu_compress_ctl : node _T_1560 = and(_T_1555, _T_1557) @[el2_ifu_compress_ctl.scala 12:110] node _T_1561 = and(_T_1560, _T_1558) @[el2_ifu_compress_ctl.scala 12:110] node _T_1562 = and(_T_1561, _T_1559) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1563 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 166:37] - node _T_1564 = eq(_T_1563, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 166:30] - node _T_1565 = and(_T_1562, _T_1564) @[el2_ifu_compress_ctl.scala 166:28] - node _T_1566 = or(_T_1553, _T_1565) @[el2_ifu_compress_ctl.scala 165:94] + node _T_1563 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 142:37] + node _T_1564 = eq(_T_1563, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 142:30] + node _T_1565 = and(_T_1562, _T_1564) @[el2_ifu_compress_ctl.scala 142:28] + node _T_1566 = or(_T_1553, _T_1565) @[el2_ifu_compress_ctl.scala 141:94] node _T_1567 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:71] node _T_1568 = bits(io.din, 11, 11) @[el2_ifu_compress_ctl.scala 12:71] node _T_1569 = bits(io.din, 10, 10) @[el2_ifu_compress_ctl.scala 12:90] @@ -1687,7 +1687,7 @@ circuit el2_ifu_compress_ctl : node _T_1575 = and(_T_1574, _T_1570) @[el2_ifu_compress_ctl.scala 12:110] node _T_1576 = and(_T_1575, _T_1572) @[el2_ifu_compress_ctl.scala 12:110] node _T_1577 = and(_T_1576, _T_1573) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1578 = or(_T_1566, _T_1577) @[el2_ifu_compress_ctl.scala 166:43] + node _T_1578 = or(_T_1566, _T_1577) @[el2_ifu_compress_ctl.scala 142:43] node _T_1579 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_1580 = eq(_T_1579, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1581 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] @@ -1698,7 +1698,7 @@ circuit el2_ifu_compress_ctl : node _T_1586 = and(_T_1580, _T_1582) @[el2_ifu_compress_ctl.scala 12:110] node _T_1587 = and(_T_1586, _T_1583) @[el2_ifu_compress_ctl.scala 12:110] node _T_1588 = and(_T_1587, _T_1585) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1589 = or(_T_1578, _T_1588) @[el2_ifu_compress_ctl.scala 166:71] + node _T_1589 = or(_T_1578, _T_1588) @[el2_ifu_compress_ctl.scala 142:71] node _T_1590 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] node _T_1591 = eq(_T_1590, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1592 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:90] @@ -1708,10 +1708,10 @@ circuit el2_ifu_compress_ctl : node _T_1596 = and(_T_1591, _T_1593) @[el2_ifu_compress_ctl.scala 12:110] node _T_1597 = and(_T_1596, _T_1594) @[el2_ifu_compress_ctl.scala 12:110] node _T_1598 = and(_T_1597, _T_1595) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1599 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 167:37] - node _T_1600 = eq(_T_1599, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 167:30] - node _T_1601 = and(_T_1598, _T_1600) @[el2_ifu_compress_ctl.scala 167:28] - node _T_1602 = or(_T_1589, _T_1601) @[el2_ifu_compress_ctl.scala 166:97] + node _T_1599 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 143:37] + node _T_1600 = eq(_T_1599, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 143:30] + node _T_1601 = and(_T_1598, _T_1600) @[el2_ifu_compress_ctl.scala 143:28] + node _T_1602 = or(_T_1589, _T_1601) @[el2_ifu_compress_ctl.scala 142:97] node _T_1603 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:71] node _T_1604 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:71] node _T_1605 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:90] @@ -1720,7 +1720,7 @@ circuit el2_ifu_compress_ctl : node _T_1608 = and(_T_1603, _T_1604) @[el2_ifu_compress_ctl.scala 12:110] node _T_1609 = and(_T_1608, _T_1606) @[el2_ifu_compress_ctl.scala 12:110] node _T_1610 = and(_T_1609, _T_1607) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1611 = or(_T_1602, _T_1610) @[el2_ifu_compress_ctl.scala 167:43] + node _T_1611 = or(_T_1602, _T_1610) @[el2_ifu_compress_ctl.scala 143:43] node _T_1612 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_1613 = eq(_T_1612, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1614 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] @@ -1731,7 +1731,7 @@ circuit el2_ifu_compress_ctl : node _T_1619 = and(_T_1613, _T_1615) @[el2_ifu_compress_ctl.scala 12:110] node _T_1620 = and(_T_1619, _T_1616) @[el2_ifu_compress_ctl.scala 12:110] node _T_1621 = and(_T_1620, _T_1618) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1622 = or(_T_1611, _T_1621) @[el2_ifu_compress_ctl.scala 167:67] + node _T_1622 = or(_T_1611, _T_1621) @[el2_ifu_compress_ctl.scala 143:67] node _T_1623 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] node _T_1624 = eq(_T_1623, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1625 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:90] @@ -1741,10 +1741,10 @@ circuit el2_ifu_compress_ctl : node _T_1629 = and(_T_1624, _T_1626) @[el2_ifu_compress_ctl.scala 12:110] node _T_1630 = and(_T_1629, _T_1627) @[el2_ifu_compress_ctl.scala 12:110] node _T_1631 = and(_T_1630, _T_1628) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1632 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 168:37] - node _T_1633 = eq(_T_1632, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 168:30] - node _T_1634 = and(_T_1631, _T_1633) @[el2_ifu_compress_ctl.scala 168:28] - node _T_1635 = or(_T_1622, _T_1634) @[el2_ifu_compress_ctl.scala 167:93] + node _T_1632 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 144:37] + node _T_1633 = eq(_T_1632, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 144:30] + node _T_1634 = and(_T_1631, _T_1633) @[el2_ifu_compress_ctl.scala 144:28] + node _T_1635 = or(_T_1622, _T_1634) @[el2_ifu_compress_ctl.scala 143:93] node _T_1636 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:71] node _T_1637 = bits(io.din, 4, 4) @[el2_ifu_compress_ctl.scala 12:71] node _T_1638 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:90] @@ -1753,7 +1753,7 @@ circuit el2_ifu_compress_ctl : node _T_1641 = and(_T_1636, _T_1637) @[el2_ifu_compress_ctl.scala 12:110] node _T_1642 = and(_T_1641, _T_1639) @[el2_ifu_compress_ctl.scala 12:110] node _T_1643 = and(_T_1642, _T_1640) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1644 = or(_T_1635, _T_1643) @[el2_ifu_compress_ctl.scala 168:43] + node _T_1644 = or(_T_1635, _T_1643) @[el2_ifu_compress_ctl.scala 144:43] node _T_1645 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] node _T_1646 = eq(_T_1645, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1647 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:90] @@ -1763,10 +1763,10 @@ circuit el2_ifu_compress_ctl : node _T_1651 = and(_T_1646, _T_1648) @[el2_ifu_compress_ctl.scala 12:110] node _T_1652 = and(_T_1651, _T_1649) @[el2_ifu_compress_ctl.scala 12:110] node _T_1653 = and(_T_1652, _T_1650) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1654 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 168:100] - node _T_1655 = eq(_T_1654, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 168:93] - node _T_1656 = and(_T_1653, _T_1655) @[el2_ifu_compress_ctl.scala 168:91] - node _T_1657 = or(_T_1644, _T_1656) @[el2_ifu_compress_ctl.scala 168:66] + node _T_1654 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 144:100] + node _T_1655 = eq(_T_1654, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 144:93] + node _T_1656 = and(_T_1653, _T_1655) @[el2_ifu_compress_ctl.scala 144:91] + node _T_1657 = or(_T_1644, _T_1656) @[el2_ifu_compress_ctl.scala 144:66] node _T_1658 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_1659 = eq(_T_1658, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1660 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] @@ -1777,7 +1777,7 @@ circuit el2_ifu_compress_ctl : node _T_1665 = and(_T_1659, _T_1661) @[el2_ifu_compress_ctl.scala 12:110] node _T_1666 = and(_T_1665, _T_1662) @[el2_ifu_compress_ctl.scala 12:110] node _T_1667 = and(_T_1666, _T_1664) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1668 = or(_T_1657, _T_1667) @[el2_ifu_compress_ctl.scala 168:106] + node _T_1668 = or(_T_1657, _T_1667) @[el2_ifu_compress_ctl.scala 144:106] node _T_1669 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:71] node _T_1670 = bits(io.din, 3, 3) @[el2_ifu_compress_ctl.scala 12:71] node _T_1671 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:90] @@ -1786,7 +1786,7 @@ circuit el2_ifu_compress_ctl : node _T_1674 = and(_T_1669, _T_1670) @[el2_ifu_compress_ctl.scala 12:110] node _T_1675 = and(_T_1674, _T_1672) @[el2_ifu_compress_ctl.scala 12:110] node _T_1676 = and(_T_1675, _T_1673) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1677 = or(_T_1668, _T_1676) @[el2_ifu_compress_ctl.scala 169:29] + node _T_1677 = or(_T_1668, _T_1676) @[el2_ifu_compress_ctl.scala 145:29] node _T_1678 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:71] node _T_1679 = bits(io.din, 2, 2) @[el2_ifu_compress_ctl.scala 12:71] node _T_1680 = bits(io.din, 1, 1) @[el2_ifu_compress_ctl.scala 12:90] @@ -1795,7 +1795,7 @@ circuit el2_ifu_compress_ctl : node _T_1683 = and(_T_1678, _T_1679) @[el2_ifu_compress_ctl.scala 12:110] node _T_1684 = and(_T_1683, _T_1681) @[el2_ifu_compress_ctl.scala 12:110] node _T_1685 = and(_T_1684, _T_1682) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1686 = or(_T_1677, _T_1685) @[el2_ifu_compress_ctl.scala 169:52] + node _T_1686 = or(_T_1677, _T_1685) @[el2_ifu_compress_ctl.scala 145:52] node _T_1687 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:71] node _T_1688 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] node _T_1689 = eq(_T_1688, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] @@ -1803,7 +1803,7 @@ circuit el2_ifu_compress_ctl : node _T_1691 = eq(_T_1690, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1692 = and(_T_1687, _T_1689) @[el2_ifu_compress_ctl.scala 12:110] node _T_1693 = and(_T_1692, _T_1691) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1694 = or(_T_1686, _T_1693) @[el2_ifu_compress_ctl.scala 169:75] + node _T_1694 = or(_T_1686, _T_1693) @[el2_ifu_compress_ctl.scala 145:75] node _T_1695 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:90] node _T_1696 = eq(_T_1695, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1697 = bits(io.din, 12, 12) @[el2_ifu_compress_ctl.scala 12:90] @@ -1814,7 +1814,7 @@ circuit el2_ifu_compress_ctl : node _T_1702 = and(_T_1696, _T_1698) @[el2_ifu_compress_ctl.scala 12:110] node _T_1703 = and(_T_1702, _T_1700) @[el2_ifu_compress_ctl.scala 12:110] node _T_1704 = and(_T_1703, _T_1701) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1705 = or(_T_1694, _T_1704) @[el2_ifu_compress_ctl.scala 169:98] + node _T_1705 = or(_T_1694, _T_1704) @[el2_ifu_compress_ctl.scala 145:98] node _T_1706 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:71] node _T_1707 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] node _T_1708 = eq(_T_1707, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] @@ -1823,10 +1823,10 @@ circuit el2_ifu_compress_ctl : node _T_1711 = and(_T_1706, _T_1708) @[el2_ifu_compress_ctl.scala 12:110] node _T_1712 = and(_T_1711, _T_1709) @[el2_ifu_compress_ctl.scala 12:110] node _T_1713 = and(_T_1712, _T_1710) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1714 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 170:63] - node _T_1715 = eq(_T_1714, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 170:56] - node _T_1716 = and(_T_1713, _T_1715) @[el2_ifu_compress_ctl.scala 170:54] - node _T_1717 = or(_T_1705, _T_1716) @[el2_ifu_compress_ctl.scala 170:29] + node _T_1714 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 146:63] + node _T_1715 = eq(_T_1714, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 146:56] + node _T_1716 = and(_T_1713, _T_1715) @[el2_ifu_compress_ctl.scala 146:54] + node _T_1717 = or(_T_1705, _T_1716) @[el2_ifu_compress_ctl.scala 146:29] node _T_1718 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_1719 = eq(_T_1718, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1720 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] @@ -1837,10 +1837,10 @@ circuit el2_ifu_compress_ctl : node _T_1725 = and(_T_1719, _T_1721) @[el2_ifu_compress_ctl.scala 12:110] node _T_1726 = and(_T_1725, _T_1723) @[el2_ifu_compress_ctl.scala 12:110] node _T_1727 = and(_T_1726, _T_1724) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1728 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 170:105] - node _T_1729 = eq(_T_1728, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 170:98] - node _T_1730 = and(_T_1727, _T_1729) @[el2_ifu_compress_ctl.scala 170:96] - node _T_1731 = or(_T_1717, _T_1730) @[el2_ifu_compress_ctl.scala 170:69] + node _T_1728 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 146:105] + node _T_1729 = eq(_T_1728, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 146:98] + node _T_1730 = and(_T_1727, _T_1729) @[el2_ifu_compress_ctl.scala 146:96] + node _T_1731 = or(_T_1717, _T_1730) @[el2_ifu_compress_ctl.scala 146:69] node _T_1732 = bits(io.din, 15, 15) @[el2_ifu_compress_ctl.scala 12:90] node _T_1733 = eq(_T_1732, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1734 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] @@ -1851,17 +1851,17 @@ circuit el2_ifu_compress_ctl : node _T_1739 = and(_T_1733, _T_1735) @[el2_ifu_compress_ctl.scala 12:110] node _T_1740 = and(_T_1739, _T_1736) @[el2_ifu_compress_ctl.scala 12:110] node _T_1741 = and(_T_1740, _T_1738) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1742 = or(_T_1731, _T_1741) @[el2_ifu_compress_ctl.scala 170:111] + node _T_1742 = or(_T_1731, _T_1741) @[el2_ifu_compress_ctl.scala 146:111] node _T_1743 = bits(io.din, 14, 14) @[el2_ifu_compress_ctl.scala 12:71] node _T_1744 = bits(io.din, 13, 13) @[el2_ifu_compress_ctl.scala 12:90] node _T_1745 = eq(_T_1744, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 12:83] node _T_1746 = and(_T_1743, _T_1745) @[el2_ifu_compress_ctl.scala 12:110] - node _T_1747 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 171:59] - node _T_1748 = eq(_T_1747, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 171:52] - node _T_1749 = and(_T_1746, _T_1748) @[el2_ifu_compress_ctl.scala 171:50] - node legal = or(_T_1742, _T_1749) @[el2_ifu_compress_ctl.scala 171:30] + node _T_1747 = bits(io.din, 0, 0) @[el2_ifu_compress_ctl.scala 147:59] + node _T_1748 = eq(_T_1747, UInt<1>("h00")) @[el2_ifu_compress_ctl.scala 147:52] + node _T_1749 = and(_T_1746, _T_1748) @[el2_ifu_compress_ctl.scala 147:50] + node legal = or(_T_1742, _T_1749) @[el2_ifu_compress_ctl.scala 147:30] node _T_1750 = bits(legal, 0, 0) @[Bitwise.scala 72:15] node _T_1751 = mux(_T_1750, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_1752 = and(l3, _T_1751) @[el2_ifu_compress_ctl.scala 173:16] - io.dout <= _T_1752 @[el2_ifu_compress_ctl.scala 173:10] + node _T_1752 = and(l3, _T_1751) @[el2_ifu_compress_ctl.scala 149:16] + io.dout <= _T_1752 @[el2_ifu_compress_ctl.scala 149:10] diff --git a/el2_ifu_compress_ctl.v b/el2_ifu_compress_ctl.v index 89368b02..dc41124f 100644 --- a/el2_ifu_compress_ctl.v +++ b/el2_ifu_compress_ctl.v @@ -137,7 +137,7 @@ module el2_ifu_compress_ctl( wire _T_407 = _T_406 & _T_52; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_408 = _T_407 & _T_54; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_409 = _T_408 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_410 = _T_386 | _T_409; // @[el2_ifu_compress_ctl.scala 37:59] + wire _T_410 = _T_386 | _T_409; // @[el2_ifu_compress_ctl.scala 34:59] wire _T_427 = _T_56 & io_din[9]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_428 = _T_427 & _T_7; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_429 = _T_428 & _T_9; // @[el2_ifu_compress_ctl.scala 12:110] @@ -145,7 +145,7 @@ module el2_ifu_compress_ctl( wire _T_431 = _T_430 & _T_52; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_432 = _T_431 & _T_54; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_433 = _T_432 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_434 = _T_410 | _T_433; // @[el2_ifu_compress_ctl.scala 38:59] + wire _T_434 = _T_410 | _T_433; // @[el2_ifu_compress_ctl.scala 34:107] wire _T_451 = _T_56 & io_din[8]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_452 = _T_451 & _T_7; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_453 = _T_452 & _T_9; // @[el2_ifu_compress_ctl.scala 12:110] @@ -153,7 +153,7 @@ module el2_ifu_compress_ctl( wire _T_455 = _T_454 & _T_52; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_456 = _T_455 & _T_54; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_457 = _T_456 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_458 = _T_434 | _T_457; // @[el2_ifu_compress_ctl.scala 39:58] + wire _T_458 = _T_434 | _T_457; // @[el2_ifu_compress_ctl.scala 35:50] wire _T_475 = _T_56 & io_din[7]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_476 = _T_475 & _T_7; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_477 = _T_476 & _T_9; // @[el2_ifu_compress_ctl.scala 12:110] @@ -161,7 +161,7 @@ module el2_ifu_compress_ctl( wire _T_479 = _T_478 & _T_52; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_480 = _T_479 & _T_54; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_481 = _T_480 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_482 = _T_458 | _T_481; // @[el2_ifu_compress_ctl.scala 40:55] + wire _T_482 = _T_458 | _T_481; // @[el2_ifu_compress_ctl.scala 35:94] wire _T_487 = ~io_din[12]; // @[el2_ifu_compress_ctl.scala 12:83] wire _T_499 = _T_11 & _T_487; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_500 = _T_499 & _T_7; // @[el2_ifu_compress_ctl.scala 12:110] @@ -169,62 +169,62 @@ module el2_ifu_compress_ctl( wire _T_502 = _T_501 & _T_50; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_503 = _T_502 & _T_52; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_504 = _T_503 & _T_54; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_507 = _T_504 & _T_147; // @[el2_ifu_compress_ctl.scala 42:56] - wire _T_508 = _T_482 | _T_507; // @[el2_ifu_compress_ctl.scala 41:57] + wire _T_507 = _T_504 & _T_147; // @[el2_ifu_compress_ctl.scala 36:94] + wire _T_508 = _T_482 | _T_507; // @[el2_ifu_compress_ctl.scala 36:49] wire _T_514 = _T_190 & io_din[13]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_515 = _T_514 & _T_42; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_516 = _T_508 | _T_515; // @[el2_ifu_compress_ctl.scala 42:71] + wire _T_516 = _T_508 | _T_515; // @[el2_ifu_compress_ctl.scala 36:109] wire _T_522 = _T_514 & io_din[7]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_523 = _T_516 | _T_522; // @[el2_ifu_compress_ctl.scala 43:34] + wire _T_523 = _T_516 | _T_522; // @[el2_ifu_compress_ctl.scala 37:26] wire _T_529 = _T_514 & io_din[9]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_530 = _T_523 | _T_529; // @[el2_ifu_compress_ctl.scala 44:33] + wire _T_530 = _T_523 | _T_529; // @[el2_ifu_compress_ctl.scala 37:48] wire _T_536 = _T_514 & io_din[10]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_537 = _T_530 | _T_536; // @[el2_ifu_compress_ctl.scala 45:33] + wire _T_537 = _T_530 | _T_536; // @[el2_ifu_compress_ctl.scala 37:70] wire _T_543 = _T_514 & io_din[11]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_544 = _T_537 | _T_543; // @[el2_ifu_compress_ctl.scala 46:34] - wire out_2 = _T_544 | _T_228; // @[el2_ifu_compress_ctl.scala 47:34] - wire [4:0] rs2d = io_din[6:2]; // @[el2_ifu_compress_ctl.scala 56:20] - wire [4:0] rdd = io_din[11:7]; // @[el2_ifu_compress_ctl.scala 57:19] + wire _T_544 = _T_537 | _T_543; // @[el2_ifu_compress_ctl.scala 37:93] + wire out_2 = _T_544 | _T_228; // @[el2_ifu_compress_ctl.scala 38:26] + wire [4:0] rs2d = io_din[6:2]; // @[el2_ifu_compress_ctl.scala 43:20] + wire [4:0] rdd = io_din[11:7]; // @[el2_ifu_compress_ctl.scala 44:19] wire [4:0] rdpd = {2'h1,io_din[9:7]}; // @[Cat.scala 29:58] wire [4:0] rs2pd = {2'h1,io_din[4:2]}; // @[Cat.scala 29:58] wire _T_557 = _T_308 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_564 = _T_317 & io_din[11]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_565 = _T_564 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_566 = _T_557 | _T_565; // @[el2_ifu_compress_ctl.scala 61:33] + wire _T_566 = _T_557 | _T_565; // @[el2_ifu_compress_ctl.scala 48:33] wire _T_572 = _T_323 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_573 = _T_566 | _T_572; // @[el2_ifu_compress_ctl.scala 61:58] + wire _T_573 = _T_566 | _T_572; // @[el2_ifu_compress_ctl.scala 48:58] wire _T_580 = _T_317 & io_din[10]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_581 = _T_580 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_582 = _T_573 | _T_581; // @[el2_ifu_compress_ctl.scala 61:79] + wire _T_582 = _T_573 | _T_581; // @[el2_ifu_compress_ctl.scala 48:79] wire _T_588 = _T_331 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_589 = _T_582 | _T_588; // @[el2_ifu_compress_ctl.scala 61:104] + wire _T_589 = _T_582 | _T_588; // @[el2_ifu_compress_ctl.scala 48:104] wire _T_596 = _T_317 & io_din[9]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_597 = _T_596 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_598 = _T_589 | _T_597; // @[el2_ifu_compress_ctl.scala 62:24] + wire _T_598 = _T_589 | _T_597; // @[el2_ifu_compress_ctl.scala 49:24] wire _T_604 = _T_339 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_605 = _T_598 | _T_604; // @[el2_ifu_compress_ctl.scala 62:48] + wire _T_605 = _T_598 | _T_604; // @[el2_ifu_compress_ctl.scala 49:48] wire _T_613 = _T_317 & _T_42; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_614 = _T_613 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_615 = _T_605 | _T_614; // @[el2_ifu_compress_ctl.scala 62:69] + wire _T_615 = _T_605 | _T_614; // @[el2_ifu_compress_ctl.scala 49:69] wire _T_621 = _T_347 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_622 = _T_615 | _T_621; // @[el2_ifu_compress_ctl.scala 62:94] + wire _T_622 = _T_615 | _T_621; // @[el2_ifu_compress_ctl.scala 49:94] wire _T_629 = _T_317 & io_din[7]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_630 = _T_629 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_631 = _T_622 | _T_630; // @[el2_ifu_compress_ctl.scala 63:22] + wire _T_631 = _T_622 | _T_630; // @[el2_ifu_compress_ctl.scala 50:22] wire _T_635 = _T_190 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_636 = _T_631 | _T_635; // @[el2_ifu_compress_ctl.scala 63:46] + wire _T_636 = _T_631 | _T_635; // @[el2_ifu_compress_ctl.scala 50:46] wire _T_642 = _T_190 & _T_4; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_643 = _T_642 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] - wire rdrd = _T_636 | _T_643; // @[el2_ifu_compress_ctl.scala 63:65] + wire rdrd = _T_636 | _T_643; // @[el2_ifu_compress_ctl.scala 50:65] wire _T_651 = _T_380 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_659 = _T_403 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_660 = _T_651 | _T_659; // @[el2_ifu_compress_ctl.scala 65:38] + wire _T_660 = _T_651 | _T_659; // @[el2_ifu_compress_ctl.scala 52:38] wire _T_668 = _T_427 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_669 = _T_660 | _T_668; // @[el2_ifu_compress_ctl.scala 66:28] + wire _T_669 = _T_660 | _T_668; // @[el2_ifu_compress_ctl.scala 52:63] wire _T_677 = _T_451 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_678 = _T_669 | _T_677; // @[el2_ifu_compress_ctl.scala 67:27] + wire _T_678 = _T_669 | _T_677; // @[el2_ifu_compress_ctl.scala 52:87] wire _T_686 = _T_475 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_687 = _T_678 | _T_686; // @[el2_ifu_compress_ctl.scala 68:27] + wire _T_687 = _T_678 | _T_686; // @[el2_ifu_compress_ctl.scala 53:27] wire _T_703 = _T_2 & _T_487; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_704 = _T_703 & _T_7; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_705 = _T_704 & _T_9; // @[el2_ifu_compress_ctl.scala 12:110] @@ -232,61 +232,61 @@ module el2_ifu_compress_ctl( wire _T_707 = _T_706 & _T_52; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_708 = _T_707 & _T_54; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_709 = _T_708 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_710 = _T_687 | _T_709; // @[el2_ifu_compress_ctl.scala 69:27] + wire _T_710 = _T_687 | _T_709; // @[el2_ifu_compress_ctl.scala 53:51] wire _T_717 = _T_56 & io_din[6]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_718 = _T_717 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_719 = _T_710 | _T_718; // @[el2_ifu_compress_ctl.scala 70:41] + wire _T_719 = _T_710 | _T_718; // @[el2_ifu_compress_ctl.scala 53:89] wire _T_726 = _T_56 & io_din[5]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_727 = _T_726 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_728 = _T_719 | _T_727; // @[el2_ifu_compress_ctl.scala 71:27] + wire _T_728 = _T_719 | _T_727; // @[el2_ifu_compress_ctl.scala 54:27] wire _T_735 = _T_56 & io_din[4]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_736 = _T_735 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_737 = _T_728 | _T_736; // @[el2_ifu_compress_ctl.scala 72:27] + wire _T_737 = _T_728 | _T_736; // @[el2_ifu_compress_ctl.scala 54:51] wire _T_744 = _T_56 & io_din[3]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_745 = _T_744 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_746 = _T_737 | _T_745; // @[el2_ifu_compress_ctl.scala 73:27] + wire _T_746 = _T_737 | _T_745; // @[el2_ifu_compress_ctl.scala 54:75] wire _T_753 = _T_56 & io_din[2]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_754 = _T_753 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_755 = _T_746 | _T_754; // @[el2_ifu_compress_ctl.scala 74:27] + wire _T_755 = _T_746 | _T_754; // @[el2_ifu_compress_ctl.scala 54:99] wire _T_764 = _T_194 & _T_4; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_765 = _T_764 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_766 = _T_755 | _T_765; // @[el2_ifu_compress_ctl.scala 75:27] - wire rdrs1 = _T_766 | _T_195; // @[el2_ifu_compress_ctl.scala 76:30] + wire _T_766 = _T_755 | _T_765; // @[el2_ifu_compress_ctl.scala 55:27] + wire rdrs1 = _T_766 | _T_195; // @[el2_ifu_compress_ctl.scala 55:54] wire _T_777 = io_din[15] & io_din[6]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_778 = _T_777 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_782 = io_din[15] & io_din[5]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_783 = _T_782 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_784 = _T_778 | _T_783; // @[el2_ifu_compress_ctl.scala 79:34] + wire _T_784 = _T_778 | _T_783; // @[el2_ifu_compress_ctl.scala 57:34] wire _T_788 = io_din[15] & io_din[4]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_789 = _T_788 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_790 = _T_784 | _T_789; // @[el2_ifu_compress_ctl.scala 79:54] + wire _T_790 = _T_784 | _T_789; // @[el2_ifu_compress_ctl.scala 57:54] wire _T_794 = io_din[15] & io_din[3]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_795 = _T_794 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_796 = _T_790 | _T_795; // @[el2_ifu_compress_ctl.scala 79:74] + wire _T_796 = _T_790 | _T_795; // @[el2_ifu_compress_ctl.scala 57:74] wire _T_800 = io_din[15] & io_din[2]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_801 = _T_800 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_802 = _T_796 | _T_801; // @[el2_ifu_compress_ctl.scala 79:94] + wire _T_802 = _T_796 | _T_801; // @[el2_ifu_compress_ctl.scala 57:94] wire _T_807 = _T_200 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire rs2rs2 = _T_802 | _T_807; // @[el2_ifu_compress_ctl.scala 79:114] + wire rs2rs2 = _T_802 | _T_807; // @[el2_ifu_compress_ctl.scala 57:114] wire rdprd = _T_12 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_820 = io_din[15] & _T_4; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_821 = _T_820 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_827 = _T_821 | _T_234; // @[el2_ifu_compress_ctl.scala 83:36] + wire _T_827 = _T_821 | _T_234; // @[el2_ifu_compress_ctl.scala 61:36] wire _T_830 = ~io_din[1]; // @[el2_ifu_compress_ctl.scala 12:83] wire _T_831 = io_din[14] & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_834 = _T_831 & _T_147; // @[el2_ifu_compress_ctl.scala 83:76] - wire rdprs1 = _T_827 | _T_834; // @[el2_ifu_compress_ctl.scala 83:57] + wire _T_834 = _T_831 & _T_147; // @[el2_ifu_compress_ctl.scala 61:76] + wire rdprs1 = _T_827 | _T_834; // @[el2_ifu_compress_ctl.scala 61:57] wire _T_846 = _T_128 & io_din[10]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_847 = _T_846 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_851 = io_din[15] & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_854 = _T_851 & _T_147; // @[el2_ifu_compress_ctl.scala 85:66] - wire rs2prs2 = _T_847 | _T_854; // @[el2_ifu_compress_ctl.scala 85:47] + wire _T_854 = _T_851 & _T_147; // @[el2_ifu_compress_ctl.scala 63:66] + wire rs2prs2 = _T_847 | _T_854; // @[el2_ifu_compress_ctl.scala 63:47] wire _T_859 = _T_190 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] - wire rs2prd = _T_859 & _T_147; // @[el2_ifu_compress_ctl.scala 86:33] + wire rs2prd = _T_859 & _T_147; // @[el2_ifu_compress_ctl.scala 64:33] wire _T_866 = _T_2 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] - wire uimm9_2 = _T_866 & _T_147; // @[el2_ifu_compress_ctl.scala 87:34] + wire uimm9_2 = _T_866 & _T_147; // @[el2_ifu_compress_ctl.scala 65:34] wire _T_875 = _T_317 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] - wire ulwimm6_2 = _T_875 & _T_147; // @[el2_ifu_compress_ctl.scala 88:39] + wire ulwimm6_2 = _T_875 & _T_147; // @[el2_ifu_compress_ctl.scala 66:39] wire ulwspimm7_2 = _T_317 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_897 = _T_317 & io_din[13]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_898 = _T_897 & _T_23; // @[el2_ifu_compress_ctl.scala 12:110] @@ -295,24 +295,24 @@ module el2_ifu_compress_ctl( wire _T_901 = _T_900 & io_din[8]; // @[el2_ifu_compress_ctl.scala 12:110] wire rdeq2 = _T_901 & _T_44; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1027 = _T_194 & io_din[13]; // @[el2_ifu_compress_ctl.scala 12:110] - wire rdeq1 = _T_482 | _T_1027; // @[el2_ifu_compress_ctl.scala 93:42] + wire rdeq1 = _T_482 | _T_1027; // @[el2_ifu_compress_ctl.scala 71:42] wire _T_1050 = io_din[14] & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1051 = rdeq2 | _T_1050; // @[el2_ifu_compress_ctl.scala 94:53] - wire rs1eq2 = _T_1051 | uimm9_2; // @[el2_ifu_compress_ctl.scala 94:71] + wire _T_1051 = rdeq2 | _T_1050; // @[el2_ifu_compress_ctl.scala 72:53] + wire rs1eq2 = _T_1051 | uimm9_2; // @[el2_ifu_compress_ctl.scala 72:71] wire _T_1092 = _T_357 & io_din[11]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1093 = _T_1092 & _T_38; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1094 = _T_1093 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] - wire simm5_0 = _T_1094 | _T_643; // @[el2_ifu_compress_ctl.scala 97:45] + wire simm5_0 = _T_1094 | _T_643; // @[el2_ifu_compress_ctl.scala 75:45] wire _T_1112 = _T_897 & io_din[7]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1121 = _T_897 & _T_42; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1122 = _T_1112 | _T_1121; // @[el2_ifu_compress_ctl.scala 99:44] + wire _T_1122 = _T_1112 | _T_1121; // @[el2_ifu_compress_ctl.scala 77:44] wire _T_1130 = _T_897 & io_din[9]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1131 = _T_1122 | _T_1130; // @[el2_ifu_compress_ctl.scala 100:29] + wire _T_1131 = _T_1122 | _T_1130; // @[el2_ifu_compress_ctl.scala 78:29] wire _T_1139 = _T_897 & io_din[10]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1140 = _T_1131 | _T_1139; // @[el2_ifu_compress_ctl.scala 101:28] + wire _T_1140 = _T_1131 | _T_1139; // @[el2_ifu_compress_ctl.scala 79:28] wire _T_1148 = _T_897 & io_din[11]; // @[el2_ifu_compress_ctl.scala 12:110] - wire sluimm17_12 = _T_1140 | _T_1148; // @[el2_ifu_compress_ctl.scala 102:29] - wire uimm5_0 = _T_79 | _T_195; // @[el2_ifu_compress_ctl.scala 104:45] + wire sluimm17_12 = _T_1140 | _T_1148; // @[el2_ifu_compress_ctl.scala 80:29] + wire uimm5_0 = _T_79 | _T_195; // @[el2_ifu_compress_ctl.scala 82:45] wire [6:0] l1_6 = {out_6,out_5,out_4,_T_228,out_2,1'h1,1'h1}; // @[Cat.scala 29:58] wire [4:0] _T_1192 = rdrd ? rdd : 5'h0; // @[Mux.scala 27:72] wire [4:0] _T_1193 = rdprd ? rdpd : 5'h0; // @[Mux.scala 27:72] @@ -332,7 +332,7 @@ module el2_ifu_compress_ctl( wire [4:0] _T_1222 = rs2rs2 ? rs2d : 5'h0; // @[Mux.scala 27:72] wire [4:0] _T_1223 = rs2prs2 ? rs2pd : 5'h0; // @[Mux.scala 27:72] wire [4:0] _T_1224 = _T_1222 | _T_1223; // @[Mux.scala 27:72] - wire [4:0] l1_24 = _T_1219 | _T_1224; // @[el2_ifu_compress_ctl.scala 117:67] + wire [4:0] l1_24 = _T_1219 | _T_1224; // @[el2_ifu_compress_ctl.scala 95:67] wire [14:0] _T_1232 = {out_14,out_13,out_12,l1_11,l1_6}; // @[Cat.scala 29:58] wire [31:0] l1 = {1'h0,out_30,2'h0,3'h0,l1_24,l1_19,_T_1232}; // @[Cat.scala 29:58] wire [5:0] simm5d = {io_din[12],rs2d}; // @[Cat.scala 29:58] @@ -365,11 +365,11 @@ module el2_ifu_compress_ctl( wire [11:0] _T_1328 = _T_1327 | _T_1321; // @[Mux.scala 27:72] wire [11:0] _T_1329 = _T_1328 | _T_1322; // @[Mux.scala 27:72] wire [11:0] _T_1330 = _T_1329 | _T_1323; // @[Mux.scala 27:72] - wire [11:0] l2_31 = l1[31:20] | _T_1330; // @[el2_ifu_compress_ctl.scala 135:25] + wire [11:0] l2_31 = l1[31:20] | _T_1330; // @[el2_ifu_compress_ctl.scala 112:25] wire [7:0] _T_1337 = _T_228 ? sjald[19:12] : 8'h0; // @[Mux.scala 27:72] wire [7:0] _T_1338 = sluimm17_12 ? sluimmd[7:0] : 8'h0; // @[Mux.scala 27:72] wire [7:0] _T_1339 = _T_1337 | _T_1338; // @[Mux.scala 27:72] - wire [7:0] l2_19 = l1[19:12] | _T_1339; // @[el2_ifu_compress_ctl.scala 145:25] + wire [7:0] l2_19 = l1[19:12] | _T_1339; // @[el2_ifu_compress_ctl.scala 122:25] wire [31:0] l2 = {l2_31,l2_19,l1[11:0]}; // @[Cat.scala 29:58] wire [8:0] sbr8d = {io_din[12],io_din[6],io_din[5],io_din[2],io_din[11],io_din[10],io_din[4],io_din[3],1'h0}; // @[Cat.scala 29:58] wire [6:0] uswimm6d = {io_din[5],io_din[12:10],io_din[6],2'h0}; // @[Cat.scala 29:58] @@ -383,129 +383,129 @@ module el2_ifu_compress_ctl( wire [6:0] _T_1381 = _T_807 ? _T_1378 : 7'h0; // @[Mux.scala 27:72] wire [6:0] _T_1382 = _T_1379 | _T_1380; // @[Mux.scala 27:72] wire [6:0] _T_1383 = _T_1382 | _T_1381; // @[Mux.scala 27:72] - wire [6:0] l3_31 = l2[31:25] | _T_1383; // @[el2_ifu_compress_ctl.scala 153:25] - wire [12:0] l3_24 = l2[24:12]; // @[el2_ifu_compress_ctl.scala 156:17] + wire [6:0] l3_31 = l2[31:25] | _T_1383; // @[el2_ifu_compress_ctl.scala 129:25] + wire [12:0] l3_24 = l2[24:12]; // @[el2_ifu_compress_ctl.scala 132:17] wire [4:0] _T_1389 = {sbr8d[4:1],sbr8d[8]}; // @[Cat.scala 29:58] wire [4:0] _T_1394 = _T_234 ? _T_1389 : 5'h0; // @[Mux.scala 27:72] wire [4:0] _T_1395 = _T_854 ? uswimm6d[4:0] : 5'h0; // @[Mux.scala 27:72] wire [4:0] _T_1396 = _T_807 ? uswspimm7d[4:0] : 5'h0; // @[Mux.scala 27:72] wire [4:0] _T_1397 = _T_1394 | _T_1395; // @[Mux.scala 27:72] wire [4:0] _T_1398 = _T_1397 | _T_1396; // @[Mux.scala 27:72] - wire [4:0] l3_11 = l2[11:7] | _T_1398; // @[el2_ifu_compress_ctl.scala 157:24] + wire [4:0] l3_11 = l2[11:7] | _T_1398; // @[el2_ifu_compress_ctl.scala 133:24] wire [31:0] l3 = {l3_31,l3_24,l3_11,l2[6:0]}; // @[Cat.scala 29:58] wire _T_1409 = _T_4 & _T_487; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1410 = _T_1409 & io_din[11]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1411 = _T_1410 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1414 = _T_1411 & _T_147; // @[el2_ifu_compress_ctl.scala 162:39] + wire _T_1414 = _T_1411 & _T_147; // @[el2_ifu_compress_ctl.scala 138:39] wire _T_1422 = _T_1409 & io_din[6]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1423 = _T_1422 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1426 = _T_1423 & _T_147; // @[el2_ifu_compress_ctl.scala 162:79] - wire _T_1427 = _T_1414 | _T_1426; // @[el2_ifu_compress_ctl.scala 162:54] + wire _T_1426 = _T_1423 & _T_147; // @[el2_ifu_compress_ctl.scala 138:79] + wire _T_1427 = _T_1414 | _T_1426; // @[el2_ifu_compress_ctl.scala 138:54] wire _T_1436 = _T_642 & io_din[11]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1437 = _T_1436 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1438 = _T_1427 | _T_1437; // @[el2_ifu_compress_ctl.scala 162:94] + wire _T_1438 = _T_1427 | _T_1437; // @[el2_ifu_compress_ctl.scala 138:94] wire _T_1446 = _T_1409 & io_din[5]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1447 = _T_1446 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1450 = _T_1447 & _T_147; // @[el2_ifu_compress_ctl.scala 163:55] - wire _T_1451 = _T_1438 | _T_1450; // @[el2_ifu_compress_ctl.scala 163:30] + wire _T_1450 = _T_1447 & _T_147; // @[el2_ifu_compress_ctl.scala 139:55] + wire _T_1451 = _T_1438 | _T_1450; // @[el2_ifu_compress_ctl.scala 139:30] wire _T_1459 = _T_1409 & io_din[10]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1460 = _T_1459 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1463 = _T_1460 & _T_147; // @[el2_ifu_compress_ctl.scala 163:96] - wire _T_1464 = _T_1451 | _T_1463; // @[el2_ifu_compress_ctl.scala 163:70] + wire _T_1463 = _T_1460 & _T_147; // @[el2_ifu_compress_ctl.scala 139:96] + wire _T_1464 = _T_1451 | _T_1463; // @[el2_ifu_compress_ctl.scala 139:70] wire _T_1473 = _T_642 & io_din[6]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1474 = _T_1473 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1475 = _T_1464 | _T_1474; // @[el2_ifu_compress_ctl.scala 163:111] + wire _T_1475 = _T_1464 | _T_1474; // @[el2_ifu_compress_ctl.scala 139:111] wire _T_1482 = io_din[15] & _T_487; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1483 = _T_1482 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1484 = _T_1483 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1485 = _T_1475 | _T_1484; // @[el2_ifu_compress_ctl.scala 164:29] + wire _T_1485 = _T_1475 | _T_1484; // @[el2_ifu_compress_ctl.scala 140:29] wire _T_1493 = _T_1409 & io_din[9]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1494 = _T_1493 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1497 = _T_1494 & _T_147; // @[el2_ifu_compress_ctl.scala 164:79] - wire _T_1498 = _T_1485 | _T_1497; // @[el2_ifu_compress_ctl.scala 164:54] + wire _T_1497 = _T_1494 & _T_147; // @[el2_ifu_compress_ctl.scala 140:79] + wire _T_1498 = _T_1485 | _T_1497; // @[el2_ifu_compress_ctl.scala 140:54] wire _T_1505 = _T_487 & io_din[6]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1506 = _T_1505 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1507 = _T_1506 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1508 = _T_1498 | _T_1507; // @[el2_ifu_compress_ctl.scala 164:94] + wire _T_1508 = _T_1498 | _T_1507; // @[el2_ifu_compress_ctl.scala 140:94] wire _T_1517 = _T_642 & io_din[5]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1518 = _T_1517 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1519 = _T_1508 | _T_1518; // @[el2_ifu_compress_ctl.scala 164:118] + wire _T_1519 = _T_1508 | _T_1518; // @[el2_ifu_compress_ctl.scala 140:118] wire _T_1527 = _T_1409 & io_din[8]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1528 = _T_1527 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1531 = _T_1528 & _T_147; // @[el2_ifu_compress_ctl.scala 165:28] - wire _T_1532 = _T_1519 | _T_1531; // @[el2_ifu_compress_ctl.scala 164:144] + wire _T_1531 = _T_1528 & _T_147; // @[el2_ifu_compress_ctl.scala 141:28] + wire _T_1532 = _T_1519 | _T_1531; // @[el2_ifu_compress_ctl.scala 140:144] wire _T_1539 = _T_487 & io_din[5]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1540 = _T_1539 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1541 = _T_1540 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1542 = _T_1532 | _T_1541; // @[el2_ifu_compress_ctl.scala 165:43] + wire _T_1542 = _T_1532 | _T_1541; // @[el2_ifu_compress_ctl.scala 141:43] wire _T_1551 = _T_642 & io_din[10]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1552 = _T_1551 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1553 = _T_1542 | _T_1552; // @[el2_ifu_compress_ctl.scala 165:67] + wire _T_1553 = _T_1542 | _T_1552; // @[el2_ifu_compress_ctl.scala 141:67] wire _T_1561 = _T_1409 & io_din[7]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1562 = _T_1561 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1565 = _T_1562 & _T_147; // @[el2_ifu_compress_ctl.scala 166:28] - wire _T_1566 = _T_1553 | _T_1565; // @[el2_ifu_compress_ctl.scala 165:94] + wire _T_1565 = _T_1562 & _T_147; // @[el2_ifu_compress_ctl.scala 142:28] + wire _T_1566 = _T_1553 | _T_1565; // @[el2_ifu_compress_ctl.scala 141:94] wire _T_1574 = io_din[12] & io_din[11]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1575 = _T_1574 & _T_38; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1576 = _T_1575 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1577 = _T_1576 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1578 = _T_1566 | _T_1577; // @[el2_ifu_compress_ctl.scala 166:43] + wire _T_1578 = _T_1566 | _T_1577; // @[el2_ifu_compress_ctl.scala 142:43] wire _T_1587 = _T_642 & io_din[9]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1588 = _T_1587 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1589 = _T_1578 | _T_1588; // @[el2_ifu_compress_ctl.scala 166:71] + wire _T_1589 = _T_1578 | _T_1588; // @[el2_ifu_compress_ctl.scala 142:71] wire _T_1597 = _T_1409 & io_din[4]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1598 = _T_1597 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1601 = _T_1598 & _T_147; // @[el2_ifu_compress_ctl.scala 167:28] - wire _T_1602 = _T_1589 | _T_1601; // @[el2_ifu_compress_ctl.scala 166:97] + wire _T_1601 = _T_1598 & _T_147; // @[el2_ifu_compress_ctl.scala 143:28] + wire _T_1602 = _T_1589 | _T_1601; // @[el2_ifu_compress_ctl.scala 142:97] wire _T_1608 = io_din[13] & io_din[12]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1609 = _T_1608 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1610 = _T_1609 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1611 = _T_1602 | _T_1610; // @[el2_ifu_compress_ctl.scala 167:43] + wire _T_1611 = _T_1602 | _T_1610; // @[el2_ifu_compress_ctl.scala 143:43] wire _T_1620 = _T_642 & io_din[8]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1621 = _T_1620 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1622 = _T_1611 | _T_1621; // @[el2_ifu_compress_ctl.scala 167:67] + wire _T_1622 = _T_1611 | _T_1621; // @[el2_ifu_compress_ctl.scala 143:67] wire _T_1630 = _T_1409 & io_din[3]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1631 = _T_1630 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1634 = _T_1631 & _T_147; // @[el2_ifu_compress_ctl.scala 168:28] - wire _T_1635 = _T_1622 | _T_1634; // @[el2_ifu_compress_ctl.scala 167:93] + wire _T_1634 = _T_1631 & _T_147; // @[el2_ifu_compress_ctl.scala 144:28] + wire _T_1635 = _T_1622 | _T_1634; // @[el2_ifu_compress_ctl.scala 143:93] wire _T_1641 = io_din[13] & io_din[4]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1642 = _T_1641 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1643 = _T_1642 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1644 = _T_1635 | _T_1643; // @[el2_ifu_compress_ctl.scala 168:43] + wire _T_1644 = _T_1635 | _T_1643; // @[el2_ifu_compress_ctl.scala 144:43] wire _T_1652 = _T_1409 & io_din[2]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1653 = _T_1652 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1656 = _T_1653 & _T_147; // @[el2_ifu_compress_ctl.scala 168:91] - wire _T_1657 = _T_1644 | _T_1656; // @[el2_ifu_compress_ctl.scala 168:66] + wire _T_1656 = _T_1653 & _T_147; // @[el2_ifu_compress_ctl.scala 144:91] + wire _T_1657 = _T_1644 | _T_1656; // @[el2_ifu_compress_ctl.scala 144:66] wire _T_1666 = _T_642 & io_din[7]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1667 = _T_1666 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1668 = _T_1657 | _T_1667; // @[el2_ifu_compress_ctl.scala 168:106] + wire _T_1668 = _T_1657 | _T_1667; // @[el2_ifu_compress_ctl.scala 144:106] wire _T_1674 = io_din[13] & io_din[3]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1675 = _T_1674 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1676 = _T_1675 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1677 = _T_1668 | _T_1676; // @[el2_ifu_compress_ctl.scala 169:29] + wire _T_1677 = _T_1668 | _T_1676; // @[el2_ifu_compress_ctl.scala 145:29] wire _T_1683 = io_din[13] & io_din[2]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1684 = _T_1683 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1685 = _T_1684 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1686 = _T_1677 | _T_1685; // @[el2_ifu_compress_ctl.scala 169:52] + wire _T_1686 = _T_1677 | _T_1685; // @[el2_ifu_compress_ctl.scala 145:52] wire _T_1692 = io_din[14] & _T_4; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1693 = _T_1692 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1694 = _T_1686 | _T_1693; // @[el2_ifu_compress_ctl.scala 169:75] + wire _T_1694 = _T_1686 | _T_1693; // @[el2_ifu_compress_ctl.scala 145:75] wire _T_1703 = _T_703 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1704 = _T_1703 & io_din[0]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1705 = _T_1694 | _T_1704; // @[el2_ifu_compress_ctl.scala 169:98] + wire _T_1705 = _T_1694 | _T_1704; // @[el2_ifu_compress_ctl.scala 145:98] wire _T_1712 = _T_820 & io_din[12]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1713 = _T_1712 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1716 = _T_1713 & _T_147; // @[el2_ifu_compress_ctl.scala 170:54] - wire _T_1717 = _T_1705 | _T_1716; // @[el2_ifu_compress_ctl.scala 170:29] + wire _T_1716 = _T_1713 & _T_147; // @[el2_ifu_compress_ctl.scala 146:54] + wire _T_1717 = _T_1705 | _T_1716; // @[el2_ifu_compress_ctl.scala 146:29] wire _T_1726 = _T_642 & _T_487; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1727 = _T_1726 & io_din[1]; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1730 = _T_1727 & _T_147; // @[el2_ifu_compress_ctl.scala 170:96] - wire _T_1731 = _T_1717 | _T_1730; // @[el2_ifu_compress_ctl.scala 170:69] + wire _T_1730 = _T_1727 & _T_147; // @[el2_ifu_compress_ctl.scala 146:96] + wire _T_1731 = _T_1717 | _T_1730; // @[el2_ifu_compress_ctl.scala 146:69] wire _T_1740 = _T_642 & io_din[12]; // @[el2_ifu_compress_ctl.scala 12:110] wire _T_1741 = _T_1740 & _T_830; // @[el2_ifu_compress_ctl.scala 12:110] - wire _T_1742 = _T_1731 | _T_1741; // @[el2_ifu_compress_ctl.scala 170:111] - wire _T_1749 = _T_1692 & _T_147; // @[el2_ifu_compress_ctl.scala 171:50] - wire legal = _T_1742 | _T_1749; // @[el2_ifu_compress_ctl.scala 171:30] + wire _T_1742 = _T_1731 | _T_1741; // @[el2_ifu_compress_ctl.scala 146:111] + wire _T_1749 = _T_1692 & _T_147; // @[el2_ifu_compress_ctl.scala 147:50] + wire legal = _T_1742 | _T_1749; // @[el2_ifu_compress_ctl.scala 147:30] wire [31:0] _T_1751 = legal ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - assign io_dout = l3 & _T_1751; // @[el2_ifu_compress_ctl.scala 173:10] + assign io_dout = l3 & _T_1751; // @[el2_ifu_compress_ctl.scala 149:10] endmodule diff --git a/el2_ifu_ifc_ctrl.anno.json b/el2_ifu_ifc_ctrl.anno.json index ce6a8e35..7b6f928c 100644 --- a/el2_ifu_ifc_ctrl.anno.json +++ b/el2_ifu_ifc_ctrl.anno.json @@ -1,40 +1,4 @@ [ - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_addr_bf", - "sources":[ - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifu_bp_btb_target_f", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_sel_next_addr_bf", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_exu_flush_path_final", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_addr_f", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_sel_btb_addr_bf", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_exu_flush_final", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_sel_last_addr_bf", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ic_hit_f", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifu_bp_hit_taken_f", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_req_f" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_sel_next_addr_bf", - "sources":[ - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ic_hit_f", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_req_f", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifu_bp_hit_taken_f", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_exu_flush_final" - ] - }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_sel_btb_addr_bf", - "sources":[ - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ic_hit_f", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifu_bp_hit_taken_f", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_req_f", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_exu_flush_final" - ] - }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifu_pmu_fetch_stall", @@ -46,6 +10,33 @@ "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifu_fb_consume1" ] }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_addr_bf", + "sources":[ + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifu_bp_btb_target_f", + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_exu_flush_path_final", + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_addr_f", + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ic_hit_f", + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_exu_flush_final", + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifu_bp_hit_taken_f", + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_req_f" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_iccm_access_bf", + "sources":[ + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_addr_bf", + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifu_bp_btb_target_f", + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_exu_flush_path_final", + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_addr_f", + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ic_hit_f", + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_exu_flush_final", + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifu_bp_hit_taken_f", + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_req_f" + ] + }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_req_bf", @@ -61,15 +52,6 @@ "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ic_hit_f" ] }, - { - "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_sel_last_addr_bf", - "sources":[ - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_exu_flush_final", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_req_f", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ic_hit_f" - ] - }, { "class":"firrtl.transforms.CombinationalPath", "sink":"~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_uncacheable_bf", @@ -77,32 +59,23 @@ "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_dec_tlu_mrac_ff", "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_addr_bf", "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifu_bp_btb_target_f", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_sel_next_addr_bf", "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_exu_flush_path_final", "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_addr_f", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_sel_btb_addr_bf", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_exu_flush_final", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_sel_last_addr_bf", "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ic_hit_f", + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_exu_flush_final", "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifu_bp_hit_taken_f", "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_req_f" ] }, { "class":"firrtl.transforms.CombinationalPath", - "sink":"~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_iccm_access_bf", + "sink":"~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_mb_empty_mod", "sources":[ - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_addr_bf", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifu_bp_btb_target_f", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_sel_next_addr_bf", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_exu_flush_path_final", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_addr_f", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_sel_btb_addr_bf", + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifu_ic_mb_empty", "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_exu_flush_final", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_sel_last_addr_bf", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ic_hit_f", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifu_bp_hit_taken_f", - "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_req_f" + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ic_dma_active", + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ifc_fetch_req_f", + "~el2_ifu_ifc_ctrl|el2_ifu_ifc_ctrl>io_ic_hit_f" ] }, { diff --git a/el2_ifu_ifc_ctrl.fir b/el2_ifu_ifc_ctrl.fir index c1c3a4ff..4e9c2876 100644 --- a/el2_ifu_ifc_ctrl.fir +++ b/el2_ifu_ifc_ctrl.fir @@ -3,10 +3,10 @@ circuit el2_ifu_ifc_ctrl : module el2_ifu_ifc_ctrl : input clock : Clock input reset : UInt<1> - output io : {flip free_clk : UInt<1>, flip active_clk : UInt<1>, flip rst_l : UInt<1>, flip scan_mode : UInt<1>, flip ic_hit_f : UInt<1>, flip ifu_ic_mb_empty : UInt<1>, flip ifu_fb_consume1 : UInt<1>, flip ifu_fb_consume2 : UInt<1>, flip dec_tlu_flush_noredir_wb : UInt<1>, flip exu_flush_final : UInt<1>, flip exu_flush_path_final : UInt<31>, flip ifu_bp_hit_taken_f : UInt<1>, flip ifu_bp_btb_target_f : UInt<31>, flip ic_dma_active : UInt<1>, flip ic_write_stall : UInt<1>, flip dma_iccm_stall_any : UInt<1>, flip dec_tlu_mrac_ff : UInt<32>, ifc_fetch_addr_f : UInt<31>, ifc_fetch_addr_bf : UInt<31>, ifc_fetch_req_f : UInt<1>, ifu_pmu_fetch_stall : UInt<1>, ifc_fetch_uncacheable_bf : UInt<1>, ifc_fetch_req_bf : UInt<1>, ifc_fetch_req_bf_raw : UInt<1>, ifc_iccm_access_bf : UInt<1>, ifc_region_acc_fault_bf : UInt<1>, ifc_dma_access_ok : UInt<1>, sel_last_addr_bf : UInt<1>, sel_btb_addr_bf : UInt<1>, sel_next_addr_bf : UInt<1>} + output io : {flip free_clk : UInt<1>, flip active_clk : UInt<1>, flip rst_l : UInt<1>, flip scan_mode : UInt<1>, flip ic_hit_f : UInt<1>, flip ifu_ic_mb_empty : UInt<1>, flip ifu_fb_consume1 : UInt<1>, flip ifu_fb_consume2 : UInt<1>, flip dec_tlu_flush_noredir_wb : UInt<1>, flip exu_flush_final : UInt<1>, flip exu_flush_path_final : UInt<31>, flip ifu_bp_hit_taken_f : UInt<1>, flip ifu_bp_btb_target_f : UInt<31>, flip ic_dma_active : UInt<1>, flip ic_write_stall : UInt<1>, flip dma_iccm_stall_any : UInt<1>, flip dec_tlu_mrac_ff : UInt<32>, ifc_fetch_addr_f : UInt<31>, ifc_fetch_addr_bf : UInt<31>, ifc_fetch_req_f : UInt<1>, ifu_pmu_fetch_stall : UInt<1>, ifc_fetch_uncacheable_bf : UInt<1>, ifc_fetch_req_bf : UInt<1>, ifc_fetch_req_bf_raw : UInt<1>, ifc_iccm_access_bf : UInt<1>, ifc_region_acc_fault_bf : UInt<1>, ifc_dma_access_ok : UInt<1>, mb_empty_mod : UInt<1>} - io.ifc_region_acc_fault_bf <= UInt<1>("h00") @[el2_ifu_ifc_ctrl.scala 42:30] - io.ifc_dma_access_ok <= UInt<1>("h00") @[el2_ifu_ifc_ctrl.scala 43:24] + io.ifc_region_acc_fault_bf <= UInt<1>("h00") @[el2_ifu_ifc_ctrl.scala 41:30] + io.ifc_dma_access_ok <= UInt<1>("h00") @[el2_ifu_ifc_ctrl.scala 42:24] wire fetch_addr_bf : UInt<32> fetch_addr_bf <= UInt<1>("h00") wire fetch_addr_next : UInt<32> @@ -47,206 +47,207 @@ circuit el2_ifu_ifc_ctrl : state <= UInt<1>("h00") wire dma_iccm_stall_any_f : UInt<1> dma_iccm_stall_any_f <= UInt<1>("h00") - node dma_stall = or(io.ic_dma_active, dma_iccm_stall_any_f) @[el2_ifu_ifc_ctrl.scala 71:36] - reg _T : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctrl.scala 72:34] - _T <= io.dma_iccm_stall_any @[el2_ifu_ifc_ctrl.scala 72:34] - dma_iccm_stall_any_f <= _T @[el2_ifu_ifc_ctrl.scala 72:24] - reg _T_1 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctrl.scala 74:20] - _T_1 <= miss_f @[el2_ifu_ifc_ctrl.scala 74:20] - miss_a <= _T_1 @[el2_ifu_ifc_ctrl.scala 74:10] - node _T_2 = not(io.exu_flush_final) @[el2_ifu_ifc_ctrl.scala 76:26] - node _T_3 = not(io.ifc_fetch_req_f) @[el2_ifu_ifc_ctrl.scala 76:49] - node _T_4 = not(io.ic_hit_f) @[el2_ifu_ifc_ctrl.scala 76:71] - node _T_5 = or(_T_3, _T_4) @[el2_ifu_ifc_ctrl.scala 76:69] - node _T_6 = and(_T_2, _T_5) @[el2_ifu_ifc_ctrl.scala 76:46] - io.sel_last_addr_bf <= _T_6 @[el2_ifu_ifc_ctrl.scala 76:23] - node _T_7 = not(io.exu_flush_final) @[el2_ifu_ifc_ctrl.scala 77:26] - node _T_8 = and(_T_7, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctrl.scala 77:46] - node _T_9 = and(_T_8, io.ifu_bp_hit_taken_f) @[el2_ifu_ifc_ctrl.scala 77:67] - node _T_10 = and(_T_9, io.ic_hit_f) @[el2_ifu_ifc_ctrl.scala 77:91] - io.sel_btb_addr_bf <= _T_10 @[el2_ifu_ifc_ctrl.scala 77:23] - node _T_11 = not(io.exu_flush_final) @[el2_ifu_ifc_ctrl.scala 78:26] - node _T_12 = and(_T_11, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctrl.scala 78:46] - node _T_13 = not(io.ifu_bp_hit_taken_f) @[el2_ifu_ifc_ctrl.scala 78:69] - node _T_14 = and(_T_12, _T_13) @[el2_ifu_ifc_ctrl.scala 78:67] - node _T_15 = and(_T_14, io.ic_hit_f) @[el2_ifu_ifc_ctrl.scala 78:92] - io.sel_next_addr_bf <= _T_15 @[el2_ifu_ifc_ctrl.scala 78:23] - node _T_16 = bits(io.exu_flush_final, 0, 0) @[el2_ifu_ifc_ctrl.scala 81:56] - node _T_17 = bits(io.sel_last_addr_bf, 0, 0) @[el2_ifu_ifc_ctrl.scala 82:49] - node _T_18 = bits(io.sel_btb_addr_bf, 0, 0) @[el2_ifu_ifc_ctrl.scala 83:48] - node _T_19 = bits(io.sel_next_addr_bf, 0, 0) @[el2_ifu_ifc_ctrl.scala 84:49] - node _T_20 = mux(_T_16, io.exu_flush_path_final, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_21 = mux(_T_17, io.ifc_fetch_addr_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_22 = mux(_T_18, io.ifu_bp_btb_target_f, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_23 = mux(_T_19, fetch_addr_next, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_24 = or(_T_20, _T_21) @[Mux.scala 27:72] - node _T_25 = or(_T_24, _T_22) @[Mux.scala 27:72] - node _T_26 = or(_T_25, _T_23) @[Mux.scala 27:72] - wire _T_27 : UInt<32> @[Mux.scala 27:72] - _T_27 <= _T_26 @[Mux.scala 27:72] - io.ifc_fetch_addr_bf <= _T_27 @[el2_ifu_ifc_ctrl.scala 81:24] - line_wrap <= UInt<1>("h00") @[el2_ifu_ifc_ctrl.scala 88:13] - node _T_28 = bits(io.ifc_fetch_addr_f, 30, 1) @[el2_ifu_ifc_ctrl.scala 90:45] - node _T_29 = add(_T_28, UInt<1>("h01")) @[el2_ifu_ifc_ctrl.scala 90:51] - node _T_30 = tail(_T_29, 1) @[el2_ifu_ifc_ctrl.scala 90:51] - node _T_31 = cat(_T_30, UInt<1>("h00")) @[Cat.scala 29:58] - fetch_addr_next <= _T_31 @[el2_ifu_ifc_ctrl.scala 90:19] - node _T_32 = not(idle) @[el2_ifu_ifc_ctrl.scala 93:30] - io.ifc_fetch_req_bf_raw <= _T_32 @[el2_ifu_ifc_ctrl.scala 93:27] - node _T_33 = or(io.ifu_fb_consume2, io.ifu_fb_consume1) @[el2_ifu_ifc_ctrl.scala 95:91] - node _T_34 = not(_T_33) @[el2_ifu_ifc_ctrl.scala 95:70] - node _T_35 = and(fb_full_f_ns, _T_34) @[el2_ifu_ifc_ctrl.scala 95:68] - node _T_36 = not(_T_35) @[el2_ifu_ifc_ctrl.scala 95:53] - node _T_37 = and(io.ifc_fetch_req_bf_raw, _T_36) @[el2_ifu_ifc_ctrl.scala 95:51] - node _T_38 = not(dma_stall) @[el2_ifu_ifc_ctrl.scala 96:5] - node _T_39 = and(_T_37, _T_38) @[el2_ifu_ifc_ctrl.scala 95:114] - node _T_40 = not(io.ic_write_stall) @[el2_ifu_ifc_ctrl.scala 96:18] - node _T_41 = and(_T_39, _T_40) @[el2_ifu_ifc_ctrl.scala 96:16] - node _T_42 = not(io.dec_tlu_flush_noredir_wb) @[el2_ifu_ifc_ctrl.scala 96:39] - node _T_43 = and(_T_41, _T_42) @[el2_ifu_ifc_ctrl.scala 96:37] - io.ifc_fetch_req_bf <= _T_43 @[el2_ifu_ifc_ctrl.scala 95:23] - node _T_44 = or(io.exu_flush_final, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctrl.scala 98:37] - fetch_bf_en <= _T_44 @[el2_ifu_ifc_ctrl.scala 98:15] - node _T_45 = not(io.ic_hit_f) @[el2_ifu_ifc_ctrl.scala 100:34] - node _T_46 = and(io.ifc_fetch_req_f, _T_45) @[el2_ifu_ifc_ctrl.scala 100:32] - node _T_47 = not(io.exu_flush_final) @[el2_ifu_ifc_ctrl.scala 100:49] - node _T_48 = and(_T_46, _T_47) @[el2_ifu_ifc_ctrl.scala 100:47] - miss_f <= _T_48 @[el2_ifu_ifc_ctrl.scala 100:10] - node _T_49 = or(io.ifu_ic_mb_empty, io.exu_flush_final) @[el2_ifu_ifc_ctrl.scala 102:39] - node _T_50 = not(dma_stall) @[el2_ifu_ifc_ctrl.scala 102:63] - node _T_51 = and(_T_49, _T_50) @[el2_ifu_ifc_ctrl.scala 102:61] - node _T_52 = not(miss_f) @[el2_ifu_ifc_ctrl.scala 102:76] - node _T_53 = and(_T_51, _T_52) @[el2_ifu_ifc_ctrl.scala 102:74] - node _T_54 = not(miss_a) @[el2_ifu_ifc_ctrl.scala 102:86] - node _T_55 = and(_T_53, _T_54) @[el2_ifu_ifc_ctrl.scala 102:84] - mb_empty_mod <= _T_55 @[el2_ifu_ifc_ctrl.scala 102:16] - node _T_56 = and(io.exu_flush_final, io.dec_tlu_flush_noredir_wb) @[el2_ifu_ifc_ctrl.scala 104:35] - goto_idle <= _T_56 @[el2_ifu_ifc_ctrl.scala 104:13] - node _T_57 = not(io.dec_tlu_flush_noredir_wb) @[el2_ifu_ifc_ctrl.scala 106:38] - node _T_58 = and(io.exu_flush_final, _T_57) @[el2_ifu_ifc_ctrl.scala 106:36] - node _T_59 = and(_T_58, idle) @[el2_ifu_ifc_ctrl.scala 106:67] - leave_idle <= _T_59 @[el2_ifu_ifc_ctrl.scala 106:14] - node _T_60 = bits(state, 1, 1) @[el2_ifu_ifc_ctrl.scala 108:29] - node _T_61 = not(_T_60) @[el2_ifu_ifc_ctrl.scala 108:23] - node _T_62 = bits(state, 0, 0) @[el2_ifu_ifc_ctrl.scala 108:40] - node _T_63 = and(_T_61, _T_62) @[el2_ifu_ifc_ctrl.scala 108:33] - node _T_64 = and(_T_63, miss_f) @[el2_ifu_ifc_ctrl.scala 108:44] - node _T_65 = not(goto_idle) @[el2_ifu_ifc_ctrl.scala 108:55] - node _T_66 = and(_T_64, _T_65) @[el2_ifu_ifc_ctrl.scala 108:53] - node _T_67 = bits(state, 1, 1) @[el2_ifu_ifc_ctrl.scala 109:11] - node _T_68 = not(mb_empty_mod) @[el2_ifu_ifc_ctrl.scala 109:17] - node _T_69 = and(_T_67, _T_68) @[el2_ifu_ifc_ctrl.scala 109:15] - node _T_70 = not(goto_idle) @[el2_ifu_ifc_ctrl.scala 109:33] - node _T_71 = and(_T_69, _T_70) @[el2_ifu_ifc_ctrl.scala 109:31] - node next_state_1 = or(_T_66, _T_71) @[el2_ifu_ifc_ctrl.scala 108:67] - node _T_72 = not(goto_idle) @[el2_ifu_ifc_ctrl.scala 111:23] - node _T_73 = and(_T_72, leave_idle) @[el2_ifu_ifc_ctrl.scala 111:34] - node _T_74 = bits(state, 0, 0) @[el2_ifu_ifc_ctrl.scala 111:56] - node _T_75 = not(goto_idle) @[el2_ifu_ifc_ctrl.scala 111:62] - node _T_76 = and(_T_74, _T_75) @[el2_ifu_ifc_ctrl.scala 111:60] - node next_state_0 = or(_T_73, _T_76) @[el2_ifu_ifc_ctrl.scala 111:48] - node _T_77 = cat(next_state_0, next_state_0) @[Cat.scala 29:58] - reg _T_78 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctrl.scala 113:19] - _T_78 <= _T_77 @[el2_ifu_ifc_ctrl.scala 113:19] - state <= _T_78 @[el2_ifu_ifc_ctrl.scala 113:9] - flush_fb <= io.exu_flush_final @[el2_ifu_ifc_ctrl.scala 118:12] - node _T_79 = not(io.ifu_fb_consume2) @[el2_ifu_ifc_ctrl.scala 120:38] - node _T_80 = and(io.ifu_fb_consume1, _T_79) @[el2_ifu_ifc_ctrl.scala 120:36] - node _T_81 = not(io.ifc_fetch_req_f) @[el2_ifu_ifc_ctrl.scala 120:61] - node _T_82 = or(_T_81, miss_f) @[el2_ifu_ifc_ctrl.scala 120:81] - node _T_83 = and(_T_80, _T_82) @[el2_ifu_ifc_ctrl.scala 120:58] - node _T_84 = and(io.ifu_fb_consume2, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctrl.scala 121:25] - node _T_85 = or(_T_83, _T_84) @[el2_ifu_ifc_ctrl.scala 120:92] - fb_right <= _T_85 @[el2_ifu_ifc_ctrl.scala 120:12] - node _T_86 = not(io.ifc_fetch_req_f) @[el2_ifu_ifc_ctrl.scala 123:39] - node _T_87 = or(_T_86, miss_f) @[el2_ifu_ifc_ctrl.scala 123:59] - node _T_88 = and(io.ifu_fb_consume2, _T_87) @[el2_ifu_ifc_ctrl.scala 123:36] - fb_right2 <= _T_88 @[el2_ifu_ifc_ctrl.scala 123:13] - node _T_89 = or(io.ifu_fb_consume1, io.ifu_fb_consume2) @[el2_ifu_ifc_ctrl.scala 124:56] - node _T_90 = not(_T_89) @[el2_ifu_ifc_ctrl.scala 124:35] - node _T_91 = and(io.ifc_fetch_req_f, _T_90) @[el2_ifu_ifc_ctrl.scala 124:33] - node _T_92 = not(miss_f) @[el2_ifu_ifc_ctrl.scala 124:80] - node _T_93 = and(_T_91, _T_92) @[el2_ifu_ifc_ctrl.scala 124:78] - fb_left <= _T_93 @[el2_ifu_ifc_ctrl.scala 124:11] - node _T_94 = bits(flush_fb, 0, 0) @[el2_ifu_ifc_ctrl.scala 126:37] - node _T_95 = not(flush_fb) @[el2_ifu_ifc_ctrl.scala 127:6] - node _T_96 = and(_T_95, fb_right) @[el2_ifu_ifc_ctrl.scala 127:16] - node _T_97 = bits(_T_96, 0, 0) @[el2_ifu_ifc_ctrl.scala 127:28] - node _T_98 = bits(fb_write_f, 3, 1) @[el2_ifu_ifc_ctrl.scala 127:62] - node _T_99 = cat(UInt<1>("h00"), _T_98) @[Cat.scala 29:58] - node _T_100 = not(flush_fb) @[el2_ifu_ifc_ctrl.scala 128:6] - node _T_101 = and(_T_100, fb_right2) @[el2_ifu_ifc_ctrl.scala 128:16] - node _T_102 = bits(_T_101, 0, 0) @[el2_ifu_ifc_ctrl.scala 128:29] - node _T_103 = bits(fb_write_f, 3, 2) @[el2_ifu_ifc_ctrl.scala 128:63] - node _T_104 = cat(UInt<2>("h00"), _T_103) @[Cat.scala 29:58] - node _T_105 = not(flush_fb) @[el2_ifu_ifc_ctrl.scala 129:6] - node _T_106 = and(_T_105, fb_left) @[el2_ifu_ifc_ctrl.scala 129:16] - node _T_107 = bits(_T_106, 0, 0) @[el2_ifu_ifc_ctrl.scala 129:27] - node _T_108 = bits(fb_write_f, 2, 0) @[el2_ifu_ifc_ctrl.scala 129:51] - node _T_109 = cat(_T_108, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_110 = not(flush_fb) @[el2_ifu_ifc_ctrl.scala 130:6] - node _T_111 = not(fb_right) @[el2_ifu_ifc_ctrl.scala 130:18] - node _T_112 = and(_T_110, _T_111) @[el2_ifu_ifc_ctrl.scala 130:16] - node _T_113 = not(fb_right2) @[el2_ifu_ifc_ctrl.scala 130:30] - node _T_114 = and(_T_112, _T_113) @[el2_ifu_ifc_ctrl.scala 130:28] - node _T_115 = not(fb_left) @[el2_ifu_ifc_ctrl.scala 130:43] - node _T_116 = and(_T_114, _T_115) @[el2_ifu_ifc_ctrl.scala 130:41] - node _T_117 = bits(_T_116, 0, 0) @[el2_ifu_ifc_ctrl.scala 130:53] - node _T_118 = bits(fb_write_f, 3, 0) @[el2_ifu_ifc_ctrl.scala 130:73] - node _T_119 = mux(_T_94, UInt<4>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] - node _T_120 = mux(_T_97, _T_99, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_121 = mux(_T_102, _T_104, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_122 = mux(_T_107, _T_109, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_123 = mux(_T_117, _T_118, UInt<1>("h00")) @[Mux.scala 27:72] - node _T_124 = or(_T_119, _T_120) @[Mux.scala 27:72] + node dma_stall = or(io.ic_dma_active, dma_iccm_stall_any_f) @[el2_ifu_ifc_ctrl.scala 66:36] + reg _T : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctrl.scala 67:34] + _T <= io.dma_iccm_stall_any @[el2_ifu_ifc_ctrl.scala 67:34] + dma_iccm_stall_any_f <= _T @[el2_ifu_ifc_ctrl.scala 67:24] + reg _T_1 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctrl.scala 69:20] + _T_1 <= miss_f @[el2_ifu_ifc_ctrl.scala 69:20] + miss_a <= _T_1 @[el2_ifu_ifc_ctrl.scala 69:10] + node _T_2 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 71:26] + node _T_3 = eq(io.ifc_fetch_req_f, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 71:49] + node _T_4 = eq(io.ic_hit_f, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 71:71] + node _T_5 = or(_T_3, _T_4) @[el2_ifu_ifc_ctrl.scala 71:69] + node sel_last_addr_bf = and(_T_2, _T_5) @[el2_ifu_ifc_ctrl.scala 71:46] + node _T_6 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 72:26] + node _T_7 = and(_T_6, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctrl.scala 72:46] + node _T_8 = and(_T_7, io.ifu_bp_hit_taken_f) @[el2_ifu_ifc_ctrl.scala 72:67] + node sel_btb_addr_bf = and(_T_8, io.ic_hit_f) @[el2_ifu_ifc_ctrl.scala 72:92] + node _T_9 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 73:26] + node _T_10 = and(_T_9, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctrl.scala 73:46] + node _T_11 = eq(io.ifu_bp_hit_taken_f, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 73:69] + node _T_12 = and(_T_10, _T_11) @[el2_ifu_ifc_ctrl.scala 73:67] + node sel_next_addr_bf = and(_T_12, io.ic_hit_f) @[el2_ifu_ifc_ctrl.scala 73:92] + node _T_13 = bits(io.exu_flush_final, 0, 0) @[el2_ifu_ifc_ctrl.scala 76:56] + node _T_14 = bits(sel_last_addr_bf, 0, 0) @[el2_ifu_ifc_ctrl.scala 77:46] + node _T_15 = bits(sel_btb_addr_bf, 0, 0) @[el2_ifu_ifc_ctrl.scala 78:45] + node _T_16 = bits(sel_next_addr_bf, 0, 0) @[el2_ifu_ifc_ctrl.scala 79:46] + node _T_17 = mux(_T_13, io.exu_flush_path_final, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_18 = mux(_T_14, io.ifc_fetch_addr_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_19 = mux(_T_15, io.ifu_bp_btb_target_f, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_20 = mux(_T_16, fetch_addr_next, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_21 = or(_T_17, _T_18) @[Mux.scala 27:72] + node _T_22 = or(_T_21, _T_19) @[Mux.scala 27:72] + node _T_23 = or(_T_22, _T_20) @[Mux.scala 27:72] + wire _T_24 : UInt<32> @[Mux.scala 27:72] + _T_24 <= _T_23 @[Mux.scala 27:72] + io.ifc_fetch_addr_bf <= _T_24 @[el2_ifu_ifc_ctrl.scala 76:24] + line_wrap <= UInt<1>("h00") @[el2_ifu_ifc_ctrl.scala 83:13] + node _T_25 = bits(line_wrap, 0, 0) @[el2_ifu_ifc_ctrl.scala 84:47] + node _T_26 = bits(io.ifc_fetch_addr_f, 0, 0) @[el2_ifu_ifc_ctrl.scala 84:75] + node fetch_addr_next_1 = mux(_T_25, UInt<1>("h00"), _T_26) @[el2_ifu_ifc_ctrl.scala 84:30] + node _T_27 = bits(io.ifc_fetch_addr_f, 30, 1) @[el2_ifu_ifc_ctrl.scala 85:45] + node _T_28 = add(_T_27, UInt<1>("h01")) @[el2_ifu_ifc_ctrl.scala 85:51] + node _T_29 = tail(_T_28, 1) @[el2_ifu_ifc_ctrl.scala 85:51] + node _T_30 = cat(_T_29, UInt<1>("h00")) @[Cat.scala 29:58] + fetch_addr_next <= _T_30 @[el2_ifu_ifc_ctrl.scala 85:19] + node _T_31 = not(idle) @[el2_ifu_ifc_ctrl.scala 88:30] + io.ifc_fetch_req_bf_raw <= _T_31 @[el2_ifu_ifc_ctrl.scala 88:27] + node _T_32 = or(io.ifu_fb_consume2, io.ifu_fb_consume1) @[el2_ifu_ifc_ctrl.scala 90:91] + node _T_33 = eq(_T_32, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 90:70] + node _T_34 = and(fb_full_f_ns, _T_33) @[el2_ifu_ifc_ctrl.scala 90:68] + node _T_35 = eq(_T_34, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 90:53] + node _T_36 = and(io.ifc_fetch_req_bf_raw, _T_35) @[el2_ifu_ifc_ctrl.scala 90:51] + node _T_37 = eq(dma_stall, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 91:5] + node _T_38 = and(_T_36, _T_37) @[el2_ifu_ifc_ctrl.scala 90:114] + node _T_39 = eq(io.ic_write_stall, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 91:18] + node _T_40 = and(_T_38, _T_39) @[el2_ifu_ifc_ctrl.scala 91:16] + node _T_41 = eq(io.dec_tlu_flush_noredir_wb, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 91:39] + node _T_42 = and(_T_40, _T_41) @[el2_ifu_ifc_ctrl.scala 91:37] + io.ifc_fetch_req_bf <= _T_42 @[el2_ifu_ifc_ctrl.scala 90:23] + node _T_43 = or(io.exu_flush_final, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctrl.scala 93:37] + fetch_bf_en <= _T_43 @[el2_ifu_ifc_ctrl.scala 93:15] + node _T_44 = eq(io.ic_hit_f, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 95:34] + node _T_45 = and(io.ifc_fetch_req_f, _T_44) @[el2_ifu_ifc_ctrl.scala 95:32] + node _T_46 = eq(io.exu_flush_final, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 95:49] + node _T_47 = and(_T_45, _T_46) @[el2_ifu_ifc_ctrl.scala 95:47] + miss_f <= _T_47 @[el2_ifu_ifc_ctrl.scala 95:10] + node _T_48 = or(io.ifu_ic_mb_empty, io.exu_flush_final) @[el2_ifu_ifc_ctrl.scala 97:39] + node _T_49 = eq(dma_stall, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 97:63] + node _T_50 = and(_T_48, _T_49) @[el2_ifu_ifc_ctrl.scala 97:61] + node _T_51 = eq(miss_f, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 97:76] + node _T_52 = and(_T_50, _T_51) @[el2_ifu_ifc_ctrl.scala 97:74] + node _T_53 = eq(miss_a, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 97:86] + node _T_54 = and(_T_52, _T_53) @[el2_ifu_ifc_ctrl.scala 97:84] + mb_empty_mod <= _T_54 @[el2_ifu_ifc_ctrl.scala 97:16] + io.mb_empty_mod <= mb_empty_mod @[el2_ifu_ifc_ctrl.scala 98:19] + node _T_55 = and(io.exu_flush_final, io.dec_tlu_flush_noredir_wb) @[el2_ifu_ifc_ctrl.scala 99:35] + goto_idle <= _T_55 @[el2_ifu_ifc_ctrl.scala 99:13] + node _T_56 = eq(io.dec_tlu_flush_noredir_wb, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 101:38] + node _T_57 = and(io.exu_flush_final, _T_56) @[el2_ifu_ifc_ctrl.scala 101:36] + node _T_58 = and(_T_57, idle) @[el2_ifu_ifc_ctrl.scala 101:67] + leave_idle <= _T_58 @[el2_ifu_ifc_ctrl.scala 101:14] + node _T_59 = bits(state, 1, 1) @[el2_ifu_ifc_ctrl.scala 103:29] + node _T_60 = eq(_T_59, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 103:23] + node _T_61 = bits(state, 0, 0) @[el2_ifu_ifc_ctrl.scala 103:40] + node _T_62 = and(_T_60, _T_61) @[el2_ifu_ifc_ctrl.scala 103:33] + node _T_63 = and(_T_62, miss_f) @[el2_ifu_ifc_ctrl.scala 103:44] + node _T_64 = eq(goto_idle, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 103:55] + node _T_65 = and(_T_63, _T_64) @[el2_ifu_ifc_ctrl.scala 103:53] + node _T_66 = bits(state, 1, 1) @[el2_ifu_ifc_ctrl.scala 104:11] + node _T_67 = eq(mb_empty_mod, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 104:17] + node _T_68 = and(_T_66, _T_67) @[el2_ifu_ifc_ctrl.scala 104:15] + node _T_69 = eq(goto_idle, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 104:33] + node _T_70 = and(_T_68, _T_69) @[el2_ifu_ifc_ctrl.scala 104:31] + node next_state_1 = or(_T_65, _T_70) @[el2_ifu_ifc_ctrl.scala 103:67] + node _T_71 = eq(goto_idle, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 106:23] + node _T_72 = and(_T_71, leave_idle) @[el2_ifu_ifc_ctrl.scala 106:34] + node _T_73 = bits(state, 0, 0) @[el2_ifu_ifc_ctrl.scala 106:56] + node _T_74 = eq(goto_idle, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 106:62] + node _T_75 = and(_T_73, _T_74) @[el2_ifu_ifc_ctrl.scala 106:60] + node next_state_0 = or(_T_72, _T_75) @[el2_ifu_ifc_ctrl.scala 106:48] + node _T_76 = cat(next_state_0, next_state_0) @[Cat.scala 29:58] + reg _T_77 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctrl.scala 108:19] + _T_77 <= _T_76 @[el2_ifu_ifc_ctrl.scala 108:19] + state <= _T_77 @[el2_ifu_ifc_ctrl.scala 108:9] + flush_fb <= io.exu_flush_final @[el2_ifu_ifc_ctrl.scala 110:12] + node _T_78 = eq(io.ifu_fb_consume2, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 112:38] + node _T_79 = and(io.ifu_fb_consume1, _T_78) @[el2_ifu_ifc_ctrl.scala 112:36] + node _T_80 = eq(io.ifc_fetch_req_f, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 112:61] + node _T_81 = or(_T_80, miss_f) @[el2_ifu_ifc_ctrl.scala 112:81] + node _T_82 = and(_T_79, _T_81) @[el2_ifu_ifc_ctrl.scala 112:58] + node _T_83 = and(io.ifu_fb_consume2, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctrl.scala 113:25] + node _T_84 = or(_T_82, _T_83) @[el2_ifu_ifc_ctrl.scala 112:92] + fb_right <= _T_84 @[el2_ifu_ifc_ctrl.scala 112:12] + node _T_85 = not(io.ifc_fetch_req_f) @[el2_ifu_ifc_ctrl.scala 115:39] + node _T_86 = or(_T_85, miss_f) @[el2_ifu_ifc_ctrl.scala 115:59] + node _T_87 = and(io.ifu_fb_consume2, _T_86) @[el2_ifu_ifc_ctrl.scala 115:36] + fb_right2 <= _T_87 @[el2_ifu_ifc_ctrl.scala 115:13] + node _T_88 = or(io.ifu_fb_consume1, io.ifu_fb_consume2) @[el2_ifu_ifc_ctrl.scala 116:56] + node _T_89 = eq(_T_88, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 116:35] + node _T_90 = and(io.ifc_fetch_req_f, _T_89) @[el2_ifu_ifc_ctrl.scala 116:33] + node _T_91 = eq(miss_f, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 116:80] + node _T_92 = and(_T_90, _T_91) @[el2_ifu_ifc_ctrl.scala 116:78] + fb_left <= _T_92 @[el2_ifu_ifc_ctrl.scala 116:11] + node _T_93 = bits(flush_fb, 0, 0) @[el2_ifu_ifc_ctrl.scala 118:37] + node _T_94 = eq(flush_fb, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 119:6] + node _T_95 = and(_T_94, fb_right) @[el2_ifu_ifc_ctrl.scala 119:16] + node _T_96 = bits(_T_95, 0, 0) @[el2_ifu_ifc_ctrl.scala 119:28] + node _T_97 = bits(fb_write_f, 3, 1) @[el2_ifu_ifc_ctrl.scala 119:62] + node _T_98 = cat(UInt<1>("h00"), _T_97) @[Cat.scala 29:58] + node _T_99 = eq(flush_fb, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 120:6] + node _T_100 = and(_T_99, fb_right2) @[el2_ifu_ifc_ctrl.scala 120:16] + node _T_101 = bits(_T_100, 0, 0) @[el2_ifu_ifc_ctrl.scala 120:29] + node _T_102 = bits(fb_write_f, 3, 2) @[el2_ifu_ifc_ctrl.scala 120:63] + node _T_103 = cat(UInt<2>("h00"), _T_102) @[Cat.scala 29:58] + node _T_104 = eq(flush_fb, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 121:6] + node _T_105 = and(_T_104, fb_left) @[el2_ifu_ifc_ctrl.scala 121:16] + node _T_106 = bits(_T_105, 0, 0) @[el2_ifu_ifc_ctrl.scala 121:27] + node _T_107 = bits(fb_write_f, 2, 0) @[el2_ifu_ifc_ctrl.scala 121:51] + node _T_108 = cat(_T_107, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_109 = eq(flush_fb, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 122:6] + node _T_110 = eq(fb_right, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 122:18] + node _T_111 = and(_T_109, _T_110) @[el2_ifu_ifc_ctrl.scala 122:16] + node _T_112 = eq(fb_right2, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 122:30] + node _T_113 = and(_T_111, _T_112) @[el2_ifu_ifc_ctrl.scala 122:28] + node _T_114 = eq(fb_left, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 122:43] + node _T_115 = and(_T_113, _T_114) @[el2_ifu_ifc_ctrl.scala 122:41] + node _T_116 = bits(_T_115, 0, 0) @[el2_ifu_ifc_ctrl.scala 122:53] + node _T_117 = bits(fb_write_f, 3, 0) @[el2_ifu_ifc_ctrl.scala 122:73] + node _T_118 = mux(_T_93, UInt<4>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_119 = mux(_T_96, _T_98, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_120 = mux(_T_101, _T_103, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_121 = mux(_T_106, _T_108, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_122 = mux(_T_116, _T_117, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_123 = or(_T_118, _T_119) @[Mux.scala 27:72] + node _T_124 = or(_T_123, _T_120) @[Mux.scala 27:72] node _T_125 = or(_T_124, _T_121) @[Mux.scala 27:72] node _T_126 = or(_T_125, _T_122) @[Mux.scala 27:72] - node _T_127 = or(_T_126, _T_123) @[Mux.scala 27:72] - wire _T_128 : UInt<4> @[Mux.scala 27:72] - _T_128 <= _T_127 @[Mux.scala 27:72] - fb_write_ns <= _T_128 @[el2_ifu_ifc_ctrl.scala 126:15] - node _T_129 = bits(fb_write_ns, 3, 3) @[el2_ifu_ifc_ctrl.scala 133:38] - reg _T_130 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctrl.scala 133:26] - _T_130 <= _T_129 @[el2_ifu_ifc_ctrl.scala 133:26] - fb_full_f_ns <= _T_130 @[el2_ifu_ifc_ctrl.scala 133:16] - node _T_131 = eq(state, UInt<2>("h00")) @[el2_ifu_ifc_ctrl.scala 135:17] - idle <= _T_131 @[el2_ifu_ifc_ctrl.scala 135:8] - node _T_132 = eq(state, UInt<2>("h03")) @[el2_ifu_ifc_ctrl.scala 136:16] - wfm <= _T_132 @[el2_ifu_ifc_ctrl.scala 136:7] - node _T_133 = bits(fb_write_ns, 3, 3) @[el2_ifu_ifc_ctrl.scala 138:30] - fb_full_f_ns <= _T_133 @[el2_ifu_ifc_ctrl.scala 138:16] - reg fb_full_f : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctrl.scala 139:26] - fb_full_f <= fb_full_f_ns @[el2_ifu_ifc_ctrl.scala 139:26] - reg _T_134 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctrl.scala 140:24] - _T_134 <= fb_write_ns @[el2_ifu_ifc_ctrl.scala 140:24] - fb_write_f <= _T_134 @[el2_ifu_ifc_ctrl.scala 140:14] - node _T_135 = or(io.ifu_fb_consume2, io.ifu_fb_consume1) @[el2_ifu_ifc_ctrl.scala 143:26] - node _T_136 = or(_T_135, io.exu_flush_final) @[el2_ifu_ifc_ctrl.scala 143:47] - node _T_137 = not(_T_136) @[el2_ifu_ifc_ctrl.scala 143:5] - node _T_138 = and(fb_full_f, _T_137) @[el2_ifu_ifc_ctrl.scala 142:75] - node _T_139 = or(_T_138, dma_stall) @[el2_ifu_ifc_ctrl.scala 143:70] - node _T_140 = and(io.ifc_fetch_req_bf_raw, _T_139) @[el2_ifu_ifc_ctrl.scala 142:60] - node _T_141 = or(wfm, _T_140) @[el2_ifu_ifc_ctrl.scala 142:33] - io.ifu_pmu_fetch_stall <= _T_141 @[el2_ifu_ifc_ctrl.scala 142:26] - node _T_142 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_143 = bits(_T_142, 31, 28) @[el2_lib.scala 214:25] - node iccm_acc_in_region_bf = eq(_T_143, UInt<4>("h0e")) @[el2_lib.scala 214:47] - node _T_144 = bits(_T_142, 31, 16) @[el2_lib.scala 217:14] - node iccm_acc_in_range_bf = eq(_T_144, UInt<16>("h0ee00")) @[el2_lib.scala 217:29] - io.ifc_iccm_access_bf <= iccm_acc_in_range_bf @[el2_ifu_ifc_ctrl.scala 149:25] - node _T_145 = bits(io.ifc_fetch_addr_bf, 30, 27) @[el2_ifu_ifc_ctrl.scala 150:78] - node _T_146 = cat(_T_145, UInt<1>("h00")) @[Cat.scala 29:58] - node _T_147 = dshr(io.dec_tlu_mrac_ff, _T_146) @[el2_ifu_ifc_ctrl.scala 150:53] - node _T_148 = bits(_T_147, 0, 0) @[el2_ifu_ifc_ctrl.scala 150:53] - node _T_149 = not(_T_148) @[el2_ifu_ifc_ctrl.scala 150:34] - io.ifc_fetch_uncacheable_bf <= _T_149 @[el2_ifu_ifc_ctrl.scala 150:31] - reg _T_150 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctrl.scala 154:32] - _T_150 <= io.ifc_fetch_req_bf @[el2_ifu_ifc_ctrl.scala 154:32] - io.ifc_fetch_req_f <= _T_150 @[el2_ifu_ifc_ctrl.scala 154:22] - node _T_151 = or(io.exu_flush_final, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctrl.scala 157:88] - reg _T_152 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] - when _T_151 : @[Reg.scala 28:19] - _T_152 <= io.ifc_fetch_addr_bf @[Reg.scala 28:23] + wire _T_127 : UInt<4> @[Mux.scala 27:72] + _T_127 <= _T_126 @[Mux.scala 27:72] + fb_write_ns <= _T_127 @[el2_ifu_ifc_ctrl.scala 118:15] + node _T_128 = bits(fb_write_ns, 3, 3) @[el2_ifu_ifc_ctrl.scala 125:38] + reg _T_129 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctrl.scala 125:26] + _T_129 <= _T_128 @[el2_ifu_ifc_ctrl.scala 125:26] + fb_full_f_ns <= _T_129 @[el2_ifu_ifc_ctrl.scala 125:16] + node _T_130 = eq(state, UInt<2>("h00")) @[el2_ifu_ifc_ctrl.scala 127:17] + idle <= _T_130 @[el2_ifu_ifc_ctrl.scala 127:8] + node _T_131 = eq(state, UInt<2>("h03")) @[el2_ifu_ifc_ctrl.scala 128:16] + wfm <= _T_131 @[el2_ifu_ifc_ctrl.scala 128:7] + node _T_132 = bits(fb_write_ns, 3, 3) @[el2_ifu_ifc_ctrl.scala 130:30] + fb_full_f_ns <= _T_132 @[el2_ifu_ifc_ctrl.scala 130:16] + reg fb_full_f : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctrl.scala 131:26] + fb_full_f <= fb_full_f_ns @[el2_ifu_ifc_ctrl.scala 131:26] + reg _T_133 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctrl.scala 132:24] + _T_133 <= fb_write_ns @[el2_ifu_ifc_ctrl.scala 132:24] + fb_write_f <= _T_133 @[el2_ifu_ifc_ctrl.scala 132:14] + node _T_134 = or(io.ifu_fb_consume2, io.ifu_fb_consume1) @[el2_ifu_ifc_ctrl.scala 135:40] + node _T_135 = or(_T_134, io.exu_flush_final) @[el2_ifu_ifc_ctrl.scala 135:61] + node _T_136 = eq(_T_135, UInt<1>("h00")) @[el2_ifu_ifc_ctrl.scala 135:19] + node _T_137 = and(fb_full_f, _T_136) @[el2_ifu_ifc_ctrl.scala 135:17] + node _T_138 = or(_T_137, dma_stall) @[el2_ifu_ifc_ctrl.scala 135:84] + node _T_139 = and(io.ifc_fetch_req_bf_raw, _T_138) @[el2_ifu_ifc_ctrl.scala 134:60] + node _T_140 = or(wfm, _T_139) @[el2_ifu_ifc_ctrl.scala 134:33] + io.ifu_pmu_fetch_stall <= _T_140 @[el2_ifu_ifc_ctrl.scala 134:26] + node _T_141 = cat(io.ifc_fetch_addr_bf, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_142 = bits(_T_141, 31, 28) @[el2_lib.scala 214:25] + node iccm_acc_in_region_bf = eq(_T_142, UInt<4>("h0e")) @[el2_lib.scala 214:47] + node _T_143 = bits(_T_141, 31, 16) @[el2_lib.scala 217:14] + node iccm_acc_in_range_bf = eq(_T_143, UInt<16>("h0ee00")) @[el2_lib.scala 217:29] + io.ifc_iccm_access_bf <= iccm_acc_in_range_bf @[el2_ifu_ifc_ctrl.scala 141:25] + node _T_144 = bits(io.ifc_fetch_addr_bf, 30, 27) @[el2_ifu_ifc_ctrl.scala 142:78] + node _T_145 = cat(_T_144, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_146 = dshr(io.dec_tlu_mrac_ff, _T_145) @[el2_ifu_ifc_ctrl.scala 142:53] + node _T_147 = bits(_T_146, 0, 0) @[el2_ifu_ifc_ctrl.scala 142:53] + node _T_148 = not(_T_147) @[el2_ifu_ifc_ctrl.scala 142:34] + io.ifc_fetch_uncacheable_bf <= _T_148 @[el2_ifu_ifc_ctrl.scala 142:31] + reg _T_149 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[el2_ifu_ifc_ctrl.scala 144:32] + _T_149 <= io.ifc_fetch_req_bf @[el2_ifu_ifc_ctrl.scala 144:32] + io.ifc_fetch_req_f <= _T_149 @[el2_ifu_ifc_ctrl.scala 144:22] + node _T_150 = or(io.exu_flush_final, io.ifc_fetch_req_f) @[el2_ifu_ifc_ctrl.scala 146:88] + reg _T_151 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_150 : @[Reg.scala 28:19] + _T_151 <= io.ifc_fetch_addr_bf @[Reg.scala 28:23] skip @[Reg.scala 28:19] - io.ifc_fetch_addr_f <= _T_152 @[el2_ifu_ifc_ctrl.scala 157:23] + io.ifc_fetch_addr_f <= _T_151 @[el2_ifu_ifc_ctrl.scala 146:23] diff --git a/el2_ifu_ifc_ctrl.v b/el2_ifu_ifc_ctrl.v index ff6da706..20d8e6b8 100644 --- a/el2_ifu_ifc_ctrl.v +++ b/el2_ifu_ifc_ctrl.v @@ -28,9 +28,7 @@ module el2_ifu_ifc_ctrl( output io_ifc_iccm_access_bf, output io_ifc_region_acc_fault_bf, output io_ifc_dma_access_ok, - output io_sel_last_addr_bf, - output io_sel_btb_addr_bf, - output io_sel_next_addr_bf + output io_mb_empty_mod ); `ifdef RANDOMIZE_REG_INIT reg [31:0] _RAND_0; @@ -39,111 +37,118 @@ module el2_ifu_ifc_ctrl( reg [31:0] _RAND_3; reg [31:0] _RAND_4; reg [31:0] _RAND_5; + reg [31:0] _RAND_6; `endif // RANDOMIZE_REG_INIT - reg dma_iccm_stall_any_f; // @[el2_ifu_ifc_ctrl.scala 72:34] - wire dma_stall = io_ic_dma_active | dma_iccm_stall_any_f; // @[el2_ifu_ifc_ctrl.scala 71:36] - wire _T_2 = ~io_exu_flush_final; // @[el2_ifu_ifc_ctrl.scala 76:26] - wire _T_3 = ~io_ifc_fetch_req_f; // @[el2_ifu_ifc_ctrl.scala 76:49] - wire _T_4 = ~io_ic_hit_f; // @[el2_ifu_ifc_ctrl.scala 76:71] - wire _T_5 = _T_3 | _T_4; // @[el2_ifu_ifc_ctrl.scala 76:69] - wire _T_8 = _T_2 & io_ifc_fetch_req_f; // @[el2_ifu_ifc_ctrl.scala 77:46] - wire _T_9 = _T_8 & io_ifu_bp_hit_taken_f; // @[el2_ifu_ifc_ctrl.scala 77:67] - wire _T_13 = ~io_ifu_bp_hit_taken_f; // @[el2_ifu_ifc_ctrl.scala 78:69] - wire _T_14 = _T_8 & _T_13; // @[el2_ifu_ifc_ctrl.scala 78:67] - wire [30:0] _T_20 = io_exu_flush_final ? io_exu_flush_path_final : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_21 = io_sel_last_addr_bf ? io_ifc_fetch_addr_f : 31'h0; // @[Mux.scala 27:72] - wire [30:0] _T_22 = io_sel_btb_addr_bf ? io_ifu_bp_btb_target_f : 31'h0; // @[Mux.scala 27:72] - wire [29:0] _T_30 = io_ifc_fetch_addr_f[30:1] + 30'h1; // @[el2_ifu_ifc_ctrl.scala 90:51] - wire [30:0] _T_31 = {_T_30,1'h0}; // @[Cat.scala 29:58] - wire [31:0] fetch_addr_next = {{1'd0}, _T_31}; // @[el2_ifu_ifc_ctrl.scala 90:19] - wire [31:0] _T_23 = io_sel_next_addr_bf ? fetch_addr_next : 32'h0; // @[Mux.scala 27:72] - wire [30:0] _T_24 = _T_20 | _T_21; // @[Mux.scala 27:72] - wire [30:0] _T_25 = _T_24 | _T_22; // @[Mux.scala 27:72] - wire [31:0] _GEN_1 = {{1'd0}, _T_25}; // @[Mux.scala 27:72] - wire [31:0] _T_26 = _GEN_1 | _T_23; // @[Mux.scala 27:72] - reg [1:0] state; // @[el2_ifu_ifc_ctrl.scala 113:19] - wire idle = state == 2'h0; // @[el2_ifu_ifc_ctrl.scala 135:17] - wire _T_33 = io_ifu_fb_consume2 | io_ifu_fb_consume1; // @[el2_ifu_ifc_ctrl.scala 95:91] - wire _T_34 = ~_T_33; // @[el2_ifu_ifc_ctrl.scala 95:70] - wire [3:0] _T_119 = io_exu_flush_final ? 4'h1 : 4'h0; // @[Mux.scala 27:72] - wire _T_79 = ~io_ifu_fb_consume2; // @[el2_ifu_ifc_ctrl.scala 120:38] - wire _T_80 = io_ifu_fb_consume1 & _T_79; // @[el2_ifu_ifc_ctrl.scala 120:36] - wire _T_46 = io_ifc_fetch_req_f & _T_4; // @[el2_ifu_ifc_ctrl.scala 100:32] - wire miss_f = _T_46 & _T_2; // @[el2_ifu_ifc_ctrl.scala 100:47] - wire _T_82 = _T_3 | miss_f; // @[el2_ifu_ifc_ctrl.scala 120:81] - wire _T_83 = _T_80 & _T_82; // @[el2_ifu_ifc_ctrl.scala 120:58] - wire _T_84 = io_ifu_fb_consume2 & io_ifc_fetch_req_f; // @[el2_ifu_ifc_ctrl.scala 121:25] - wire fb_right = _T_83 | _T_84; // @[el2_ifu_ifc_ctrl.scala 120:92] - wire _T_96 = _T_2 & fb_right; // @[el2_ifu_ifc_ctrl.scala 127:16] - reg [3:0] fb_write_f; // @[el2_ifu_ifc_ctrl.scala 140:24] - wire [3:0] _T_99 = {1'h0,fb_write_f[3:1]}; // @[Cat.scala 29:58] - wire [3:0] _T_120 = _T_96 ? _T_99 : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_124 = _T_119 | _T_120; // @[Mux.scala 27:72] - wire fb_right2 = io_ifu_fb_consume2 & _T_82; // @[el2_ifu_ifc_ctrl.scala 123:36] - wire _T_101 = _T_2 & fb_right2; // @[el2_ifu_ifc_ctrl.scala 128:16] - wire [3:0] _T_104 = {2'h0,fb_write_f[3:2]}; // @[Cat.scala 29:58] - wire [3:0] _T_121 = _T_101 ? _T_104 : 4'h0; // @[Mux.scala 27:72] + reg dma_iccm_stall_any_f; // @[el2_ifu_ifc_ctrl.scala 67:34] + wire dma_stall = io_ic_dma_active | dma_iccm_stall_any_f; // @[el2_ifu_ifc_ctrl.scala 66:36] + reg miss_a; // @[el2_ifu_ifc_ctrl.scala 69:20] + wire _T_2 = ~io_exu_flush_final; // @[el2_ifu_ifc_ctrl.scala 71:26] + wire _T_3 = ~io_ifc_fetch_req_f; // @[el2_ifu_ifc_ctrl.scala 71:49] + wire _T_4 = ~io_ic_hit_f; // @[el2_ifu_ifc_ctrl.scala 71:71] + wire _T_5 = _T_3 | _T_4; // @[el2_ifu_ifc_ctrl.scala 71:69] + wire sel_last_addr_bf = _T_2 & _T_5; // @[el2_ifu_ifc_ctrl.scala 71:46] + wire _T_7 = _T_2 & io_ifc_fetch_req_f; // @[el2_ifu_ifc_ctrl.scala 72:46] + wire _T_8 = _T_7 & io_ifu_bp_hit_taken_f; // @[el2_ifu_ifc_ctrl.scala 72:67] + wire sel_btb_addr_bf = _T_8 & io_ic_hit_f; // @[el2_ifu_ifc_ctrl.scala 72:92] + wire _T_11 = ~io_ifu_bp_hit_taken_f; // @[el2_ifu_ifc_ctrl.scala 73:69] + wire _T_12 = _T_7 & _T_11; // @[el2_ifu_ifc_ctrl.scala 73:67] + wire sel_next_addr_bf = _T_12 & io_ic_hit_f; // @[el2_ifu_ifc_ctrl.scala 73:92] + wire [30:0] _T_17 = io_exu_flush_final ? io_exu_flush_path_final : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_18 = sel_last_addr_bf ? io_ifc_fetch_addr_f : 31'h0; // @[Mux.scala 27:72] + wire [30:0] _T_19 = sel_btb_addr_bf ? io_ifu_bp_btb_target_f : 31'h0; // @[Mux.scala 27:72] + wire [29:0] _T_29 = io_ifc_fetch_addr_f[30:1] + 30'h1; // @[el2_ifu_ifc_ctrl.scala 85:51] + wire [30:0] _T_30 = {_T_29,1'h0}; // @[Cat.scala 29:58] + wire [31:0] fetch_addr_next = {{1'd0}, _T_30}; // @[el2_ifu_ifc_ctrl.scala 85:19] + wire [31:0] _T_20 = sel_next_addr_bf ? fetch_addr_next : 32'h0; // @[Mux.scala 27:72] + wire [30:0] _T_21 = _T_17 | _T_18; // @[Mux.scala 27:72] + wire [30:0] _T_22 = _T_21 | _T_19; // @[Mux.scala 27:72] + wire [31:0] _GEN_1 = {{1'd0}, _T_22}; // @[Mux.scala 27:72] + wire [31:0] _T_23 = _GEN_1 | _T_20; // @[Mux.scala 27:72] + reg [1:0] state; // @[el2_ifu_ifc_ctrl.scala 108:19] + wire idle = state == 2'h0; // @[el2_ifu_ifc_ctrl.scala 127:17] + wire _T_32 = io_ifu_fb_consume2 | io_ifu_fb_consume1; // @[el2_ifu_ifc_ctrl.scala 90:91] + wire _T_33 = ~_T_32; // @[el2_ifu_ifc_ctrl.scala 90:70] + wire [3:0] _T_118 = io_exu_flush_final ? 4'h1 : 4'h0; // @[Mux.scala 27:72] + wire _T_78 = ~io_ifu_fb_consume2; // @[el2_ifu_ifc_ctrl.scala 112:38] + wire _T_79 = io_ifu_fb_consume1 & _T_78; // @[el2_ifu_ifc_ctrl.scala 112:36] + wire _T_45 = io_ifc_fetch_req_f & _T_4; // @[el2_ifu_ifc_ctrl.scala 95:32] + wire miss_f = _T_45 & _T_2; // @[el2_ifu_ifc_ctrl.scala 95:47] + wire _T_81 = _T_3 | miss_f; // @[el2_ifu_ifc_ctrl.scala 112:81] + wire _T_82 = _T_79 & _T_81; // @[el2_ifu_ifc_ctrl.scala 112:58] + wire _T_83 = io_ifu_fb_consume2 & io_ifc_fetch_req_f; // @[el2_ifu_ifc_ctrl.scala 113:25] + wire fb_right = _T_82 | _T_83; // @[el2_ifu_ifc_ctrl.scala 112:92] + wire _T_95 = _T_2 & fb_right; // @[el2_ifu_ifc_ctrl.scala 119:16] + reg [3:0] fb_write_f; // @[el2_ifu_ifc_ctrl.scala 132:24] + wire [3:0] _T_98 = {1'h0,fb_write_f[3:1]}; // @[Cat.scala 29:58] + wire [3:0] _T_119 = _T_95 ? _T_98 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_123 = _T_118 | _T_119; // @[Mux.scala 27:72] + wire fb_right2 = io_ifu_fb_consume2 & _T_81; // @[el2_ifu_ifc_ctrl.scala 115:36] + wire _T_100 = _T_2 & fb_right2; // @[el2_ifu_ifc_ctrl.scala 120:16] + wire [3:0] _T_103 = {2'h0,fb_write_f[3:2]}; // @[Cat.scala 29:58] + wire [3:0] _T_120 = _T_100 ? _T_103 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_124 = _T_123 | _T_120; // @[Mux.scala 27:72] + wire _T_88 = io_ifu_fb_consume1 | io_ifu_fb_consume2; // @[el2_ifu_ifc_ctrl.scala 116:56] + wire _T_89 = ~_T_88; // @[el2_ifu_ifc_ctrl.scala 116:35] + wire _T_90 = io_ifc_fetch_req_f & _T_89; // @[el2_ifu_ifc_ctrl.scala 116:33] + wire _T_91 = ~miss_f; // @[el2_ifu_ifc_ctrl.scala 116:80] + wire fb_left = _T_90 & _T_91; // @[el2_ifu_ifc_ctrl.scala 116:78] + wire _T_105 = _T_2 & fb_left; // @[el2_ifu_ifc_ctrl.scala 121:16] + wire [3:0] _T_108 = {fb_write_f[2:0],1'h0}; // @[Cat.scala 29:58] + wire [3:0] _T_121 = _T_105 ? _T_108 : 4'h0; // @[Mux.scala 27:72] wire [3:0] _T_125 = _T_124 | _T_121; // @[Mux.scala 27:72] - wire _T_89 = io_ifu_fb_consume1 | io_ifu_fb_consume2; // @[el2_ifu_ifc_ctrl.scala 124:56] - wire _T_90 = ~_T_89; // @[el2_ifu_ifc_ctrl.scala 124:35] - wire _T_91 = io_ifc_fetch_req_f & _T_90; // @[el2_ifu_ifc_ctrl.scala 124:33] - wire _T_92 = ~miss_f; // @[el2_ifu_ifc_ctrl.scala 124:80] - wire fb_left = _T_91 & _T_92; // @[el2_ifu_ifc_ctrl.scala 124:78] - wire _T_106 = _T_2 & fb_left; // @[el2_ifu_ifc_ctrl.scala 129:16] - wire [3:0] _T_109 = {fb_write_f[2:0],1'h0}; // @[Cat.scala 29:58] - wire [3:0] _T_122 = _T_106 ? _T_109 : 4'h0; // @[Mux.scala 27:72] - wire [3:0] _T_126 = _T_125 | _T_122; // @[Mux.scala 27:72] - wire _T_111 = ~fb_right; // @[el2_ifu_ifc_ctrl.scala 130:18] - wire _T_112 = _T_2 & _T_111; // @[el2_ifu_ifc_ctrl.scala 130:16] - wire _T_113 = ~fb_right2; // @[el2_ifu_ifc_ctrl.scala 130:30] - wire _T_114 = _T_112 & _T_113; // @[el2_ifu_ifc_ctrl.scala 130:28] - wire _T_115 = ~fb_left; // @[el2_ifu_ifc_ctrl.scala 130:43] - wire _T_116 = _T_114 & _T_115; // @[el2_ifu_ifc_ctrl.scala 130:41] - wire [3:0] _T_123 = _T_116 ? fb_write_f : 4'h0; // @[Mux.scala 27:72] - wire [3:0] fb_write_ns = _T_126 | _T_123; // @[Mux.scala 27:72] - wire fb_full_f_ns = fb_write_ns[3]; // @[el2_ifu_ifc_ctrl.scala 138:30] - wire _T_35 = fb_full_f_ns & _T_34; // @[el2_ifu_ifc_ctrl.scala 95:68] - wire _T_36 = ~_T_35; // @[el2_ifu_ifc_ctrl.scala 95:53] - wire _T_37 = io_ifc_fetch_req_bf_raw & _T_36; // @[el2_ifu_ifc_ctrl.scala 95:51] - wire _T_38 = ~dma_stall; // @[el2_ifu_ifc_ctrl.scala 96:5] - wire _T_39 = _T_37 & _T_38; // @[el2_ifu_ifc_ctrl.scala 95:114] - wire _T_40 = ~io_ic_write_stall; // @[el2_ifu_ifc_ctrl.scala 96:18] - wire _T_41 = _T_39 & _T_40; // @[el2_ifu_ifc_ctrl.scala 96:16] - wire _T_42 = ~io_dec_tlu_flush_noredir_wb; // @[el2_ifu_ifc_ctrl.scala 96:39] - wire fetch_bf_en = io_exu_flush_final | io_ifc_fetch_req_f; // @[el2_ifu_ifc_ctrl.scala 98:37] - wire goto_idle = io_exu_flush_final & io_dec_tlu_flush_noredir_wb; // @[el2_ifu_ifc_ctrl.scala 104:35] - wire _T_58 = io_exu_flush_final & _T_42; // @[el2_ifu_ifc_ctrl.scala 106:36] - wire leave_idle = _T_58 & idle; // @[el2_ifu_ifc_ctrl.scala 106:67] - wire _T_65 = ~goto_idle; // @[el2_ifu_ifc_ctrl.scala 108:55] - wire _T_73 = _T_65 & leave_idle; // @[el2_ifu_ifc_ctrl.scala 111:34] - wire _T_76 = state[0] & _T_65; // @[el2_ifu_ifc_ctrl.scala 111:60] - wire next_state_0 = _T_73 | _T_76; // @[el2_ifu_ifc_ctrl.scala 111:48] - wire [1:0] _T_77 = {next_state_0,next_state_0}; // @[Cat.scala 29:58] - wire wfm = state == 2'h3; // @[el2_ifu_ifc_ctrl.scala 136:16] - reg fb_full_f; // @[el2_ifu_ifc_ctrl.scala 139:26] - wire _T_136 = _T_33 | io_exu_flush_final; // @[el2_ifu_ifc_ctrl.scala 143:47] - wire _T_137 = ~_T_136; // @[el2_ifu_ifc_ctrl.scala 143:5] - wire _T_138 = fb_full_f & _T_137; // @[el2_ifu_ifc_ctrl.scala 142:75] - wire _T_139 = _T_138 | dma_stall; // @[el2_ifu_ifc_ctrl.scala 143:70] - wire _T_140 = io_ifc_fetch_req_bf_raw & _T_139; // @[el2_ifu_ifc_ctrl.scala 142:60] - wire [31:0] _T_142 = {io_ifc_fetch_addr_bf,1'h0}; // @[Cat.scala 29:58] - wire [4:0] _T_146 = {io_ifc_fetch_addr_bf[30:27],1'h0}; // @[Cat.scala 29:58] - wire [31:0] _T_147 = io_dec_tlu_mrac_ff >> _T_146; // @[el2_ifu_ifc_ctrl.scala 150:53] - reg _T_150; // @[el2_ifu_ifc_ctrl.scala 154:32] - reg [30:0] _T_152; // @[Reg.scala 27:20] - assign io_ifc_fetch_addr_f = _T_152; // @[el2_ifu_ifc_ctrl.scala 157:23] - assign io_ifc_fetch_addr_bf = _T_26[30:0]; // @[el2_ifu_ifc_ctrl.scala 81:24] - assign io_ifc_fetch_req_f = _T_150; // @[el2_ifu_ifc_ctrl.scala 154:22] - assign io_ifu_pmu_fetch_stall = wfm | _T_140; // @[el2_ifu_ifc_ctrl.scala 142:26] - assign io_ifc_fetch_uncacheable_bf = ~_T_147[0]; // @[el2_ifu_ifc_ctrl.scala 150:31] - assign io_ifc_fetch_req_bf = _T_41 & _T_42; // @[el2_ifu_ifc_ctrl.scala 95:23] - assign io_ifc_fetch_req_bf_raw = ~idle; // @[el2_ifu_ifc_ctrl.scala 93:27] - assign io_ifc_iccm_access_bf = _T_142[31:16] == 16'hee00; // @[el2_ifu_ifc_ctrl.scala 149:25] - assign io_ifc_region_acc_fault_bf = 1'h0; // @[el2_ifu_ifc_ctrl.scala 42:30] - assign io_ifc_dma_access_ok = 1'h0; // @[el2_ifu_ifc_ctrl.scala 43:24] - assign io_sel_last_addr_bf = _T_2 & _T_5; // @[el2_ifu_ifc_ctrl.scala 76:23] - assign io_sel_btb_addr_bf = _T_9 & io_ic_hit_f; // @[el2_ifu_ifc_ctrl.scala 77:23] - assign io_sel_next_addr_bf = _T_14 & io_ic_hit_f; // @[el2_ifu_ifc_ctrl.scala 78:23] + wire _T_110 = ~fb_right; // @[el2_ifu_ifc_ctrl.scala 122:18] + wire _T_111 = _T_2 & _T_110; // @[el2_ifu_ifc_ctrl.scala 122:16] + wire _T_112 = ~fb_right2; // @[el2_ifu_ifc_ctrl.scala 122:30] + wire _T_113 = _T_111 & _T_112; // @[el2_ifu_ifc_ctrl.scala 122:28] + wire _T_114 = ~fb_left; // @[el2_ifu_ifc_ctrl.scala 122:43] + wire _T_115 = _T_113 & _T_114; // @[el2_ifu_ifc_ctrl.scala 122:41] + wire [3:0] _T_122 = _T_115 ? fb_write_f : 4'h0; // @[Mux.scala 27:72] + wire [3:0] fb_write_ns = _T_125 | _T_122; // @[Mux.scala 27:72] + wire fb_full_f_ns = fb_write_ns[3]; // @[el2_ifu_ifc_ctrl.scala 130:30] + wire _T_34 = fb_full_f_ns & _T_33; // @[el2_ifu_ifc_ctrl.scala 90:68] + wire _T_35 = ~_T_34; // @[el2_ifu_ifc_ctrl.scala 90:53] + wire _T_36 = io_ifc_fetch_req_bf_raw & _T_35; // @[el2_ifu_ifc_ctrl.scala 90:51] + wire _T_37 = ~dma_stall; // @[el2_ifu_ifc_ctrl.scala 91:5] + wire _T_38 = _T_36 & _T_37; // @[el2_ifu_ifc_ctrl.scala 90:114] + wire _T_39 = ~io_ic_write_stall; // @[el2_ifu_ifc_ctrl.scala 91:18] + wire _T_40 = _T_38 & _T_39; // @[el2_ifu_ifc_ctrl.scala 91:16] + wire _T_41 = ~io_dec_tlu_flush_noredir_wb; // @[el2_ifu_ifc_ctrl.scala 91:39] + wire fetch_bf_en = io_exu_flush_final | io_ifc_fetch_req_f; // @[el2_ifu_ifc_ctrl.scala 93:37] + wire _T_48 = io_ifu_ic_mb_empty | io_exu_flush_final; // @[el2_ifu_ifc_ctrl.scala 97:39] + wire _T_50 = _T_48 & _T_37; // @[el2_ifu_ifc_ctrl.scala 97:61] + wire _T_52 = _T_50 & _T_91; // @[el2_ifu_ifc_ctrl.scala 97:74] + wire _T_53 = ~miss_a; // @[el2_ifu_ifc_ctrl.scala 97:86] + wire goto_idle = io_exu_flush_final & io_dec_tlu_flush_noredir_wb; // @[el2_ifu_ifc_ctrl.scala 99:35] + wire _T_57 = io_exu_flush_final & _T_41; // @[el2_ifu_ifc_ctrl.scala 101:36] + wire leave_idle = _T_57 & idle; // @[el2_ifu_ifc_ctrl.scala 101:67] + wire _T_64 = ~goto_idle; // @[el2_ifu_ifc_ctrl.scala 103:55] + wire _T_72 = _T_64 & leave_idle; // @[el2_ifu_ifc_ctrl.scala 106:34] + wire _T_75 = state[0] & _T_64; // @[el2_ifu_ifc_ctrl.scala 106:60] + wire next_state_0 = _T_72 | _T_75; // @[el2_ifu_ifc_ctrl.scala 106:48] + wire [1:0] _T_76 = {next_state_0,next_state_0}; // @[Cat.scala 29:58] + wire wfm = state == 2'h3; // @[el2_ifu_ifc_ctrl.scala 128:16] + reg fb_full_f; // @[el2_ifu_ifc_ctrl.scala 131:26] + wire _T_135 = _T_32 | io_exu_flush_final; // @[el2_ifu_ifc_ctrl.scala 135:61] + wire _T_136 = ~_T_135; // @[el2_ifu_ifc_ctrl.scala 135:19] + wire _T_137 = fb_full_f & _T_136; // @[el2_ifu_ifc_ctrl.scala 135:17] + wire _T_138 = _T_137 | dma_stall; // @[el2_ifu_ifc_ctrl.scala 135:84] + wire _T_139 = io_ifc_fetch_req_bf_raw & _T_138; // @[el2_ifu_ifc_ctrl.scala 134:60] + wire [31:0] _T_141 = {io_ifc_fetch_addr_bf,1'h0}; // @[Cat.scala 29:58] + wire [4:0] _T_145 = {io_ifc_fetch_addr_bf[30:27],1'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_146 = io_dec_tlu_mrac_ff >> _T_145; // @[el2_ifu_ifc_ctrl.scala 142:53] + reg _T_149; // @[el2_ifu_ifc_ctrl.scala 144:32] + reg [30:0] _T_151; // @[Reg.scala 27:20] + assign io_ifc_fetch_addr_f = _T_151; // @[el2_ifu_ifc_ctrl.scala 146:23] + assign io_ifc_fetch_addr_bf = _T_23[30:0]; // @[el2_ifu_ifc_ctrl.scala 76:24] + assign io_ifc_fetch_req_f = _T_149; // @[el2_ifu_ifc_ctrl.scala 144:22] + assign io_ifu_pmu_fetch_stall = wfm | _T_139; // @[el2_ifu_ifc_ctrl.scala 134:26] + assign io_ifc_fetch_uncacheable_bf = ~_T_146[0]; // @[el2_ifu_ifc_ctrl.scala 142:31] + assign io_ifc_fetch_req_bf = _T_40 & _T_41; // @[el2_ifu_ifc_ctrl.scala 90:23] + assign io_ifc_fetch_req_bf_raw = ~idle; // @[el2_ifu_ifc_ctrl.scala 88:27] + assign io_ifc_iccm_access_bf = _T_141[31:16] == 16'hee00; // @[el2_ifu_ifc_ctrl.scala 141:25] + assign io_ifc_region_acc_fault_bf = 1'h0; // @[el2_ifu_ifc_ctrl.scala 41:30] + assign io_ifc_dma_access_ok = 1'h0; // @[el2_ifu_ifc_ctrl.scala 42:24] + assign io_mb_empty_mod = _T_52 & _T_53; // @[el2_ifu_ifc_ctrl.scala 98:19] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE `endif @@ -182,15 +187,17 @@ initial begin _RAND_0 = {1{`RANDOM}}; dma_iccm_stall_any_f = _RAND_0[0:0]; _RAND_1 = {1{`RANDOM}}; - state = _RAND_1[1:0]; + miss_a = _RAND_1[0:0]; _RAND_2 = {1{`RANDOM}}; - fb_write_f = _RAND_2[3:0]; + state = _RAND_2[1:0]; _RAND_3 = {1{`RANDOM}}; - fb_full_f = _RAND_3[0:0]; + fb_write_f = _RAND_3[3:0]; _RAND_4 = {1{`RANDOM}}; - _T_150 = _RAND_4[0:0]; + fb_full_f = _RAND_4[0:0]; _RAND_5 = {1{`RANDOM}}; - _T_152 = _RAND_5[30:0]; + _T_149 = _RAND_5[0:0]; + _RAND_6 = {1{`RANDOM}}; + _T_151 = _RAND_6[30:0]; `endif // RANDOMIZE_REG_INIT `endif // RANDOMIZE end // initial @@ -204,10 +211,15 @@ end // initial end else begin dma_iccm_stall_any_f <= io_dma_iccm_stall_any; end + if (reset) begin + miss_a <= 1'h0; + end else begin + miss_a <= miss_f; + end if (reset) begin state <= 2'h0; end else begin - state <= _T_77; + state <= _T_76; end if (reset) begin fb_write_f <= 4'h0; @@ -220,14 +232,14 @@ end // initial fb_full_f <= fb_full_f_ns; end if (reset) begin - _T_150 <= 1'h0; + _T_149 <= 1'h0; end else begin - _T_150 <= io_ifc_fetch_req_bf; + _T_149 <= io_ifc_fetch_req_bf; end if (reset) begin - _T_152 <= 31'h0; + _T_151 <= 31'h0; end else if (fetch_bf_en) begin - _T_152 <= io_ifc_fetch_addr_bf; + _T_151 <= io_ifc_fetch_addr_bf; end end endmodule diff --git a/src/main/scala/ifu/el2_ifu_compress_ctl.scala b/src/main/scala/ifu/el2_ifu_compress_ctl.scala index 0fe663e6..62082108 100644 --- a/src/main/scala/ifu/el2_ifu_compress_ctl.scala +++ b/src/main/scala/ifu/el2_ifu_compress_ctl.scala @@ -30,29 +30,16 @@ class el2_ifu_compress_ctl extends Module { (pat(List(-14, 4))&(!io.din(0))) | (pat(List(-14, 3))&(!io.din(0))) | (pat(List(-14, 2))&(!io.din(0))) | pat(List(-14, -13, 0)) - - - out(3) := pat(List(-14, 13)) - out(2) := pat(List(-14, 12, 11, -6, -5, -4, -3, -2, 1)) | - pat(List(-14, 12, 10, -6, -5, -4, -3, -2, 1)) | - pat(List(-14, 12, 9, -6, -5, -4, -3, -2, 1)) | - pat(List(-14, 12, 8, -6,-5,-4, -3, -2,1)) | - pat(List(-14, 12, 7, -6, -5, -4, -3, -2,1)) | - (pat(List(15, -14,-12, -6, -5, -4, -3, -2))&(!io.din(0))) | - pat(List(-15,13,-8)) | - pat(List(-15,13,7)) | - pat(List(-15,13,9)) | - pat(List(-15,13,10)) | - pat(List(-15,13,11)) | - pat(List(-14,13)) + out(2) := pat(List(-14, 12, 11, -6, -5, -4, -3, -2, 1)) | pat(List(-14, 12, 10, -6, -5, -4, -3, -2, 1)) | + pat(List(-14, 12, 9, -6, -5, -4, -3, -2, 1)) | pat(List(-14, 12, 8, -6,-5,-4, -3, -2,1)) | + pat(List(-14, 12, 7, -6, -5, -4, -3, -2,1)) | (pat(List(15, -14,-12, -6, -5, -4, -3, -2))&(!io.din(0))) | + pat(List(-15,13,-8)) | pat(List(-15,13,7)) | pat(List(-15,13,9)) | pat(List(-15,13,10)) | + pat(List(-15,13,11)) | pat(List(-14,13)) + out(1) := 1.U.asBool out(0) := 1.U.asBool - - - - val rs2d = io.din(6,2) val rdd = io.din(11,7) val rdpd = Cat(1.U(2.W), io.din(9,7)) @@ -62,19 +49,10 @@ class el2_ifu_compress_ctl extends Module { pat(List(-14,4,1)) | pat(List(-15,14,9,0)) | pat(List(-14,3,1)) | pat(List(-15,14,-8,0)) | pat(List(-14,2,1)) | pat(List(-15,14,7,0)) | pat(List(-15,1)) | pat(List(-15,-13,0)) - val rdrs1 = pat(List(-14,12,11,1)) | - pat(List(-14,12,10,1)) | - pat(List(-14,12,9,1)) | - pat(List(-14,12,8,1)) | - pat(List(-14,12,7,1)) | - pat(List(-14,-12,-6,-5,-4,-3,-2,1)) | - pat(List(-14,12,6,1)) | - pat(List(-14,12,5,1)) | - pat(List(-14,12,4,1)) | - pat(List(-14,12,3,1)) | - pat(List(-14,12,2,1)) | - pat(List(-15,-14,-13,0)) | - pat(List(-15,-14,1)) + val rdrs1 = pat(List(-14,12,11,1)) | pat(List(-14,12,10,1)) | pat(List(-14,12,9,1)) | + pat(List(-14,12,8,1)) | pat(List(-14,12,7,1)) | pat(List(-14,-12,-6,-5,-4,-3,-2,1)) | + pat(List(-14,12,6,1)) | pat(List(-14,12,5,1)) | pat(List(-14,12,4,1)) | pat(List(-14,12,3,1)) | + pat(List(-14,12,2,1)) | pat(List(-15,-14,-13,0)) | pat(List(-15,-14,1)) val rs2rs2 = pat(List(15,6,1)) | pat(List(15,5,1)) | pat(List(15,4,1)) | pat(List(15,3,1)) | pat(List(15,2,1)) | pat(List(15,14,1)) @@ -130,7 +108,6 @@ class el2_ifu_compress_ctl extends Module { val sjald_12 = Fill(9, io.din(12)) val sjald = Cat(sjald_12,sjald_1) val sluimmd = Cat(Fill(15, io.din(12)), io.din(6,2)) - //io.sluimmd := sluimmd val l2_31 = l1(31,20) | Mux1H(Seq(simm5_0.asBool->Cat(Fill(7, simm5d(5)), simm5d(4,0)), @@ -146,7 +123,6 @@ class el2_ifu_compress_ctl extends Module { sluimm17_12.asBool->sluimmd(7,0))) val l2 = Cat(l2_31, l2_19, l1(11,0)) - val sbr8d = Cat(io.din(12),io.din(6),io.din(5),io.din(2),io.din(11),io.din(10),io.din(4),io.din(3),0.U) val uswimm6d = Cat(io.din(5), io.din(12,10), io.din(6), 0.U(2.W)) val uswspimm7d = Cat(io.din(8,7),io.din(12,9), 0.U(2.W)) diff --git a/src/main/scala/ifu/el2_ifu_ifc_ctrl.scala b/src/main/scala/ifu/el2_ifu_ifc_ctrl.scala index 39fd085f..b8dc69f3 100644 --- a/src/main/scala/ifu/el2_ifu_ifc_ctrl.scala +++ b/src/main/scala/ifu/el2_ifu_ifc_ctrl.scala @@ -34,9 +34,8 @@ val io = IO(new Bundle{ val ifc_iccm_access_bf = Output(Bool()) val ifc_region_acc_fault_bf = Output(Bool()) val ifc_dma_access_ok = Output(Bool()) - val sel_last_addr_bf = Output(Bool()) - val sel_btb_addr_bf = Output(Bool()) - val sel_next_addr_bf = Output(Bool()) + val mb_empty_mod = Output(Bool()) + }) io.ifc_region_acc_fault_bf := 0.U @@ -51,9 +50,6 @@ val io = IO(new Bundle{ val fb_left = WireInit(Bool(), init = 0.U) val wfm = WireInit(Bool(), init = 0.U) val idle = WireInit(Bool(), init = 0.U) -// val sel_last_addr_bf = WireInit(Bool(), init = 0.U) -// val sel_btb_addr_bf = WireInit(Bool(), init = 0.U) -// val sel_next_addr_bf = WireInit(Bool(), init = 0.U) val miss_f = WireInit(Bool(), init = 0.U) val miss_a = WireInit(Bool(), init = 0.U) val flush_fb = WireInit(Bool(), init = 0.U) @@ -62,7 +58,6 @@ val io = IO(new Bundle{ val leave_idle = WireInit(Bool(), init = 0.U) val fetch_bf_en = WireInit(Bool(), init = 0.U) val line_wrap = WireInit(Bool(), init = 0.U) - //val fetch_addr_next_1 = WireInit(Bool(), init = 0.U) val state = WireInit(UInt(2.W), init = 0.U) val dma_iccm_stall_any_f = WireInit(Bool(), init = 0.U) @@ -73,15 +68,15 @@ val io = IO(new Bundle{ miss_a := RegNext(miss_f, init=0.U) - io.sel_last_addr_bf := ~io.exu_flush_final & (~io.ifc_fetch_req_f | ~io.ic_hit_f) - io.sel_btb_addr_bf := ~io.exu_flush_final & io.ifc_fetch_req_f & io.ifu_bp_hit_taken_f & io.ic_hit_f - io.sel_next_addr_bf := ~io.exu_flush_final & io.ifc_fetch_req_f & ~io.ifu_bp_hit_taken_f & io.ic_hit_f + val sel_last_addr_bf = !io.exu_flush_final & (!io.ifc_fetch_req_f | !io.ic_hit_f) + val sel_btb_addr_bf = !io.exu_flush_final & io.ifc_fetch_req_f & io.ifu_bp_hit_taken_f & io.ic_hit_f + val sel_next_addr_bf = !io.exu_flush_final & io.ifc_fetch_req_f & !io.ifu_bp_hit_taken_f & io.ic_hit_f // TODO: Make an assertion for the 1H-Mux under here io.ifc_fetch_addr_bf := Mux1H(Seq(io.exu_flush_final.asBool -> io.exu_flush_path_final, // Replay PC - io.sel_last_addr_bf.asBool -> io.ifc_fetch_addr_f, // Hold the current PC - io.sel_btb_addr_bf.asBool -> io.ifu_bp_btb_target_f, // Take the predicted PC - io.sel_next_addr_bf.asBool -> fetch_addr_next)) // PC+4 + sel_last_addr_bf.asBool -> io.ifc_fetch_addr_f, // Hold the current PC + sel_btb_addr_bf.asBool -> io.ifu_bp_btb_target_f, // Take the predicted PC + sel_next_addr_bf.asBool -> fetch_addr_next)) // PC+4 //io.test_out := io.ifc_fetch_addr_bf @@ -92,42 +87,39 @@ val io = IO(new Bundle{ io.ifc_fetch_req_bf_raw := ~idle - io.ifc_fetch_req_bf := io.ifc_fetch_req_bf_raw & ~(fb_full_f_ns & ~(io.ifu_fb_consume2 | io.ifu_fb_consume1)) & - ~dma_stall & ~io.ic_write_stall & ~io.dec_tlu_flush_noredir_wb + io.ifc_fetch_req_bf := io.ifc_fetch_req_bf_raw & !(fb_full_f_ns & !(io.ifu_fb_consume2 | io.ifu_fb_consume1)) & + !dma_stall & !io.ic_write_stall & !io.dec_tlu_flush_noredir_wb fetch_bf_en := io.exu_flush_final | io.ifc_fetch_req_f - miss_f := io.ifc_fetch_req_f & ~io.ic_hit_f & ~io.exu_flush_final - - mb_empty_mod := (io.ifu_ic_mb_empty | io.exu_flush_final) & ~dma_stall & ~miss_f & ~miss_a + miss_f := io.ifc_fetch_req_f & !io.ic_hit_f & !io.exu_flush_final + mb_empty_mod := (io.ifu_ic_mb_empty | io.exu_flush_final) & !dma_stall & !miss_f & !miss_a + io.mb_empty_mod := mb_empty_mod goto_idle := io.exu_flush_final & io.dec_tlu_flush_noredir_wb - leave_idle := io.exu_flush_final & ~io.dec_tlu_flush_noredir_wb & idle + leave_idle := io.exu_flush_final & !io.dec_tlu_flush_noredir_wb & idle - val next_state_1 = (~state(1) & state(0) & miss_f & ~goto_idle) | - (state(1) & ~mb_empty_mod & ~goto_idle) + val next_state_1 = (!state(1) & state(0) & miss_f & !goto_idle) | + (state(1) & !mb_empty_mod & !goto_idle) - val next_state_0 = (~goto_idle & leave_idle) | (state(0) & ~goto_idle) + val next_state_0 = (!goto_idle & leave_idle) | (state(0) & !goto_idle) state := RegNext(Cat(next_state_0, next_state_0), init = 0.U) - - - flush_fb := io.exu_flush_final - fb_right := ( io.ifu_fb_consume1 & ~io.ifu_fb_consume2 & (~io.ifc_fetch_req_f | miss_f)) | + fb_right := ( io.ifu_fb_consume1 & !io.ifu_fb_consume2 & (!io.ifc_fetch_req_f | miss_f)) | (io.ifu_fb_consume2 & io.ifc_fetch_req_f) fb_right2 := (io.ifu_fb_consume2 & (~io.ifc_fetch_req_f | miss_f)) - fb_left := io.ifc_fetch_req_f & ~(io.ifu_fb_consume1 | io.ifu_fb_consume2) & ~miss_f + fb_left := io.ifc_fetch_req_f & !(io.ifu_fb_consume1 | io.ifu_fb_consume2) & !miss_f fb_write_ns := Mux1H(Seq(flush_fb.asBool -> 1.U(4.W), - (~flush_fb & fb_right).asBool -> Cat(0.U(1.W), fb_write_f(3,1)), - (~flush_fb & fb_right2).asBool -> Cat(0.U(2.W), fb_write_f(3,2)), - (~flush_fb & fb_left).asBool -> Cat(fb_write_f(2,0), 0.U(1.W)), - (~flush_fb & ~fb_right & ~fb_right2 & ~fb_left).asBool -> fb_write_f(3,0) + (!flush_fb & fb_right).asBool -> Cat(0.U(1.W), fb_write_f(3,1)), + (!flush_fb & fb_right2).asBool -> Cat(0.U(2.W), fb_write_f(3,2)), + (!flush_fb & fb_left).asBool -> Cat(fb_write_f(2,0), 0.U(1.W)), + (!flush_fb & !fb_right & !fb_right2 & !fb_left).asBool -> fb_write_f(3,0) )) fb_full_f_ns := RegNext(fb_write_ns(3), init = 0.U) @@ -139,8 +131,8 @@ val io = IO(new Bundle{ val fb_full_f = RegNext(fb_full_f_ns, init = 0.U) fb_write_f := RegNext(fb_write_ns, 0.U) - io.ifu_pmu_fetch_stall := wfm | (io.ifc_fetch_req_bf_raw & ( (fb_full_f & - !(io.ifu_fb_consume2 | io.ifu_fb_consume1 | io.exu_flush_final)) | dma_stall)) + io.ifu_pmu_fetch_stall := wfm | (io.ifc_fetch_req_bf_raw & + ((fb_full_f & !(io.ifu_fb_consume2 | io.ifu_fb_consume1 | io.exu_flush_final)) | dma_stall)) val (iccm_acc_in_region_bf, iccm_acc_in_range_bf) = if(ICCM_ENABLE) rvrangecheck(ICCM_SADR, ICCM_SIZE, Cat(io.ifc_fetch_addr_bf,0.U)) @@ -149,11 +141,8 @@ val io = IO(new Bundle{ io.ifc_iccm_access_bf := iccm_acc_in_range_bf io.ifc_fetch_uncacheable_bf := ~io.dec_tlu_mrac_ff(Cat(io.ifc_fetch_addr_bf(30,27), 0.U)) - - io.ifc_fetch_req_f := RegNext(io.ifc_fetch_req_bf, init=0.U) - io.ifc_fetch_addr_f := RegEnable(io.ifc_fetch_addr_bf, init = 0.U, io.exu_flush_final|io.ifc_fetch_req_f) } diff --git a/target/scala-2.12/classes/ifu/el2_ifu_compress_ctl.class b/target/scala-2.12/classes/ifu/el2_ifu_compress_ctl.class index cdb5a59d8b547b1e9b5962e02fa74c60b82bb6ea..51c70772e3766a3c2c678a18bacefc610c5ccc15 100644 GIT binary patch delta 6048 zcmYkAcR*Cf_Qz-TE-ET|v7oZ_;zATD3RYlgQUwJBR64{(uz)?HE?AH!2)IXoBx;OZ zlh_ht&=hN8iIr$nEYZZ?VtHvV(fGbI@bmf4Ip6b{dS}j^JG)yRS}c2Dv9nJicO&ma z;=SlFY;Q_UBJM>GVf&CNnRp;|9!WfyHp3cda0>AdIs+R@d8x#s=nvQ=s!AiCPmZI6 z-39wLMUEEsinNo)2(6?OA4~Pp_R0`?zqCo2Lf?foQfZd39kYd94_iR}bA&x1ZB{PP z;xsFImAgoK%3H(>NtaKsJERSJTj-0@7L679m9%6eUPSr=VZVeOPYL6QPo$gD&L||x z%zFBHUI*IK;^T^&;~VhX^E=Sgl4jp# zas^*ZwUY_fbqet+YLGT|D)DN%4!eY=Oe0=Ht)~;OrIoOC!!?0#bohj@?SR&Iq z%lPtLU1sHTY+lZsu2fU1#|8>@0?JFOHna8ENWmhY{G^%()nBUpv-PyQ)P`Qbd(XC^ zfphfO@SHhAXgs1_hzzpcQ>YNByyoh$^`gH*s4%HELxoFq3o247XOkYuA?js9MN733 zDn_bHP_a^VEz{G77%Q<%&xcD=3zaCnl-ba;d3vO!m`k7edL*JyMf3Ia4$8KG7$vz4@;Qjh z0zLg3J`3Kb+=f=cPk?WN{|Me@p&p4N`bb)+r@J6^@ZIOz&?$H`eA@~=wO?REk?_&* z3*al@4_4@Txor6lNZ>*n8oWr)7fLb{s#2=mi}dvC!p^&%EV5DB-mYam*ha?kPwwhi zHNF#frrGar<}OsX+Mo9C3Q%0sB3iq|g`7UHre2=~D6XnsOB@NEDRuP+MT(nhq-T{q z@vdk8WJjjj_8^(mSl<)gm)5TJqs?n(&^}UEN<9=h3M_+smw8Zu zS*P?Ab(iRbd5w;o_Vl2djkb!9nt<7O z(7BBc&;?X-(~F!pIdWeL*%YPtV%~!6-Q)-zA!{m|9Z)*yrZcqdnL<8 zy^iBQvQ+|5_y7A|CFB3qe<0)7mU36r&4c!$c^^9}{lyrV@0V!&RZ43YIl z9sRR2MF~-R$yOm4MwEnLqB=VC$rvRRyCV7vRXt@%=&s^VdvG2>zSZ{hba`u;%p$oX zkYaBnHy?_jbX2#@5;Y=~q3Q^^9xp%B;mi>w>Rv4k*lonQ)7+C4eYZOdk>P<}t45(S zF^?$9{@g=}QX{E+n>}s${D2axdP!Z`Fq;pf8+%1|^;6 z%3etmiPq>q>%Q`aM$$l^+vm?y&FAbW{Ohea6`y?_qNHPQn+LI1GSv1h9ozE^Y?U3| zIAuZS_w_@qFgZ#0{Y5;BmhKNxveXn=_qYA_O15exwf_NE@aCG+4lL$5=7aT0KHmOk zl@7G$;1KAZ@|`U{+KwC!4N=|}C&Lj3Dm@ek?SV3Tx^&1Nx<8FLZ%UqwxhDcR+NvZKrZ4JM+`~aW1K&@Jc*HAp|yT=A=)ItnlM@8o?>F;B{BJ@6<3}-%vOgXQmjmP~(gIGD$7svaF zAVmg=-^mi(YA(3Z&hNanYLVJbJ}E!pufd@nvPnm#!yPF11cn(;YfjA5suS@lJ*(7F z=*bWf__j>A9ql;TMXMI$fE8(W`chkZbW*2POVn=IGzU7{q@_NmItzd%O`bIAR0oY( zLS?7W&E(gWtmx=^EBfbDgjSvM8fvNVbSI5Eg-oXh3RiZ@ftpSa(x_AE86Hw?vZSE1 zmUOMjiiV$w(5TaB67u;h!f($cYSrnlJF=q4vw<3QhFtueSK86GvsPMlhU!h_r*(As ztgR>$Cwr&Hu7VGhJhIVUqs~O1e!_`&e1D^hMlF_uziRBRRcF2N)Q0bE1?Y#TcBZoL zJ8INf<}JvFMhn{Yy^U5a#q*amx^`%-yzx$zn$KZgvt*BB&h^o#v$5DZa=hH0cAdl8 z&qc`?;S$a#Y1O&-Qi#0$<~%lYt~x*lwm)Dq=gKU`nb8~!lO@M~=qH-K`XO0V$i;3u z(DVxl8rAeVQ}10EB0`y}Z7J@ew}?c(uDF=P%UW_(CHOi}%bOjHUt?yp3gN|?6zK(L_3XJST z1y?&M6{@4GCH7?1)$a7|NqZbYTKWNHi|`E*;~!{r#ib}@6ArO!0k{-lY2De7$ zI(t2wSBclu=SBxy!}$&FAAcrAi$q2d~0TiovUJ zneqh1h3JkS?fXdwJxPAMwLiNl)%Z+^q0)bjz~x>{uDWG%)vqU4-8?yrapRVj;%_>k z=A@hPs5xD>eReZKS%MD=9vMFka&CFTI^XfsR$H?=Ina$;u0S8$=|=-@>rgdJHd}N% zLaAwPMipmqgEF_rO4Nv^s3UHL9yINaCw^yqa3=xw$(FMl!ALY)NCH5;a<2>*V3v^wyKk@YVoBN7n}|ET~Ur(02blz`{DQvV|d^Rk|7tb z4&Pxt7Q9a64VLfu10Bi=Wy=8%U6rNs`|Cj!4_zt!dwW`A?m*`sI)OJ|j~pMlLFdZ) z6CcGZW?a!kW|;9(ip?=&X+06y%ibqF4u@{uK6A_VndSDG#k~;YkNri58k6LeXzMQ# z_u%P6iRQUITJ__0f|0I|ND;i^Pc<{*JH29UlTZ4DNKQ}0bRvM!r)lgt4 zg1=&TWO$-6h71ac4T;wnqpG9ck6HtNKkBcjml|VqaP;u#B=}{~8>6?t-;e$)8r&2U z95Xxy1u@HGHpO5fF%M&2#9$(^>9G@Hi{Tq$kHwzQ7~?v|ImNlcFOFLow;KL_++T6% zAdwO`ByQFild_XalBQ~m$(xcJlE2UxN4`ID`^Zl;#?-#4;i-`tW7@H_rnIXXf-4CuQNwHBS7LjMqBx+dRHL%Y`?}INOEaSK?VgeMxVAP7=Kv zf2^dlLP0J{^1D0Ql-3{6^J_9bsOOKA6gE-RxGqV(C;tzRZdm#jzs7lT!=&E)ImbMv z)>}vMhoVM9syDabN*tRm&=ZMLe7Pm(aShpiysZYcXNjUeWYKtkZY?^PEzsW*&F{~< za;(GJft+(m)(zx6xKhB%8c<1TX2%C}l`DyCo?xw;*~38Y%y~kCvw>SR6Bh$_=X`QQ zb|{9CedUDmTW(4#cCbFm$g51wol2QYr}@mKvmbNqJPm#|bM4ZWxpf%^Kb^UCEobgs z*TbJ=?l#+4Pn$FFf3lw4f|yIUk<6ppX6D)LKde{x5v+IjkC;~vFV?5WcIMY(2lKIQ zV7|5&nU9V!U)^2iXV;qf+W9a)du!I;z7y+bf5F83?O(8d4(`m~;W7(wWX#{ulLa_+ zX8oN8z~{ifWCLC5*kG40SfE=c7VPfB4DP?Oke+*3sJ@(q={K=({XG_`zt18(-ep5Q zuCNGCEgR}t%pyH^!Cz&OZ@tB$daYp5z4o)1-kinup2gyNuVlk}n^v)5y$`ea-VfL? zug)yNYY>a~%45U57DMl1BfKuN;eA@M#6BjLM6y$e{1k0nd>xxv!>tXQhwKsMTM z7EA9tf@Spmg{AkiWm)~6v26b!mgQf_assSbZa@Od@2|4A2bkE{LBY&8IE57qnZU*c z_F;vl;N`5y5XA}&v248IBR0Wsl1&U*&Wb~hvXaoHY;ss9HYMyjn;M?YriK5+rbi58 zGlu%InL|Hj#X~Q$S&@~jG>WrXQC@6z)I2sfHj$a)%2?U33|1bW!RE#P#^xuiVC4x% z*@A?ZY~k?VSjC83wrIpvwlL9>nJN>&S({faFa5qoMN@<@3ETn!>l$Vm(^wVVYQiQtS)O6TbgwU{t;W6 zeU6#4|71&ZT$njeWt0~HpUo(L1Y4eeg0-@6ZTPg1&rnPsvNqa-nyqYfATej{A?C?O z1-=4143-{vAM6{jF+r(d--2ZZg@7Fa%Lv*Ab`&f-s2=PXSXQtCb{s4>=rP!LU^&5Q zU?;%xgG0eig5?G806V4Gij4_=5AZbL+lE$vXHc;q_$k;~Fr%RetP!lxFcR#0uyKYb zVCTTb8=An*gB69ugZ%(DF=PPP1+WQGYrrmo6-O-wy972V>Lpkc*yO0YV5ZA}CDBQM zR{*C*2LfINn-aYR>>AkgXfxQ4VAG;SN@#fY{)gS`_YR`n*> z>=?1Cx4=qc#H!u~n;Rom^$ysa*kTjlUBI%~(SY{=O|d7y?t{&X-3|5ttUS&Y>>=2K zI4iJ6VDsZvgFObTh^qwq1#DrQnBWtz$~ZB>r(lZ`H-kL`Tb#HQ>^a!KlBR`$=T)JU-ZfSFT$!TthUnsycJZ?I)) zN5Ecy(dfxwFTwtAbUN5SV9V3ngS`TKcg*k1*@Bq>>oeA}HWnOkMMf2%2JF4e+h7XV zs?0NBTCkNlxnLGxt8?POT7kWvI|{5d*qYohur^>H&g00Id2WtzqHXnIp(GF}w WKJv(-J=l8u(Z^3VxRvk)+W!J9pN}N~ delta 6207 zcmYkAcR&cB{1A$7%Y6v?=2?{Z!id6Etl=?k#y z*fd$Qf5H~?$|;(4oywwwYov{w#-fyO!_;C2f`37DDKLGv+ z{QP`F;X*q;gm5PO-}weHMRwR{owE(?o;Ibi^9}qf zNCn7jNgjasF0$he3k*B~J_EiAe$xU2_JY>tD%5-y3;VKLfgQ&!G>8JpS3#|o>dZm| z-zc!RqU9QhfqdReiI-U1{>r zmD*AnQO;l0EtZXIDLQiA=5obN_2=!&JFv@E8$MXwQ|a_p?D=s|#h~`FnZ z-#Ql0_~i3?p0uf%(is(dKkNkW$F)VBga?b=j=XA{7sx=~zP%g2*k-4AsvV>b*ls7f zuuWNKzEj?i=Wo{wulnfhcD>RSb-rudc~qfZ@z&Zb*K>;%R>F-Fiaixy)rOxhZpY7x z8w+2q0O|G?>BfH)hhqN*l_V*>Ra@SET+jPTQj|VgKhS$ht=YdcQSnz@E%9&>fYHO0 z09-@xJuhBT<_sN!nY#0ZGAHO!lDFUCECM-rN0<_*`bhHW4rl04S*eseA#1$n%|pta zg^?$hhbTt1D{@{usHUAp&O5L}MXD04c0y}+_O5EoJ1g{}A3uMfXP2rr{AYz;>96YR zvk@QYl@P?*+ARGbSP6YA_b+k-RFC@FL6z;4fp6tEAr5;hevCN0K6X_ir1s)@RnAHz zv^LKhtJ;Yu_Pwv?MmuAb7`a;RykMsjp6$Co>3Q%jTdv*N4w(pf&33z-pwp$!*yW5W z^R9JDoZ3;YUcV3fL&sySI*B;m{h_;vD?F^{XB(O!6uXO+cr{W>!iUJs6R-A@n~HXjfKdjOwa%9Nl+41PuVIF!)RMB5!0+K((}>1$x0FyM(Z&NH%4of zR6XgVwnC(^@B5DY?7xlbcX*1LX4%m;j2$jgF_@lLt!a#kfl8`6MBb0TKi1<6(lY9& z4cPA!6V9Q!o|^H=Px>QL9~&B|>F7)wEuDw&b63)_;q!Mna>c$wN~Y>1_2Qa5ki;$&Oh z5_N*wSaSZ-w%P2rxm@^dHyUxy=Z?w*wL7Yux#aV%(2-JK{IUmn4U*%9e6bTJ=JPLt zl_^-_x^bM9sj9W5Z)Y(TE9St1&o*SO-4wOIZ0B}xEY8=}2ZNRAYJ#kNdC*yzp*EAc z`yn^*y2|N?mWtfM!$o-W`xI-ZOhev(xUVu3PmlH-`+RN9PG9xKG3-<9z`0)qE3;I0 znYr{;FX&#_2zvHB;s=c<3_ALhH7`HX2j2w$*WaTf{z{&uzu=?2pu5Y;wNeL4z4aR_ zetFaftwK9P`f~IPjs}4Y>SR0HR4B=?jndfw=pV1J6CujB^mpk$3aJ@gQZ6 z+^>3WbD}pi4o}PEXPxLH%=J^bbfT|fuD`UBt zvwfhKvG~@EiuZAcv{C%8+4Ik5toZ1+0ies@>euI703Ute#B;AVZKy|Cl|D(S!-F0(2LpiR(YSV~)P(KRP@pxvzV*V-zZEJIjbZ>wy6Yq-twR(IrO*IR)1ldWs6 zJ3tS@vUk=7+=2mJ*zZP5WsB-83rsg0m927ECoTius(mA19qLwSGae5IZgsOKKC5sq zFiC5kax+6I)+Tq$0Pn#zcMSLxpY)L<_rH|_we^+<_z;c5$Kcp@!_6y}Z&R23tvKqo z3wSyoe(1~FZigr(+VOhJfDd`G8)sahHCC_$helny5_zj#s#@@%2Ti!>j#fWfj$NW= z$+1hg{WcszkDDPgfG0of#w+gXp(o1kgo}4ODy4YEXrp!cJ`_I@wE2}<=2u!jztXz- zVVphp8?e(o7gQSW4MOD%+4k_gP^AnnBWc|%H%7L!dg7{lAm7{WoFH`%`PozY#05N3);xXE5jsoiz@G*w zm8wxLP9;8ywT)4U+v)-8D0?^l90Fape3h2vtE^wXN_@}`;Qt6}8q{283K||XIcOUE zgP`Ao-snuhp}`5k$vRWm-mtI2j_FL{Ey7*GUExQD=Z4RO|2+Im_&J>^qGg0@L?@le z95Fg#X2fiOLlLzR7j>pc`$+dlPxvK~8zMKuKZyK25*7H%_+J znTD+xwslys&Xnq&+B>zc&fApsMcUc4TAe9FWVFm^tutlL$y}LPs550v&svnVL}$vb z&OVxbLTAb;$XS=Ov3l$a;ikmXup-|MqJ{^*wkqn{M%0Qy``U^PLK#fyTH>HgBz zkmQxC_*qG#F&eon$#FNd$tzlA5I1GK+8};X5@~`~aa$6Thj=5hYce~Fn?l6b7`uoU z0`r(wba$Y5qE*xwyhTHyMAHlnJ(Z}FuV^epbd66p(L{&pnOf?VO!a+7*k~Q(Y3NUh z;(CeJLJX>z+*=4C$&}urtx!hO+!_=qb!@%AP=yjl^EB3|j(rv&+6ytb=DATct0OOr z!cB;&H9q|?jO@#|pSa&q8AI2K+L**LbH|pm$gSmk{2ixGwvEZnwi_92r$cWcciX#U zXw`%~T1At4s~Oa}brN~B&L_{-CD5m-OY2|A)6Sl}?0QodyDaKzw*Yz3dxr>z(HxBbve#X(_s}2>2QGJI<};E zHy=uH`;`(q?WZI|J|!D=&@jUzN;CXODemhi)%`l9cr>6?k4co~Q4N2C(mHphbk7Zx z;dzjTcM+7?WhP~H*+?V1Y@+NgM<}PuW6Jijr4e3zD90@Dw0D0R<2{PT`81~SK6hwBw`MfHTW^}wZ6;0WK7^)r|AnUXXh+j~Jf|7&1k&_( z#!zlg8+x~A49)DN(kwqS<@GVrZ2ttB(|0_X1G>^&<0i@v8bWh}hSI#Ck7<6;C0Y=? zoeF|4l6i5z?X;x7D=qE+l9q)`r}sl%(elt7S}`DsRu1@@3I_Z}s|S8Sg<&0Ob=VN% zuyR@(X{Ms6J+v-*IjtYGoHoR`(Z-mQv_9q)Z5r%Fn}@j3mLY|-HP)Io$M&Xev1_R+ zwup*{rclYyeE2FVNmxgv311F}ctoX1r>QJ?J(VUOrLtjJv?Ilv%2JZy|EBWPZ)ivA zODaz*q>A)(Dox)SS{F?pmebFV55WHfL#C^7jzHoBG}mAWU%kRCIt5fy972q>=@W(ut{ON z!LEQ!40i>)3N|IY8JPJR;NYz_7hYkGvE(^b0Z4? z9|4*pwX6FPY+j^xb&tXFqhi6HfGvpX3-%M({HU{FKZ7lb+7I>%*urQpu%}>)qwT?- zffdAF273;+H1;sq3$P_|rC=|?%<{9 diff --git a/target/scala-2.12/classes/ifu/el2_ifu_ifc_ctrl$$anon$1.class b/target/scala-2.12/classes/ifu/el2_ifu_ifc_ctrl$$anon$1.class index aa02185e1849b7f4c53ec29bbd6b6bcfb57c1a2d..27437c643fe5494e3e29759c22f321fcce8d9e93 100644 GIT binary patch literal 5345 zcma)=`QPfyQIyFJ~L zo*oiV0YL%r{XoPgzVNNMlJ)2h9)6bJIQ|L#=0D&sa{PAH^z3X~?P1T^y0`1zPuH#L zs#{g__jmsKHvo5IQ((VaZOuF0f=S7L+q9$5E0rui@JmPX5CVJbn%i`|qw}X*e#LY0 zxJh6*O&o68mS+hJ>0Xz|PJxBwHRrB3JlA%kGeN!Kdd_kqas$6v+WvUPvzpC3b_q=U ze=d)rz@P>e*qe|I%U-wEoYLta@Je~?7U)fx^5_-lk#-HYy68vb2IwNyuAq`vSHqxA zuS>xdw-VLz*voO-UMH}t8aj??d+W3}{3o)9QncH}CBmYygATU~SY%}s&X4PvoYo;HBPQ?w) zYh^k+*OTh1>sxGjXsf1SMK!Zsy%lym4h(xB4yD|Xkww> zW(O*D%TyiZ5b*h0=thp&j4Y3B4#Za1w(F|GwEVbdN!0bwvdt>r-WN~OsuS5Y)2dX$ zxWWEZRap&E;ubnrJ7G2I?5Tv?t&VQ7E#J26nq!qc$BbXm)l&S5xQf%e`>o}w8Cuum zFxV<|%eI|nQ~Hj?zM-?m+09N9vszvxEizs;7ScQ5j4+a~8GmoKJ$q>T6frQ0TMEeG zJpwx-u1HS8CEa36*6s-d`xHTKOlj{ouwQ8(FfgvP`wUDd?Tmp*rJXY{rL+$km{!`N zfdfkW(Dv};R4_1uQXJkz0|%Acg9dI@bssixo2t8HU{-0D4IEP1M-0pV@hiX>^$lE zZgfiEmRapso;Y-wPNkp~IibL0vSu?fSRO5b{DtMSt4rrf0@IxjnBmXwat+rDcnqBA zJ6EF6wIhM!U0*%})MPup>r?o2k?;D9z}Rf3>FuuUkAVL z9aL4yAU{{Yv-rHgNXMAuJ()74&+`TB!3#{0R-@rPZs0{6FS6!~agRFKSu3(mbe__| zbqvxie#MuIZ1^i&9m&wg?d9<`T_`d&%TT^iz#zWKz9duR*shgb{AB^Zz^{rdIHbe+ z8PDu;Ms7I0ORn!+Y}Lz7cqvYa@xTS#^!upO~d=N@Euy%Ov7VZ_)cw~tu#EYg%4|CI}J~0;dw3Wq~S>|e3uqpOT$xI z_=pyE)9|zwUeLnpY50H^KB|T5X?R8p->rp%G+ffc$F%U(G<;AChiGzBVkWuiHS|zJ z?wz>}Jh6!<|BTO4du{_?*uB5^(;e>Ww`ps&LQmy-lYNl zCWT$R5EpQg+A3~_&m-IO*o{|tBl-(^@izMKFZ7EY{84EZgW^6635P!#J&9rQGDgJf z7#07(KJjmi<@RGdcMKD`ik<)u%UwTS*F6GJUmq829PS)tfq@w;_b`}#%0bE@%3;b8N-k{v^<#tO4mJS%iT^p0 zZ&1F(p9aTyndAwd$4}mY;)1)L;Juz2k1D)N#g9DM3f})&@VqB@|7XG6C3wT9m0O+Q z9iER&!-98x7TgN>dtqEKK??qgKo=fBcmt0M9>4h8M_h2f5xmW_;2D-bWyZw~hKBzF DH2`cq literal 5612 zcma)=S$7;q703TIvOJzi*;*|rmTgJa*p`*VvgOzbQ80-&q9EG|vTQ;KO;1mc)TpOt z+|v`u0g@1wuoKo0wuF5LN5l#Q4kyp>#^D3-z#CtH7dZU8N;4WY)tu-Y)xBN!{<>~e zSKX?qKmX^AKLNNKe-zm3l^av8KW$O+-?5x1^a}+$s0M}OSqOn$&XQMm{S#AX8bQf- zv*-{QND@cuj_un5{ifGtv0Y%g`I_^qHQ#f*=xnu8^L+PmE%K^Cy|DH1tZ&!rS?mzl z|Nprx@&bJZSYUUPtl7@8z33LsRI7d=i=6^p2~!qb0-efk;1*_sh+HpSl-d?l^VQ|B zTA|mK>NT$vEoHHrUX5Vtuakhh)4dve3t8P+4q7szo?1FKRk zxr9B(TJj>R%;43ha;!?xax1my#zsxKXgM6nM#Vk;KQ+?=LnYU-BEMmk{YHJs3aX)7 z@tKvaa z{ZtXfHG#X@=F~lLWb0g#7{cv2WbihDZ4s9)XX~74RW=v-jKm&Iyj@~gYwwWQtF;Fu z_G#^`#D1-vml)C7J0(W7HY+ivwRcGz(Aq_It1Ub=XC%f^h{JnC;-GeWx5Ob`cSYi` zuDdERp|$r&9MRf)B__4s`y}qr+WRH$)Y=Cm?$UlmiKAL8Nla<2EOAV0OA^Pm_Cbkh zt@#osv=&IFMKydiiIZ9jB~EEAlDJ1}PYP_m-wV9xw7~5X#_^pwa+OYnY9n$(fsy8d zPf34Sd`KXB@$$Kax$^~qvDQaT@#k0j2%gU2!+3_R%txW;L;|PUhC2l`q)NW)qj)aQ zcYRD?c%s$xR#)~%ViljrV;er%wk^yCwMLvCKgF-zLUpAI@-sPn8lM#yY#EzLQ{`Lb z^Z6Wh;S0>KcCF^$kaz+2=2`QlxJNDQoE_OSt*2ygErW84U-6YZ8~&<*Yz}?gUKU?B zg`)Dh3gsI)^x-A;rAalT&Ei{J>8)m()e8Df4&TOi1;!_4HgC1-=c4b}GV^0DiD;P}v1p3-|}gSQc!kIzJ~j5Qpw;omfKb3 z4&0(HwF72wKc57L$poKH!Z{;6Y=j?3!g(XS*9f0U!nYaWeMb0P5|&1IzY)HWgm)U@ z5hMIi65eHmM~(2qNw~`hj~U^)B;0L;4;bM~Nw~)dkK;0@N^*uhnuL3e@IhnC^GUeR z2p=-GypV+ZjqqV(%h!_dZX-Nlgda=714j6W5q>-g4;tY~W1pW$!b3**4kK(O;XOw9 zP9tn5;b9|um$A=I65eNoj~Zb&3GX+;Q$~0(36B`zV@B9Z!lOp`xDj4X!ed5w+6Y&Y z@Bt%y!U$KB@VF7a+X!Dz!UZFI(g@d+@IfPd$_O`-@F637j}cx;!iSCUDsFH)WDe{2 zJ36VMV3}?~|=h6%p(hLu! z86HkE%%vGFX~Q?y@N)OaI=;V-AFtzQZG-TOTX-}Lo_`DQLK=K6&G1;7;qkWSMpI&a zf<8CbkkX%5-vs+(y#*gz`?Svp!kiIKn!!yoET$Q}G{bV5p^|2(rWvlM8R}_fOrvu;wFZ~->^sg3&WYc*q1qp{h3P`$t+?t^DM?PFX2FD4da==ppf|o4rcz1 zLmdM++%d(rk4OWajUBTfv(PTDd(7-c9h4TZiBs1`BRqyfBRmCUwEv5xVfu6t~BMM@HW1 c#0B?A{$P&_9-aAHIWCxt1#c->{DDE@zZ$ouH2?qr diff --git a/target/scala-2.12/classes/ifu/el2_ifu_ifc_ctrl.class b/target/scala-2.12/classes/ifu/el2_ifu_ifc_ctrl.class index e720021451cf6a5a3fa4c37fff9ab42860f0a8c8..cd237737afdcfb89c17c57ab6a73608a2a7c0835 100644 GIT binary patch literal 107534 zcmeHQ2V5M-)t|lFy`wB}fP}Pw3KAfiglIxS%`_n-KoX#W+UbA;A<;xpvn0z^?!C&6 zTioInTefg__#?#_bTj_v_>U$?6> zx5nM>YS~fS(>mDcwiByBB0D>psWFsxA_*kH*VDBA7FVZBAmeK&liTNR>vXpab_s&5 zIweVpuvS@8l$3J8np-MNN=Xz-t!c5bBFLBM0Wuc4v$MGFVN|` zrg-&d>*X06I_m%d@=l2E9DnD_^6R=Xm5%))uP}pHgZmgK^Cp1LJy>PA?_T zqZeVdi@G@Gd*v~Dd4X3xMlUb)$|vaMMIL#$bqbTWPns3GEJ;YQ#HWN=%1b+iaC>!Z zX-RmDu z$@{(XaeDcnS3XrQ-{z4k(%dj1tyB=La9pI!1;6X`db>S(@luywev~S=ri^Z#(!Q#w zee<5h?OjdNTRRrDPMIW3vDniJSM~_PD7&y@xhz?h6_v!sZcYfZrmff<>l$sdX3mIo z367FpXZ^saNkWb#CaPjg_qu|v_Ow_bXQdG4vLzQ!YbtCTE#)PYl}=kHDIJ5+t7msD z&Vt{^gj?s@I%8d9ZI)7-QaUXuKSB!MmF_Al=yLCF8B^CJ*mtB2jENpUakO=`IH@!d z4*jW-DJg4aCRo!(O)6beY!9EBETkk^qIOj0v`C|y*i!0|msvt`PE*Ez%kDz&AiLXr_Q@eJ0 zw=*us-fTHyvm~a4yVeQe4bi)7(~@RysD=E96;!{aVVi1K>`Lfvn%-TxCwpb|xY;{n zQ^GS#ReY`r9FKx2U90kY*VW~$nzmXAkCoC=>M)OLwv3b)Qr9JQ^pX=YFRiq4g_ zQBt@yY1tH<58G{}Wm8w@Z|KO+*_zM9D_|ZD_w+lyArabFW^GuOp1NILpVzs#WLH~MxnxPt92FHiNwAESl(@Rpvo}`EW~fSJ3Vz(*Q%1i^88ji z9AAoOJknx2$8@bKYOR{FYevlaysoA_k?qqaK>s#t{o7($UC=te9{RtkxW7DlS6gi& z{NAtqE=*1;Y@MH&Q`MssZ77dRozgS55RR|GNpu{fb+IXxMeS943RXs~&+nLTORcJ1 zH@$_9bGQdTj5GL!ezh*!6TfQey6NpW&Xt~V2K&u>tgEK2pWeQ>KH1*w?MIrYA9-no z#a&|y+d85vw&jeU*;*c5v2v=C-?ey8e0!8tvedD74p>X8@%Uwa#+J0TsK3{HeqZMQ zd)L^K<{rq)Ws#nIk3hVTm-*fE;rN}px@2H}L?Om?ss~Rl#Z%I@Bz;$V_o}>B=>M3h zxT~pPpncDg#nFJb*@Gvq1M<6|+f`q)J!kDqx3wtG7)RR{ z7mHhDRa9chhRQ@S-X*GWPzv1cJ^d@ACd`JDnSOj`wr!~gJ!@gh{Pm;8Mz1f}u&z!n zElbSb(6gwf3XbERc1uKxuHJ5)ng=-M^f%P!Y^zC(wJ6G{Z8b1YHSH zSW`fMY{{l2lTyc~U^|OywnZh)PO+wG@{B2ht-W$j{MhcqqCvM1v85E+Z%Qbv$`vG# zx2&v91pTO48>g-nq@Ki1dzxU~RGptQCZ(*%-IO54mzEW8YOjO5DHXdL>XP9&j@mQZTrj(V? zzex8Qo0?a3sbiy(i#L>))NHR=EhJRWkhkTm$!}e=Cuw1>QrtD)HZZ1lY$3#_bYWUl zc$9T>WK&Lx-I6G|V`D4qR%=f~N=izuB@*V_sI_?!;nHBjmN6E4<_dA)v_v=|q@`9( zTRnY&bzF5-)Y^g#krs$Q>&J>rh(9~dCZ|}(DXhJONTGS$?B=HYT`R(?1sjaVww!vw zPRqDhOFW%N==?IK)Qb7caF$9!er{s%h9+C`!k$%m?&?JtCn2sqp>>e!I0&SrxT*de7qK)a^Mm z@8P(w7UF6XQfEf3QT?qg*a7X0DwX_>j}0wCL}?lQ9dXZYo4+7pnXzt(7eqX6=sY>N zc#m~dim@)Hm15o&tc-zitF$mdfqD zogFP51LZwky&awICA|Y3J>C7O#%g(|tH0k)BH{KVxSgFu2_&9lERfM2%U)N@W>>pA zwXCP7Gu2KU0*UeY$xh7g$RoNhdfg8%GHupfwMyIQ_wa?ky z1|8N^Fub4;qf_X1Zyx~1ZOzVYeGpq`cfUX)v>I5;P-z?N>~yx#-@>5U*U`QajKV!^ zzCi52ce>j^YTee>B@nR#us~0{I{N#a;Ds@8I~>;5IoQ9^+13o6yPBQuuHJzi&aR$T zaM#{5(Bouw5uI+=R<~M-WN@3?obGN=>+I-u16WrtW`Gw{ z%xa7&>NF2DdsV0vhSw{K^$ENa;K@{lcEqEP;;D-|Op3o17JuOB)wLizumD z2nMAM3lXER8en^b4b`h5Twz#cY-CwunYRINjXB5P^vjIcJD zkGkay2!LQd>MN_Nm(+P6HI!D=Ydk%anInor1s_#WTk0%ZzQ8jfM6h~;vlLgA)#Efs9#D+Rz9GZewMA{qm)a&icxV>iWuZI3l8|%S+1_Ryy-BNPx|u)^#z9 z){AhmG6?V}j@4_Zk<&YBaIP!`Oz|GI%2M6brzxV8Ma<)m##NpDMybYB#=@&_T0aC4 zswxbdw}YM`i&K9z4w@=tezA|TDygY+Ho!FN0ZB&@fI_5VR1FkC_i$WQ$&$Jn=&i@3 zp}elbSp)I+DzFL7gQTIcv=L@1)^(2+&ctfZJz+zUx8t6HLn#KrGbjLMX=(XlDlq0g zbjc&Y9zye;s@H2c6Vl@Yx&sQHxUm}RA?-Z;#_ZHAr`ozKXRcT*n6Z}eRF!4Cun4lA z)oIp8R4-T#Ij-ikr=sSxr%H1=wz>{-+Gj5JmEqjuE5o_RS60B0;oRe^hjWjw4CfwS z8P4T;nRhPtm*QORFU7gsUkW%mQb5X);#}_U0q1gmDbD43DbAlbm;1_mc0%SyEczY+T}8-cadWTC=W%&c)3I~qlKKjmIjEiI@Su8ZilBOpOBzdSaPo$cLl;`z6NTvd zO1S82gri=)R0>Df>M<0l@+=e)YK=vrvAVXh-dR&w1^z4HR1`&L(b~#dxWcM~9vH51 z3*Z`ef&Lo4U`~zqCTmIaCU~nh+l*u$IEus9aO~zSl@&0WQ!{kt^wxNGrcUB{bI0_- z$*2td&nf~3`4Vni*{w$3VD~^rmpiv%pl`4RUh}y+%i*@90q(Etfx)V9)PoD@-_KK1o?{mGsZ@~fg2)MZ*S)g zfuusGhwB{}e@niLBLwadh}hQA-6{(f@&$Mk;GJobk2$^wtsm@egh-{@1qqI-+9egs zYbsOW4XkfddfnNwU>Cx|1)C5KR~Y!_R=w-Nd!RPgVCMkb=!6OIa3i|c)#vJR!y^NX zNk1LAHM)^yV=W6&LNsEGf%A(uv)D5dAr{7~-95ktUm!>5$4eauf0z0I`=pO7#0#S$ zgg9X|oT}a3{qPdFw57$}-`~-Ucg!>N{(Ve?dL1K-jew9SaGwZw{sO7eJ7OKx_59!Q zoFpV;bjHEO3B+<^PiwiWWuqI8n@PT- zAIf+_z;wV{cgO{Zsk3Kum;et>^uR$&#RQzc6F7rJb$EOXbZm8p2{}dwprJYd&ffu? zZsPo(M}!Fw0X+;*Q@x-8_K&5QIxWEoD#pEi(5XHy>3~%TVFH|?^e#Y0bpf2e3($_i zaIl9CeeNwzI4U5ldKaLhx&Y4K1)ToEAQ&4v2GI5hqb>ZX+5+cqJJYBQRaF}}f9+XD zZK$f+z{UGTCl9U>;&9zYb1wxq;M(l&Mu>3z8KqBB&t1E_lpfaMs#SknVV_c#h?Os9_@ zQ1kc!mg5J;-Owl%P3fh@J#eO!U2#}%*~SCAJDZ+6p%ozR6& zA2*=oal=ide9Q_pk?`r=fU6HCd(5OQMo*}ydZIRdDVgt+Nm%z7a5E|2CzG)5G2muW zKBNmQTGAiT@JzJNwJl88SqnJ#%$;4?NEA=yPss4ihf)apz4(H1x+*09mF# zqOh*!1hO0hpR6nJW*xE|1D~ub@Mayd90N!o10-*56>xK_08+(Z;LRfZiPHk43LQ=u z49_cpFyTfYFW%HD;HFjqq>7kv9d95IB41AJi zhBs-DiENtzknq(PQr;FB~nyh($s1DA=j3(a=tMpyqvSTT@cd_SLQ ztipT#-WIrC_ceq&;OvYV-7@sqMmrxjvSos0VkEIyQsBwV0IY9^CF?bCsQayeha1Gv zzHK?%dOG2e0$t;-2T$dxvL&6lh8t}SCcPkM9gOq1(_~qiK6fwNVNA%V4r&5VzhHTT;DU!| zXaLPahx8*A++4QIvXo$pFce|6gWK~KI%{eLGABcQ+|tt1i8~44J%4V4d&_LT)Mxkw zvX*Z?N9ze)$S{xZ&Z|Y2kj#VUqn>3a>Y9>p4^ZfBwXwH+fPATsU)gemr4&O^hUv1Fx>TmcB?! zuLWj%Yer_ZOd84ZaAL7+mB|XmZI{VP#_gm!t7Wo^G@;IJnXG2N93_)Aj5}H;YZ-T} zOx7{(c$utc+&-B&ne9n3*}!C{$i&5Dr^%$5$ zopBe*WFzA)mPrTm_cNJnV%%ji+03{rWYWp>elC+P#$7FwZpK|JlOD$XLMFY8yFn&f z7gK_uCWGCZ(C6gl= z_kc`xG44T`>}K3=WU_~GkI3XG#yuvJy^MQ8CPy>wDVZF@xMyT?EaQGBlj9iodzl>1 zxaVbZ0^?qk$v(#YK_(|M?iHDw#JJaFax&xIkjW{GdrKy#GVYHuIgN4e%H(v${YfTg zFz(MXIg@dJk;z$%`>RaOX57azIfrqd%H&+eeJ+#p826=2&S%`;WpV-IzLv>_jQgid zE@IrjWU`-e-^t`+%2@@OT*5f3On$~VNhX&v&MuS77#A*+%NZ9blPee(C6g;@mRMtC z@^i+;%H%5cYrIUZX546*T*J6AGP#y-gBkEe#=#8u661EtbCADdxfT@CpykE2;F{k?MqN z7kE?ZOr;Az*#c2#s(TBZi8HD*R}7vjg3zZqK<18 znDT@GT3!uqhjCG=zQaM4g7y?W`SvuG2MQFmRj&+tP&ID{vIBVYT_YRZDP2K@OJ_}~ zdAb}3BK3v~ZB2N?^|vO}a9OS?HIFy$(5s7hnImq-8P@hPy%b)AnI0_pWja%W>8LA# zgJ~KU2s6zLj!(KUM!(j~ylS3#)qL}+1?E-NP?_mgk$JB(%&QhN)vRISs;-gyca+uG zn)9qi*POB%UvtW8gv}|dF*c{HM%kRQ8t35#8rRcJH#d5yYBGOO)nxvns>%FCRg?LP zswVRnRZZqEs;Y72&0A~z(s1|M4;$&>;{7$30=r=ne?1RMnKntSGpce-WE z>(!yIlZRm%3(M?&!q!z;?nzL<3cZmhXF}9959f)sng?Bw+~_XzI(POFwG!X z>7hy2?lV>1m7~z}*(ZHjJ9M34bD9yV{nGVcmJ}2ZBUUx4~oB zrg1xmE_Z@tFKQZ7C&*Z%vM0lW9FFSd5r&elhvzZl`Hnx#9z9Po@Z;mrGIoSFztg4m z-ZLnFh{2scs{<;j$v}?~ema9EhRNGxz+m^Tr)WRVVn#Nw+bFx#CWbzWa5|s|L9S)$dTjhX+BfL48$&T!Z?m2Dt|H zRSj|t>Z=;$8q`-c$UT%^b=Z3-f8`+eQ2xq6?xFmZ)%bGfFkLP%%t7v<{5=P`hw@hr zau4ON9ONEKuZ*_^LGGb^RZZqEdNrB9sA@8QQPpJrqN>UKMOBmei>g85>bI|p%?sl> zmn5(W3%7eQ1>Tf~yR_KOC#J)j(mXoBr! zX9Cn#H=Z$CDjd@RXflzz*&C&7XO-r2ZbqpDA@Qu6fm>%y;tZl|)D!dWb?a>Py3Gdduz?h6X z`j{Rs9`shiv(b;K#d;Q|sPE13!U9&1=wD=y_{BN;ii5ZCp2aHaH&SGhMY7=yh^W4| z_xwy34#*^jOvN9U$YdJhmdPZSaSbw=&bZ|=$z$9~ndCFBNhSr1TO*S~#;ub{5#yXP znZY=hOo|!TB9obnbIW8F{%)iVy>c{MQZY~#SxyIXqtTH)nombf?qnmZ2`e$46U z?iiRy-(A8mX8UgjtA=m!w775~R3qKCQMtXvO+R;J7cYWUTAq#s_#%>ByjUP9T51H) z!p(-_&%(t^#7hAZZuo0~6+Sa`ITgT=^Ub8$vUs_8MFjY|lCInE05q!3&Rijj7l>Cy z5K+7u+DyeTz(S8`!$J?xxmLUm)^>=$z+p2igh2<_iZ{TD7V$=bC>i{9eyo|BBgh2t zm$1mN8us$*mLgWb;v3y6FIttwTg3x7I=2BD4|sM+*~NpfDh0OA(4B^`FcJdf9WZsD zrFe&UXM{K;-X)XIaaX8Cya%v*)!0s2yLcb;nr%y^3-^2#X6yG`s=IIXt*Ihe{FQhp zLP!%IP?5O?`(Z`T7z47#jquGSTv!WZ^Pu=pgt%Y)4J-oEItL&3v5SxBBp3+0_!!{! z=y*OgWfz}-oYwNmBc=)TRJi!0_%wV-3f`ppX=vZ0Qa^45M?s?a+X%4u9jqc;E{nex z>mrCEJ|~cLPovtGiTis7`&!%`-EBR&4V0~c&m-Bz7s7}g`>GoRb+c+UyvxP>`a^{H zqWChbU`vGsb?~Jte9^niyKIXNxCS+FbJftYcjYN3lV25Iix3|dUzde+Hs)`_aIEa; zb5}!J!!l>xk%ZC;cN^~DO@;AzTl^yi;T`CQ2E-FpoT)(vj?MSNNrLz%ctIRAwDj{| z5ZH0zpV8+B5ZIM)^y?bey4cpy*Ei6at6GR3ihqqD$>K)>$@NBuuk0OK^+fWm_(=qy z`xN$Vc?M43N4xmBKsvo%jWIXYv=;paJopG`k)!Tlf42B#g!qN{H(g32SiATYFU)uj zU}648IEfYiiS|cF0QWCQbx)TD2Rb@)E4v4~Qtje*&{eHT?+-Xqk`OKt$$~q{;UHkA zcimdfj;^l30X!0OYdZP|V5q*8#0W5u1TrOvvYNd#hwT#Nya)^BTV*Mnd>J8yNfGez zlY!1uwiX}11~wUnJcv8iwj@hYXdMk_ks!)-9q_$7$$@8)VYF!f$6Mn;X5uuoIa$95z+(+mOGV_GPpdDCc_!TnI}tW81_Ud9jp1Wl)R?0#NYqv=j<}+@MA*NLSKNnNA`7&u;g!rhmUL8nRSFbE>U^161R4^bdvQWi1 zw=67TT)QkRVO)nS)H80gEG%bSmn^JeT#qcQVcZs3SkE|^3*tQ~MJG+Vm>vdk5Dr1D zi@IOvIBpA;VKZy=0=TbXKU^dWy-ap7+~F|U&)^o29S4`e5OJ53Ji}M|DC5U;#J}|RPx2xtqHJRKc-HoXSw;4OV zGnH}TFkWUEYazp67hTd_(tQ!o{rh1zi6>U{U@mvzOnnGaOADALr&0TLxb%SZpe$@> z0fSqU`i$yoO*v$I>WSno=@AUmqij4^bRqOt}|iVK0O5k}Mq0xR>Gi z4FmJ4ES$(>aFcQxG^`o}51tqoD+>=Y3s?=G z&t#)z;bA5lBMXl)PLYKt8JC2fD`eprRvj-3&oXWzJPBhCCdtC{OqMDOFEK7%mY&1Y z{G+xEcuvOjvSi^E_G^wTyw133vhWt;ro$6Brk9WR!*E-r*b3oU9Fxt!9zpiXkW+9Y z%l6JYu)^Q63rK(FB3`oF zmPbf?ZEz~yE2SfWJqSz5GProRt(Jwam~U8@-@vf0mxX^Z*#_A{zu{%EHOm$|lfezv zUC?)FpRG-{L@?P#*%HOLO|r$oxK6kP@k||bW`hgS%5FUOq}pw8QdhJg@%a^JKU;6O zt;e=Sw!|}M{jw#2af7l&Vca&uUNhtDZLHBD^WLGenVEcR+Ytecz@-v?pJ}S@f&xGA zf`6|m;6ujQu)Py+EHrg04mON;Z)qt_&L8Gh&j3p16Wi?Zf?qsgHN=9SGhsEvg5N4(HN=7+ zB4IVef*%xNHN=8n3t=_Hg5LpQHN=7+`Cv7~f?x1pHN=9S=b$xYEch7?RzocKjSW^q zEcgKpRzocKbqrQREcodQRzocKT?opMGF9#Dbr1U^T>o-)3Mn#DX7QU^T>oUsYf=#DbqpU^T>o-$P(E#DX6+U^T>o z-z1Si;oW|;2Mrf06s|} z79tV|2kh;N!*^crx9{Tc^%gDRrRTeGbMHVgLH5M)5B^E8=6&5Yw1r{yg^%X7Q+t%D zmhke5mhkF|mhj?=mhjq&mhgs(mhgUxmhg6pmhf(hmhfhZmhfJRmhe`JwgYEBT8DR2 zw1hWPv}`2HX}LlzSE?oKi>30_Y902((mL#jrR6%cT(6d}7naI5sCC!}OY5);mX@#w zmX@t*=~l}&wQN_*jcN(|Ua3CpdZi`od8K8i`g@mJcB^HNTEb3Ost5aAX$iYrX$gB= zX*r;lu)meox2okfwS=9mR1W)EX}MD^VNWZq!;V&3?pDh^Y6*K;seG?m!ai17hh40+ zggvaZJWef-SIZOBa-UkBsFtvAmFmN;Ra(NHRa%~^mZz!Z>1ug~TEb3Mst5a2X$iYj zX$gB&X?d<%!v0iRKVK~`P)pdEO69OGm6rR}685ChI_yZL<AFVzxuno>R3 zXG%-hWlBrfV@k{0)e`oX()y5Eze6oyXDOA#zEWD=t(LHxl-BQ4>-VcA>?5V}Luv_o zNNF8*kkS(NkJ9oXwfv1*KCG6HsO6(-342DVKI|B!CF~ca<&$dplv+Nmmd~gq>=LDV zut$`ZutSuVus@WRKs4W;!L)bd5Ogk7Oj4tqjr`LbHVeo$J6-JrC5O)XznOV|fW z;a{9*a1pQ*#Ak(chvG-wR}%4|D=}ht0nCDr24Sqla{dGla?Q<q;#42$1Z8^MV!1sdozkAvM`qLxNbF^DvQeZaE-CWW@_| z_K@Hh5)y`l#MpAkI#{vI}W;83Z;s%Mg-jj{-UoJWC`) zm>^69X(ar`n-pOZV1U+0sW6!kdo=KH-Yq2#5{|D0&4S7p38*Xss7wu1RxnWTLc%Pl zsUrbZW&kx!1C<*L6g;pu3o3skpvn!P3N%oK!9W$62UR>0P*ny{Gc{1Nf`Nip2WBHR zCv;GAHBj?{fr7UfWE1p@_d zO3i}WFp{IM#*kAk4ODY5Q1AxSET|DBx)D^X2Fe`_6ueC}3up&4TJ138*>)sD2I9Krm2)=0S}pQjG>sTQyMIf`Nkfk7gq^ zB2dc>pmu1Wb_N3lZxzjg+C7rtTV(*XM+0?KFi`NG(JZKAMgnTJ0o1V?sN;fxf>)kq zL5(OQY@)ES|JI#UC6RxnWT!r3gSb4LPd zjUlJb(?Fdc3>3WkHVf*a&_V6jKwTUR6uf*l3u;6sgO7$tAc@o)e&Yvjp)kL2tk87Zw2nGsP)R_e}qN@ZWsHZegPX_}9>-x-s8d0RS7>4h+ z8mQj|0|iSA&4LP|`uYr0l7^vsXgBnq!`VEnKK?C(-Fi^1E^1m7>Bd9-Upk59J z3RZdkS3wOJBK4{U>a}2?V8N+bP$QbBjG*4oK)o3Z6s&zU3u;6;Wd!xM2I`N&K*9P} zv!LD^$@SC;hT;2@2I~D_pkS%3Sx_T-z+nXSfd=X?!9c-UU$dY_G<^FEk@~9!>Z4$w zVA-)*P$NooBdAX_P@e_^1uLM9cbWmzKQ&O_1Oo*N#m$2HZX}>i*MqVU4=9Te1Qf1WHwnrjh7L;7K-q$U zg5~ojK?x(uDPyFaxhS^mB1{h5j{sYf{NBa#RLNd zyBf@b8qsTzvkj4o)j-7s0|mPy%z_$GP8mUs(m;(41`0N6m<2VW8QlnKj0S3KFi@~( z#4M;0CAtw*q6R7{Fet&2Y#FD5Dj^p557yFUW#4I;bPI46-P$@E&5Z=6VVP`6h2KHf zG9Fgd3F?YEs5ppVN#ncB2*G70-z8lVI6{$%;6>(+7Aq1}Qj*DW*#;T8}(K!9;5vdr*nAqiTTW4482SV_rRz_smK3&qgFOxnU+ z%RE>Si3=)?eJD5E!c0qr+CnjK7PeZ`GT+k|XvG4pL0>8ZL~D`RmT=WP>kF=%*ZQ&m zTBxEeEane!9lrtpM5GOP5)s@2=p_L_H}HM>4>3({I>bx$pdrmIOKA(R6HXm~Ww7Q{ z0@d)W3F8#;PRlxe8(FaM6_m6z3b(9;Wy~0uaLXzfZcMUpOB1vvs)MnD_9@B=iVje5 zz>nCs^%kd^TuZ?vIt_#LoqDIGEm*^0TEk(M4eE%5SzOpT^k8X*y$e=PgBzeR7yN6c z4Yu>gXEVP!|MA&~&3VRWBX!wn=~DZU3n9QDNLhDU2KXLjrocL&#-n5uJLi^ zjMs6EPcUb^o@;!fIb$a`+9#Vc-oS17RCC5IZp){eGj8U#e5N_$7OwHx=8Rjp#^;(d zc5{u-H)q_&HNMcCaXZ&|zd7TLT;og38Fz5U`BHPno4Cf8n={_bHNMiEaVNLWSD7>J z;u>FL&bXUve4RPt91eGalp` z51BLG$~C^zobfiU@!jT(w{wl}HD|noYka>s56l^#$u<7aobg#)p%o+cjYaD0J_$n^!QRa-V<{BrM zGropvJl34?wOr#wbH>+kjg!q8|AHIs@#c)L=e9i2obe4@<4NX>Z{!-MnlrwMYn*P* z_-3wghB@P3a*eah8Q;PksvL91w{lyaX3qEk*Lb=)@#BF(|IpaIH#wF&A@8lZKF=u=i*La>e8)Zx?FOhSeJMt-|fr@|#S( z5P;7eYQ~;d61Q6`&9!_#*SN}@@vpeX)#i*3ag7(7Gk$<;Tx-tw*IeTz=8PZY8ZR?v z{1Df;!JP4LxW>!P89&T5UTMzw5w3BQIpasU#%s(OKgKm)XU_O>uCddc@e^EQmpS7n zxyCK#jGy8fyUiIt%{6W}XZ#G;xWks%^ClWYushd_*t%Tk2&MtbB(u{Gk%V1 z+;7hKd9LxGIpY_&#wK4OzsNN<`3m_ZuCd8i$baA(?>5)xm$}AAnKOQcYkagh<5#)H z$C@*Kjca_oIpf#4#{0|}zri&=$(-?)@U zPQ`CU6@0%CmItaUs_4fI1?$axmpejm`AfdbBSUa`i}hAs$M=|b+2q^t1ALTw&AarA zRm+$i25M18JcX@sYF7M~Nyf6fpzv8>xAA-w6e3zGm z;PL@}US4Y6rC(nDn(y-R5L`aUcX?$9E+68@@+$K#{f?gB@LgULg3E{bF0Tv0KEZc+AOx3B@?G8@g3G7)E{8&J`840g&l^8OH9KFfD`C1Fm(TNEJ{*F}7x*q8 z4Z-D$e3y@h;PNHD%O^u{`3Jtsr$cc0GT-HILvZ;D-{rF*xO|oG^0^RPzQ%X?LI^Hj z=ev9<1eb5{UA`QG%QyKhUk$=DYkT1eYK1U49aR%fIkleinku5BV;?2*KrF z`7Zw!g3FKiF24%F<;Q%N{|Le5Cw!ORgy8a1zRPbzaQPY6rIm!>@^ijRO9(E%;JXw< zaQP+Qr7Z-Pf8)Ch3&G{z`7R?uaQPMAr5u9GulX*cLvZ;I?n51`!@NtsM^FFcyNnCL zW)G_%0JdaQQ9Y<=7Bhe#dv2IC7Wpce!|PrL4&zxD@y!KHj`b-y{+( ze3TQ-yYwA#(aLu@DFl}y-(_kDE+xLp^blOy_%1U-aB1he%nHF}7(a<}%)9hUqHsRS zY35z}B~b+5<@69-M)F@1eX)}F4u(MGKKGQT?j5G@m)GYa57We3wUu;IfeK^4Jhu7V%vkAA-vn ze3$z|a9PZEc~S^2XYyU15`xQFe3z$%;If48@{AB%&gQ#3D+HHw_%6>0!R1`O%kx5T zIgju1f)HHJ=exWp1eZtfU0xi5%Tm6}pM~JEjPLTY5L}k?U0xA_%L=~BpNHVGlJD~B z5L_ck76qesA0Nd$l=Y9mja7uW>flcpBHZ-q$#XYn;n9ZuB*t$~B(OHD2LsJdJCd z$2DH%Yn;n9&gUAh_BEc)H7?*9uk|&~;~E!ojo14c=W~sVxW*fNjSINOGq}dhzQ%=I z<6^FHtFLhp*LWt^*zb$fGq}dHxW*fOTQ24rmvD_Y`5MpU8qek$clsL7;u_E48h85| zmvD{ea*ca^jc0R>=W&hue2wRDjpuWX{l2|Dmuq|k*LbUM%k#L#r*SL(^=Y`_YoJs#!U*jsS@glDA@xI0jxyFmR#`}DY ztGUKC+&-V=Yuv~+uH_n^;%nT_HLl|tpXO`4iEF%sYkY>U@v&Uvdam(VzQ!kUjT^Ye z=a?{dl)`1jxqeA9B%beU%>Imr&t-*pfp{S^-hUn$OD-lP`?jnD;$=hP&+ibg$+}a# z9{$~wm30r9&?MX;-ZCWKen=cTDAr~{3w2Y6#Jlel@11JBPrQFf{PndYvP4wGA@Si~ z9TFcsBtCvXe8xH?K072ne~xR`dMS|&-@W&J0|E1|9(jP`k=TJx@^)s$C2V^UT-kB z2Wfn&W1OFLqiO4Dj$}XU6`J)oL*lpo-OV)woOO5AFgDX2iGJ;@9>ylmk>qEyb{Ly{ zhvH|mei)kq$7nyB4a3+JIuiVBnuoC|GUOMFTk9}3GdMPF!`KvaV!d$~o0*(3-878N zEYA3J4r5co$+zxdY-V#ZymuIzIUH<#nhhS&FhK-7pyxWq_>Jy>X3ak;<~h>+Y_?_{ zkgWD0$yQ=l><>s`7m=$K`ynZ;Buoh#k|JTEC<#X{rX)g%puZoZMBwj{N~HR`j9g4f zloCaMcPdf%d$ba*{vLx|Oo>Br(BJ1M4*WeVO9V@BU({Q=| zV3X>gnWYCLXhy2{cTwpW#dA^Vh|r1aSO~@{V=2Z)WvmXPq9_{1uXWw8qK9vQ?ysVq zPE-=9!_`Wn&S8?06u@C#;CM2J$x1SHxK>HlIUJ{q3*fLSh(kkHDg!Gz4T{qOD>fe# zk7a=zuZ*WKTb1!Tm=lxC|bblCE<)MVX>G z)hA^2@NvvgGN{9DB}3;hQ_0jE>f=~Fd>peB=sgTfuac#6n5|@M4vh$d3S2v$3W z4S0@{LtE}sa&#?ERp7!@y#_UQC3wL1(LtQ1Ort&rlxaGjxk@hc`88hGN;?indjP8a zK51{0^?-CN@YHy^GMyS9uT0k&=P7v}K+-;44{IDV182a=L(*x~XTFk8eV(D@>wFd{ z1uCE+>70fp(E~y{PuDl&zYOby%vt$`WJ z4BEgY$_!lt#Y(Zh0h`vqrMd=|4BrFka*V(s>B=GLnjz^Ihol>Zq?=3Lm6^1=cPcY=-JPY(QoDOd+6OtK zokANOiv#<<*Pw_uPXSIgaLWaEGA9A<%MVBoQ5+>o3B~cSQli5#Tbb>};TR8zqaj%y zY&0K(Uc$W{-pv_I3Ibz#5){Sz#INBH(e4DbfqKR>M9UrV;KCbyyeFKa%%RYKr_9ko zpR3Ge(DCLHdir}EkX7`eI6!b-^t83gaH+}eKj$g)Xj^|!=IPp+ugurC1(=Rdj-Yz4 zC`ah@N|jPg?@_??8V!A!Qbu*(P|9?=Q6#z9C3ji>btYX;RvkAT3)Cuq%D7-EY!7JtyBkSc}if1#+K6pD>i!) zdbQ#12j{mBX*d=sizuj%ltnsFiSy>)i^52wtUCRwhLx7fpU90QD<_vcB(1z0Kb2~C5eMLbvDvcD>Ka@rt zsO8FX4HO&770L>#_l>ebr?*mB>DAL=ayf$Jq0{F$bvfn-4xK*6F2~%!ig@(b8z9sK zRyKNF6j%|x!mXcn5_36L1XebBZ49iajf#s-0J>y`gJzYoibncdWtA?{O-hp%X*@f9 z1uDS*z1qr>yhp>H6Q|m~5h3 zEk2h#LpB@5v|d?H+X_?G>)LWEPH$UOZ-cUd>P09Ubb2nurRnL9Q8#_wV&WKe2YZ}= zBdtH>yMx>y*djgAcRQjX9^L_j@JHz{dfMp|D?T<`v@WpibgJbmN^hfE{Z(DNBO~B2 z__)O<$^qQ^9y0BYoPf%qu%bQ`n;g>vD?%vXuGAI<&)Vp1hRp%pWY_p0 zc6hJuy;uC61F=&-4SFBsbvnYKIq&f~WQ(ISOtaEVXP8k+vu=iIQChSa=5debZinpS zB7wSSRa&Wwu}Z7Xg5{Y8Q4&}Y<`jUrN!dhUPEa=KU~X16YcN?L zJC#nVm!fp)^tzNTub!^qE%g15iG#D(5#+&5r6&t|{jy*(1>dc7Q&4G2w+>W~(xZWb zhuYA|UZt1nO;LJvdRvq&nx6h)Qh$)^CtIe^SoAw)2M)1*Ec%0`%sZZ*_WPZ@vuO|d zls?*nsY;)&2mMOFw+B>jKpCKVxypb}Z%`TZ(c7wQrFwbFR-N89Wt&$|H=F}OrY%W- zcRCR43Ppc+IuLA{_dPWZIF<&CvEfWJ;HV3%s9pCB(6gL=S}M>U`-K@E``O}jLD(AX z4rvIUxT#N3pzypXwiOwl;2HdFbJzld#nViJuJLU_ZdPrP2F2vSUMWiHA$0<0c=K5lr{wivlBk*a+Hq(1rpk39TB^tWAeYmbp*7ab!*{*I6a(O5Db=C8t(YLFB zSUZ_-4{|f)*H!JQrlG4lhU;p!uDu;*ySjru+zK$Cs$GSQDVFrtsXKx^ud&V42Ar1- zKBH>)Jis+{b?0zh)hF;yvyWwV28oFTGlNZ^D?5Wd8q{Ac?xZig0|XGg>W5{gBRlXh zWb~RDSW$oBwKLdd`1$l{y{*`$AH1E8>VU3oGlM)9-|F{><~92E)K;LsY~3B?N(b&? zv}d}W^U`kpVg~OO-flWrx~Ww9J;XA~n^K0O&g1N;Aa@S7IbJP%gsAgvo2UAQj2n%b^86mK^7E?~9i?+m-F~q<)05U3XI7q3qC3>hSOaqX@b?m7P?#OxdZ^ zJyJPR(}hbXTLsnKrR<`*3zS_t-QCJ=O_yCG?oswoy@kpio!(K(QC>aoa{4R==4riPSppB z#q>1gG^*-WPSdHLuAJ^wbΠ>Bs-{VAraT1swsSo4^lvZ0$x(Ty4Wod0VD7o1Jc0 zMad#|hH?h&UWamqu6t)HXL=(>XD|rbS;|>db+dAoPW5c%Y@Mp_*(H{oNgv>QrclpH zAe8IZ_c1W%DCf`?x|DNtEu5>I>xnhI#kcj*kv>m3kE#wR=jl|>SI*a|YGA0v1Ml|)qI%nvi*$PXmHl2leeBP6tO^)=$vI>@QVajt#{WI)aaew&i@S5-?P@WlnMfg=vz7_si_?P1Ti2R81hy_sI7;#_3 zA#r~siHwaL1?Akxy2xcvo)vjzUD8{ z^zqT>M_&Zxr!kfoN!%Z!#AL-xg|aecMNAWvT`_xNju!Vj?r=QnctYGCn-^OaTM6aE zu`kBH4CP0$-^E$P{c)?~Hpg{Cc}(0napyz%O?*^5^gI5n_$%W9NBmv!kH2x+ zm}D3CCv_$5Ndi2{qmt8-GoYN4T${WU%HJiwo%}A8Uyq9z7bWf=ch9&d$2|k(AIE($ z?(gFM@sZ<`$4?OVr@fi>Y1$X!{&YEgT>3;PXQo%D*Fd=;eM|ZPln2ruOn+G1pJB@w zlaUDJgBj0dyeRI^v}caZOoB2u^N7rHC|750&V>GE&B|JoRSRWn)?n6lC?C#xF$?07 z^=Y;x8{(NgIlC|$`kTEtdu_H8^1^D5B*c9)Irlp8eApMSn zv;NtoMC>>H_iy!Z1sRRr|9yK;n7(Sr%mjTLi4Vrg|TQ9{F{ z$Mqj@r3GstNeUg99^8M(ot2K}qjW$Ql5zhTjC!2^L6*hRp~;9g25{O926A^(Tn z>T)3EKMPn7`oG}Xm>ZM-^Vs$H|4Z(TeMtN7^g-W`|6&vRzSNK@|GmEG`}1FJMt5*z z{&zd1@6`W8Q~JSLNV5O?ebe{v|EW2BAGeUH|37`y_w)a;Nqt`zlidHmzIyu0E^rD- z-v4jYp62nY@qf^Cgk5~xE^W0-N7|(sc6%874;T9BSi#$f#iZc>KOFjy{EwOs6c+J* z8kSY0=zkLyeQ5rN5QYs;@&7J7`Vjq(VGI+d_sFdOZJ6|-`W`@$AR2b*0KNbCnjU9I zk=g(I2o<=?-+>4Wz@g(uPg!c!GCt4$!4-_J1WL-{?1DCxpUA5{sZr0V+{QGHau=P=>C z0!KP~{I`Wvf4^g@kLwQrsy?=-lEvTu*y`i^1Az-?D$f*K`@;yZKFB{H$n*kKohVw! zk{?d2_3{3J!PX`BvL9B!^+EpuLf0qz7Siy;i@iSnKT!DkF*ubh|6z`SejI+lUC>QL zD}T5Hp&yJNcsFzhhu|VjKkPB_j0<~=G>@$L;djT=C49c~Bk7KA4p{f&7$E&1{fN4x zn;S?AasGJ5N)U=y22%a3pD^yBv& z_#^J3HjooY`;T`Z^@I5%@1|~cg^e*CKkhNrkLypMtNO9Mlx+U-kF9=uec(!=4PpRRzJ6c*&NTjt4R_u(AD9MR{=;gGOToIqIEvUqma%`#>J zIqGo6crr$xHHX8ZWetYK=9y(!@~}rX)#T{I$)ismeF7a0jUj;oC6Tb09CtX0e3Qs< z0y`WZzf7V6{CpYwFA8>v?Q_jIJRhl_GxL1b3`zk)^c_h&92)=7&@bOed%q)@f1Y*`x*v$J_fE z%Gu=P!|@t6UdEVBAg3OVnW>n0;)V~54#$i)=^Bqq&s+>IYS;%ICXv$*r<&XW@vl(36Rtqxt;9aU5|RJ+Z{2`fwaac2paVZd(ui+E*sI@Nia!l$H9- zJRHl=G81D--*94fYVX7+ko|{qG~^uB=jq{ihMuPwPx?;Po2&Rv)h-hvtS2i8AvO{R zXR9=LHoY1C*3a!En|w}kgnTkp=q1yHn@O(lHkocoAbFNWB;T@!6j%$}xkyX)uA**BJ$!f=1vc_>D zl(&*Ku~(DTvGEy??!e1!CmyOj(~7)`cLIFf9e*haReEF(K6%^^D{ze=`F{+#Si-9U~? zy_f7wOC-mnxyi9<=aJ*mUM44`Pb2%L>?J2m`H-A6%tm@hifu2*Bxwi4 ze*u|F;-n^0ODchjk!F!z_!~@9i7YAP98wNkxXl5!M}zHX=^tQw4A_pc^?>YHkd3i5 zf$TVtCD`LZc09-w+rL0|0?5YNTS2xDWJ&fqkevv!MEgOIodmLR_RBzaGRTs{)`IL5 zkWC0%0J2j-Ha_eokevpyl&}jxb~?x=hJ6dNGe9;u?0t}(39?DyOF(uO$kM`Rf$VIM zrG{SxvU5N-CH!=doeQ$`@Gn7j9>_Ao-vHV9Aj^nY0I~}}mK`x2WEX-gE8-ByE&|!q zi0eVNA7nX^qd;~s$Z{jT1=%Gan-;kYWIqF0UgT_$T?(@4kynH4GLRKSo&mDUL6$Gu zKz0SliXuM&*_9wGl-oh}bC4Cw%RqJ&$Yw;X0NK?bn-z5g$gTm|%&6Bvb}h(eM?DI% z>p)f#eG$lh0kXN#$Aav7kj;saKz0Mj=0|@FvKv7*FJ>ypZUR|p%ovc}46-9)nn3nT zkd?=jgX|WNmBkzlvRgq`8M7H=2S8Tgcmia%fvn1L5M+3iE{LrJ*+Gz1$L4};2xJRm zUk2G7AX^;!5XkNX*`hcL$nFAJZS032yBlORaor%h2V_g)R)OqZkk!SV53>6}wk&Qh z$nFQ((s<0ZUxBP44s-1g$m-)UrVoH@c|6AS*C1<*e+py|f^22{9UyxMWGhA&gX}jT zYZ{#bvWG#oYV;nEJp!^dqc?)=QIM@3eGSMS1KGOKXM*f;kgZLK1KATGbB_K7WKV)@ zeL@Myo&uRGAr)j#gKR_MB_MkSWG#s&fb6#*YfgLvWWNKMJMl4)JqxndBs<7{53=^e zPeJw^$l8)H&d-CaBMIaD0?0NdXMpTQkZn$m1KCR;+myT%WPbozS8@r+UItlb^1C2= z1!O(R&w%VzkadrX0@-UI+mifuki8DF-f_=>>M>n$UXtt zu^EFTiPXbPb9}~8B$hM)cS6RCp!X^0otW_e=zRuy`!bV2_BqH-&Xhp*1;|dyEC<<_ zAUid4D#-o@vQsiK*ZvN&(=##Gz5>~4S+yYh8f0f?6@%;_AUh*#JIMYCva_?ALG}&E z&dS1k{ujv3&BA>C7G&pSWZ$aaFv3bOs# z)gTi=b`dDwW|?eB#q*v$251=xBQl95G4RK_Vo5w11!V%1W1v)^OoTES%5hLm0DS^l zDP%H9g6nDA5QuQSc!78! zA&r(nLRKJIiDZ>!7a^;WTZ3dRl66SdBXQ!d8<2A$*Nj{Xl2#;cByC9Ak!(cLfqI*e zY(~BX-EUp zfaFFbHzBzh$uE)If-1KncL2$4NNz`R5Puj#?hYh(BDo96-AL}SmJ)Iwa`z+o6_P_p z9zgPIBo88a2+41dJdETKB#$C_49Vk2olBbY7jpP|5zeVypB+nxGJ(A~;JdflB zBrhU)3CSOjyo}@(B(EZQ4aw_B-azsulDB|ZI$=O9b1m}-c^hSaMDh-jcagk@%X-I02%tbN_$!sJINa~TyKvIq*OI(cPTmo0Db;Nq3^(JDy8Obk^++w|z zSPvj~8`5lsHk^COXb4Z>?@&b|c5bDi{v{XB0(a+uc8GxD-scj zgv5r#jwB3K!jX$W5{X1c5`{lRBNv0jfg~159Fll(6cI-wmw;pplCek>B#B6pkR&4+ zhh#jG2}mX)NkK9R$z&v{NYap`BbkCE14$;5EF{@Ta*#|#G7U*ClIckDkmMsNKvIaL z2+0g2#Yko%nT4bT$!sKZkjzCg56OHaM<6LhQih})Nd=NhBnyyK0f8GfI4Vkz%tTU* zqz*|flF!K(L|BAm36gpw%aN=?vIfa|BrQnVkZeYhj-(gKAd>A!jzqE-$?-@|L~R+#3S6@}l zQ~$Z^K0-*oBTFD7+FJ**Jsr7jDB*vzyScx&!$AarjBVb~-skDa%Wm)L_w;r(c4Sw1 z+8Ud;S9iAzba))ZCXlF(_9ki!rGv-Ylr2EE4Vx}MW! zlYH@N%<;*ijPhKcJi#c>^U0Hq@_e6sf>B=JlV=*`Gko$qqrA{3FE+|&>hfq?ndI$f z&RFPYol&n?*K^v|80E7yxfr)NcSL_ya{iWilky8YSLF_Pa_i$tY6Yn-DGM5LO2Wiq zdzmn4`Pj&Yk&7jAY|)LQY8qtQtk#6h zsY!)-^Kz@wrwY=Xx}vIzC9WuOUTK^VUE&a<>~V2jYoo-9MR6saNs_!cM#!la9CJL0 z`J-yq=5;MDO4~5GMBL~W#qq+Lf*4!%;?$Bg8Mf%i%ndO~g{^U88!M`FN@TG>5lWMa zS{Lt1uIO45C9VViU2A1qV@*Oy$+DR}4dZ8}#wIlhPFwq^lCqqZ_DT7xATFIN$ImL! z<*8y(fBUXxN0T_)BTEw_Q`ZX4wiu~V6$_V^LeapQ$9+nma_si0rJD|u_p+M+FM5*4XQ zJWy}P1>>@ za?$#3=X{vwM6aL4P3Wg^OWXLJty7a{HZ_c|jEfVgpSYY-VWi=Ad$wBKJ};@NZJJt` zD9Z&xvrr(qCaQ69Wf``}<%>NrDRQJOGc_IO(>3&r`b+NUKKuWz@nU0J;r z`adzUQlxQ>Y)CC}ZmeFhb5iuW>CNrVoeQ$nq792{ceX~`WHBX9i$g(WVdv<)uCiTG zh0zBUY+XDa`YG%EjDWZnPtHy*Zk<>))4WMz3a74}-rsI- zspwjj)7^*tvwQpJs!SZSRY@t_GH=F+(VY#`+p6LBWxn6z>XOE6ty-NoP%(aIVsuho z-@K&xapO~?S^OGp;)IECyo}CoZI7A1HA~I&cy=YUA^sUUei%peySR3Yqib|gYxAx= zhgeoJw$kaSj4LS=(>fRalYeAWww-XT0qO7e`*UapmXCH(8Z`zcbrs*!^zJr$V`Fv0^lhF=X{$O%&+IReml^8$;wW{*){c~-jqQn$ zzm-CCwG)n~l)}z=NjqD+)(J7D`q(%z4)m+m6>L~mtHfbDo=LMEF)49kf>%CbM2RiG zdETO`tp%Cgktyw1g< zvoUpTL4Vt>yitv%g&W&yC@#mENjMHUVr)TGVfVV}O(k+kWAxhM{$;!J(x;ZlZ4E2N zM0AbLZ!VD=m(?^(Z(UQGHo6DrGkd$aE;{3yR?i%8?^;|Dy*5uAId*47_uA46i<%0Hm|8Oac3gVza?@*l6T$>t2=d#AJ#ZB#rN+TFwa4}8q*RSvO~qiY05T|69bt0suC6VocDt)9LB$Ak4Fb0mxhJO1P2#Mo*& z53P@~m*m7Al+)R;D^s3Wg5$Gu#S}rJWn`t`tel~2?STF?ki1nb&2yAcCRWLD67rds#FUxrh2rNZ>x&| zXWl59Z%J7TA&zY&vMRWoNif$|CoWruajGmyZ7dRJICDxeQ)YE8UgTUhVNGt!8km=1 ze%rWiSHh~!)df9JwoMfj@BA@uQa|K*-iErlP^$T1c0m?=S1_>}l`tEa~ZQ@9yeL zGgr$x8vFVjBnoaALfbh=v_KL##sV3sTlO?IZ)$Awq?LAecceLpOCYg+KRHM|+u!c{MA9y z;XcryA`r2?8-h@!$EtJy!N4tEbgQSod4s#LrKQ*1)CwK;s$h6QA=aSK<=NH`j$51D zTYDk4?yf$8IK4HnR-n>4(9z*;rN2c$wYR-(0~kf>Y_32Yz;}3BL2BFD+9?pJ9k4)8 zJKOvE+~9>VaDy7r+A+|#!QI*fo;#b|p3a{B?e5O*7I4?r-QVqIcFqn@;}(xriDGb@ zTHT&5Q0r*#@&MSz9>|xz{>FZ2W<*P8qr1Jixzh~-fZEu#9UHZ6OUuFTvpCid^mKUg zq5F1h!(EP`X`ql}cEHI1AAgHPmsBc{IKOzg!K;FSLj{PLUv)YQ4GS7Y0Rb|h$ORN5 zDc;8BW_Np+yVuhOM=2ex5hgjLoQH~|N*C6@f68@N*32(oML}q4RFFgaLCv%}Hsq`4`u(2kHvgXI_j?}wJp!9$ z2x3Z?S60n;mnPy@uWo6}cbu>0Gv;i`RY=8^~JV2JmkpYqby#kJG21iy16SEOtc}+=aRXHH!NC6{9 z3Me^Jz{!yUQjQd`a-@KkBL%#szE+piE%uKm%KYPrGXHp@%s-we^N%OW{Nsr-|9GMd z@Wsq8E30;wmeeeEmsZx-!Eww4l#gY6Lw&h>W#xQ4!kC1PfhJ)N%FD`hl_+Y&h6YlM z))p8om=AW0ur`^Gn&k`#fM7mq%PT6E)aa1vO6J#kd3q=_M-+z!K6-w2iMw?90)0Yo zvU;7n5)N2JuVBVw8&tQ>4TrQqMlC3*tA_)(zPz?}`Opgv^r+K=Wz(}c_~_EFI!RWLzt%HS^t75PzQno6vM5b@e6nFjKLv>sB}uYdzP)h9Y0b^?^ev20|Yc zfU>ltY%vv>b04~-3$TaKyk7NrjbuW4d_Z?VL5~}&u^!US!*9$^%W|r1$a3b2#ex}o zGoGrlj29L`*0VazdS~T=<&fiAPU{sdr}Zk$>A1=o$Z5a1++T)skG~A(9)DRLM}~8c zzaGv#{xY0<{ADM@<1uzKjZ;#}@8 z^N%O$`NtDw{_#Yae>_pY25Xq7HKphgE;h{q?@W*4I=CoeCktAuH_X0qHA~zq=dr{|6i_U! zEOY0UHI!9BB^oQGC4d$$^WfTy)~Pr86HLeMl}l>p!^}bL^uvSdu_=P;)i0?pslv${ zMh;zg>v|MoYRloGuO5zi?NTWcVQa@wl*Y4AIJFv!M15s-d9AyuyaN1}!>K5m&Z5=j z)o_JX13fTZPF#d*o8xOB4zk@rs*7mLzh5U#76}^2gkYqn|e4|)9&{YqS zN^=MT997jz<}a@*PlH#P{!JNmixt5pNRfgl$Z&;$uRyiC9=r!?Z5-(6hZ~&;!2x;H z)7abC>47_aj7c9IxiyB7Wn--fk%AL23h)#o)|XlA(S`tzEh5`I{cP|Ba-ea%w1Eh8 zX$-Jm`Y1vyJna!;gg7`=d%F7IZE8t#v!}1Gy$Nr0XBhqanTGV5AdGNANJheaBHXYG zq{8Tkb=1)F|BvTU!f1?+3Ku63%MINvWsS`nJaF8M_aCKzbcch*!E8W1DR}!h%lbtg zOh@}fX1opo9*_hc%6LM+big}q$OVY0yL(fFFu@EQv@}e>1v-Hfc;}BrcFz5f^xyjd^bE_>(`&aLENC91(A3}L3&H}k3((PA0GALD$Q-zwh&JXe z)FZT<1eRj}scJHSx^4h0#{lyPS7S8w&|da8Zt`?tUzhng0zKUkupCF2dq${G*A0N> z7(nXKETPYkwC8jYLW7?h(9+!i%W(tQV`>-bx&g2p1IQJV0n~K^U^xbm872d$>juDb z3?Lm$2ADw(M{n7>NngOzb4d+5mjPM<0J&pbF zP?8;Lz2>%2Q+LHpq+G}fW2dpM8*mdQ7qY_TJ3MIuK%WoxbK^@RG~jdrvclA^FJW@I z36qOip=CTCn*EKvaEio~-|gqgmr2wn;ONZt%OtGpUFK#|u3si$T{qxnQm$VnVO=-i zW>PNX1uU{M&Ux^}xVLd@gm9`~?|jLGMuCCNgN!kZ4^E$$lV_UUpq7RRS&kdX7UTHj z`4S0Pjsau~OxrN?H@TbPrOiO6CpSX4(9er6yYjf%l?Tb<=OrgXxXjOsFS$^kg9S1u z2IhbER)9VTj}Wf%bK*<5JZ{3}K^~26@ie>pJM`08S2w)uXzz7zZHf@C_jBjVIyB^9 z^2@qBU)CYZG4RW}JYUu!%Q5iFx;$UjAwcp4S&9G_>m1XDDWG8tZT!M zEXM$b(-@@!-$*0NG4LDd0^dj@%Q5g9=>p$KBg--H8|ebyNF&QJ@Ehp@-$*0NG4LDd z0^dj@%Q5g9=>p$KBg-+s;l!!7rxRu-`WjH1xG7NJmjYPVN0gfaGyGBj z>zVjvBunBkWKSl11>DKG=Z8Lpk--6g(s)o$A094SVc zqlbFBBW`NUfbk#gJ8KVgHRDZcBivKtDOZf~bLUGOG~|Q|vLjYM;dJ&k!qotHN$~UH z%cdFJY?|ShO<31^!Of-_kQv5<6zjSHH)&@0B@Nbf18&k3`Xvq4H3MV=BT?v=G+5US zxJgs!mo!+{4Y)~D=$ABD*A0Mm;SzOrmD%Rr(Ac*D)<#S=uSA$)uEL6jo@Tfm@Hd19 zOPQ0a3`^jP&31ln6fs+z9!2aTbW`ewwe_%Ez6uWYfYtZ#sA8mlTkh8G4tNSf*Vh}t zQ+b*q&S0(~3%oGtcr^&5VHtmT`}_Vxr9A{Ec& zyYp$$#WHi@k+QzPMq51-sRM=HR+@Xu2gsND`BlWF;xY_HEv74bGw8VSrg|k0)w?IdDnsS z-YreNkk=l_J9~F)YoDhdUPO3>pxeltGW9jQb2@gb=n~iv2*x=29F-eC&r-&QHO*k}gK*aQJ>1^!V z1na&!8)1=^K#D>hz-F9&Lk>q7`ho&S5Z6dS4F@9D+z0@Mr@}_SUbi$QgVbnf{F+q6 zKCvIWGJtPu^u(r`bkscXDBjc6+}#3?v~4YzQxH0z5C-{RmJmB2@9@P>SxFV-lJ^}0 z9Z!7ov(Qfz#=9R_@YR$}-v~Iw!*HHp%|cX?Sybq6aGV-aDz8`(cZ)|viHD0vLQf`7 zsZ_{PvMiE_;xP)TW!!NJsbky;RA;q9>dA7{Iawhq*e|ClWF_NHQ^+dDouQBh#+{{* z)r>nwA#0fJc?wy}WEUu89g|(8kb{`)5{0-KcbP)gGj6X!8X0$`LYf$NwL+R1cdbHN z73Tb8BO$upa+&+bDV0yPIq@8ht3faiGI~1~sad#=CgK_sLq?2*?DWr>W z4=ALYaSth^hjEW6WHaL)Q%Eo4o=`|1dtM=18TX<>wlVHy zg=}ZsD+)Q7aeq+A4#vHvke!TsLm`JS?oEa4V%%E_Ih1klDC984y{C}F8TWxgb~ElH zg&e`SPZV+_<33Z!QH=YGLXKwKUlno;R)pF>bU%&SzYbLM~w37=>KOxD2+<1jt!hTIt z$fb;%q>#%PH(4Q<&ZW+>!Z#?4g7 zb&M-g$o0(2Y=!)W$>u8L2F4wzkQ*6Ss*sx)H(wz)Gm8ZZ*~erH6>5&aOx05^I$hOrfa)sQ*xRnaIn{f>axrcFU6ml=))+yvZ#<>-8 zKjRt|@&MzS74jhCJPLV;acv5Dm~rh2d4zGB6!IwJIu-I5`!b@?%SCdY6Miq~36` zvITFrhS`D|E^W4?rhDTKy|xgVIpSuVX?--)OXWqF>A|vTrjs5@M_WxDO4Gc^nrTkv z_@s-AjO+ERtL9i&&9$zYXI)hbm6dK4Sob=^x@sX)%@`uC+B(DkkFpk9Yo4{}T2t2I zYfV{;ur*~Z#@3XzC|gt3;ylzqS?8 zRV}W(d5bN>*VpK?pdP@>b9^Fzt1+1h@9gZiqJIcQ-O^JH8teQVY_Hqo}cYTWo(+q)?9-4Ij15@Q) zDQXC)Dmzpx1i}B9=Ovux7>{}ys1SqB&bLf$3MZK~SBA|dOqX}uXu7N``ndCwT~nl6 zQ<%FDLrLcb+_5rb!>EZHS(qa4_|Y21Jsm@~>)rM;q&wgJK!^w$HpvXxG;WD8*>kBkB_cp?g(#wr`r{LXHfnSgF9nZ z2UXINfgU0JbOuihlds93@$fr^1x4@6y`aE`I?H)?AF&~lCNIL9@}MpH(vv$^c(*Gt zZ`^^@bV8q;44a#nEAI5@zvs!iYKUu4<1Qb3co5Be@CF&*BNrt5^B(sV66bJFt!Z~8|ioc-B$Jf_FH-1E~jT*&gy1gNcT-eWF# zrzooA+tbGsdDCvdRzIf7i=J->Ak*PpP?$CbGBw^KKYhPoXh+^{grPAR&x*ks^PTE~ zq4w=Pq~pn(mN;7!88Y7Bn|CfUJ>HqvyP=V(@J8IQ&oOu;eA^#`V>0iGWO}@K&|3+8 zvm{fC(^sl!@6GYT0+y5*Ut|ya#X0(lhqv(Fm;CJWFbc^aneYZgf+ZdJ-d_Kit|U-M z7MY4au2;x3#x*GRiWlaTNI|~sn_&gd3_}hCG30#xsaTP& zm9BGwFIdA5%P@3+X4T>;D-`Kc=>{i}q#L2lGzPfAZYg;eQj4O!zrA1u%rWkOcJ0lprE3uj?$o{^q) zN_(Z}U`>y=bFk*kA-!ObU?3dQOMqL~(Lb8ykbVa_?HyEIOcUt$kxk_l+ zx3ZLz$sb4`I;EGTj}&1%8}mbyvfj+;0z^;U&-_W?Xi>>Xwz5N~8nuYXF z>0eGVM*2!1*}mxTm3>32ofp25zHtJ&Z()y>K5)i9I;4LKq{HXc9CLHc+hV|ghaLfM zQ?VLrNo9hb;2KjBDIzm}M!F#L2Sx>_=C?flJxpgdZay`}JN9^tX3p zmv;?xra5FM^xliY_X7@|tVGIDGHg0e!@*-GaKrM=_Rh|Mempp{tJ?eeVf4O{W1V2& z5=eRoWi6p;T07);SdIW|<69JY1o@j&PLM~!Ct~_L(%ABQ{M6Y5$bt~=SljX_c{Ez9 zaAFCeT+~y?f=+Fd5jF7%Cmbm4>Webn(L9qBUYc=Rx9!Wa;j5$LLLvp z#{9DHvN>cpF)ZfT7$#rMixml-8RSV$d7_*SL(N*M#wDBO@Rhw@hdd<+LYz_LOsAY7 z!*Zt*QVLf?@-#T9xN{VFI);6s41pHixr&^}s`*&WQ{)+}3QNO9cfKOeV$~u=NT;)f z49lGk#OY6z;YuKyA=1A5=a3JCRi9d%H5rX+X{1~t!*XnAdnfy{4HE!|orOYvd-m*(tp!wj6e>i=-z)taxCH)8X!`k0PsV`q;dcQRR*B9t>AJ&Lf1alMLA&A5I=SjxC9 zim;q<+Z16H;|^AYb&T7o2egX^`pgoe{Vt5J*1fh!30v^|@bLRIkXF%9l9-?&XTG zg|%{pB5Y^eRf@2San~rq;f%XZ5sqdYtg)NMju5zPPvBgnI^>(7=lBuMT2Cu^wy{jzt%43L-E?*av!+8MfH`P;<+Z@>7^~aJz7@Z{jk~Bj#%| zb1iHb>-G3Igmgupf$8lLB&f(8PYMGC3l+&oa7%9IXzoZB!vVg(eNbTgx zO0RO*__R~Zlk)E|OmH`Yo=LQBG|BH_g1xT@XRro8RD^RG_c1)FVNHLk2p2HfpB3R!#(j=c zK0V9+4W5KBy?-demF(9q72!I@{R^JEuwTDcgqxV`TSd5qasO6?LB@Tr2zOG>E-1o1 zjI+TL9cpWr72$p+b11?ijElr`5Hw!QR1`&coc$1^2v0E%R>03@zs4)VGfXx@5uRrp ztbm`#euZmVoBT99vtiX_c&5a-v5N2#QyvFTtC%cR5nf@k35xJ4<0dM?8;nawR7(`$ zPpq1u2=6csE(!CPgK3KJK9fyXgpU{pE8z3lulb7bDU;1mgugIurXu`}aj*hDo9WHQ zJ7T!8Qthw;emavKi2Z<+R4^ssd`176E(qwbds8#)gMnQT*vstmp=EnHJhNj!Diq-h z2DnlYzGmEFcoN2btyYBZm<$5-J>!-sqR6;9m<$2Gb`jMCd%+a@a(cmIUjeK6#gpJN z*uDx@<=bkJgDbK-#iNm1tB5jlagZXmh#r)|69vQ9;eXI!@;j$+(qMSc>)a*n-E5tEo~KoQ3>ZmS|5 zz&JSjjnbzII>W&wX?Yi(YtkI{9dIu4j+WoAINR9|iL~#u?^47G%-LazIEit)6>$pV z;3CPe(abzsn`?A5eYfvyCMMt5k9I;M$H2n^xO^#1B|e9VmsF8V{u~OXHyw@uN?6+88im4m8PX zz=%1}D60V@=0LNo28@^k4YL~FjO9SntOksj1C6s9Fk%ig&uYMkIRJpwfDv;50;?ew z{A>`dAtT~PfLIN&;1_;a4YAZ#g1wR7AYKR3t=E7=-1;5I|YKR3ts={iB1;3cWYKR3t zhr()z1;2H|YKR3tWWs8Q1;0{4YsiTBwGmcBEchuARzocKoe)+-Ecg)+RzocKg%4Ik zEcp2jRzocKZ4OpLEcoFKRzocKRSi}{EcnR`T0=&}?_sbSV!@AHuo_~)FIlh}V!_W; zuo_~)Z&0urV!;nguo_~)uSc*NV!}W&>Au#exrfa5DR{Qfz=QT zeqDjp5DR`Hfz=QTe%6515DR{ufYlHSeujY65DR`|fYlHSen5cL5DR`1fYy)^aqB;; zAr{=%&uWMTH|?_;Frgj?;j<%$V+`CJuhH(1wA&1a1D^UsdjG^6JfkY3+ef48`r+?F zR5$k2<2;CuH{fw@%|K@peASUj;;Z1DN5_iB-gc~OLRU5YR^d|p3y^(qCamo0^7PUt z@AxrDCwn@)0RFfI%&hPwO8jQ$igx-T#*(hCZulfW+%$or3+6)hy-wy6M6q@FMas%9 z{2K!Jzyq%Qs084XR3Z`yo+jF14_G|DC4=u_#^VbyTEgovTEfdPTEeR^TEdGkTEc5E zTEa^(TEZ(ZTEYu3TEgouTEfdOTEeR@TEdGjTEc5DTEa^&TEZ(YTEYu2TEgotTEfdN zTEeR?LR|6qh>F(Xg%>U1br&t+Wfv{sRTnMcMHemMH5V=6B^NE>6&Eex1sC-P=So_K z*IcxOmt3@5N|w>GRx9hY5_Zf|`3kKLyJcw|_R7+-K`U2lCG3)=^0itWcF58??2n}- z?2e`7daZ2K$|kLB*2)&GgdMR|ANIr25_ZGVa)b7JyH;-0%1v4cdtj*^?0}^u?0=;t z?0%(Xk5tIMJr*qE3Ly`S6Xh@%7e8McDYjdPOXF;uCxyO zTWJZqTWNWiRvxaEyS4HNtvpgIVMi;~hyARyJVq;z)ym_v@_4O0K`UVoE7gY`th9vv ztF(mOtF$~-D`Dp$YOKr3N~ zDy_r*R9eFBR9ar5$uHH)%e3-xt=y}Xup^b~!+um+UZs^+Yvnasd97AnrD40TEA1P-=&qX!<5SJ(Ms4| zO6#z?Wo9u$PpUk89-DqET8Dk2w0u=7U(-t1Axh=_9{MCPEN z3<~jsLSl7hM%JK^v@+`^Ft9ns1C1iWze&73p+Lb44y&MM zh7W3%7gSLwQ1J4@DyTW(gPQ9FH7^t>cn@P0RB8C2%DkZFhXMufWUPX!7!IgvQ%)`P zf~pJ!3SJLc1vRXkGJ{&|1yvOa6uhaj3Tjw6Wd>E_1+^p;D0pdR6;y5b!&m18RUZlz zyuY&wYFLSGj?@Y-sFk5W!K*~8pjHnjQZ=STU*iR}HWVm$t7#R~uoB%2>L4#DcPLQs zg4HUhVI{g5RHGMEQz%gIuGcE4VI{g5RErmsCln}n?Q9j)uoB%2s?7^(Lnu)22HYyB zO~Xm_Wu`>$@Pg_L1q$A5TLm?&L^p%#_JZmO1q$AhTLsk@ex&-npaw#Lf|u%6K@IC7 zuhuktTfLyRg#xwRI;b7PiIf@CPA{lKLV<#%238|AtV@?VQ=|^{f;ub|C|LDi71R;K ziIf@CkzPf-Q zwF%ToUQj280tIjUt%BM!oSa%`0(F`f)aju>!KwhOpw1c&D7OjJ*1S8g4!1f6fE7b3Tjw44rWld zdO_V53KXm&`cXl(m?Cw%7t|f0K;3B_)Ua+G%%JY_g1S2tC|Fx%HB!UMDKn^hy`b(3 z1qv2-Sq1graE`uK)9^jy1@&+!P_WL-DyU&a$_(mJFQ~^tfr2$|KPspVrbs>E1@&Yo zP_W$2DyU&io@P)_dqMp+6ew8lXBE`2hHs-OQqOupJr@cTEIqUeYFLpngL=UW>cvo? zV2PtuP{WGU7E`2N_JaCdC{VD*(kiH7UAk;Df%?4{)E`2Ddeu6pVO`{zLA~Y$^?E2! zu=3Puq=t1uHiP=37u1`fK*9P~tDuGzsqLoWd&>*z?NFd#DXvve!-|v{)Vp3#?}Y*d zYk{qT8djusm?HIo7u1KLK*6$PtDuGzDKn^#y`Vk`1q#+h|EQpLnj-a?7u26afr2I4 zRzVGGo-%{_+zaZjp+LcEajT$)l~ZO=fA@m=M<`IRBHSvde-7s&?_|^P{mTpLt5Bf6 zwhn4o&l1d_zVU+kHWVmW9d9*K!y3L*Op*Gx7u0`3fr5qlRzVFb(M_O4qJt8J5TJ0+ zfK^b#x^yvvvUx#Cp+Lbd1goHi^={@g$@`8#B1q!xuSOqmAd{863pb|rYf?XvRK?%dkDRZPodqJt8K*6>a ztDuH;m2jSE_`J*C#4({j!44a%poaCx+6*ei8>w-jK*44otDuJU8stJ#q*A@0#)kq0 zn})1{8dgr3L8W;?O$-GJ_AgllHLMxk3@Y6VYH}!0u$9Uxs9`0#8I*VRq8MWJq9A68 zQ#DXUuox7VgW5AP?+|lwRjFuLL~5tGk;pW}JTV`B2VD`jB?#KmQK-0xAQtdl&J4rl zEWXRxVYr+l&eb|z4l84E)vY5VGwTjkhh<)o4yS3z63NF!U1f=iOJH#!a8jkQb z93l2-BN8EQ#?GM!u~*y*{lSIc&|nWVwi*8S(gwHj$7d(Mxxn$+j?L-gvz@v;MBJtI zAsa$~L69@<5Rc+}RG0$mfEJrWLAF#p8vNoh;B#`TcRaYkZY8<0h{0HP(!qxyIL7Gj8D; z|HhiJhda(US~G6t8sBWqxQ%Oki#6j7+&6P8sBZrxPxna zuQlUNuJQfWjJvqT4_Y(s<{Ce2&A5ka{HQhK&0OQhtr_=nji0n;+{ZP3+M01c*Z3K0 z#sggA=d2lT;TpeS&3G%<_$6z`+qlNRvu3=VYy5j_#s_naU$thugKPY{HRGLJ<3Cz6 zK7?!hCu_#LxW;c=Gd`4S{H`_Q!??!pTQfeKYy6=#ib<3C$7 zK8kDnxi#aXxyFC9W_%3S_#f7ckL4PFY0daJuJOOD86VFz{@R-H30&iEtr?%lHU76X z#x;(#W_&u=ILeyw8C>IN zYsP1Cjbp7DpT#wfvu1oY*EqqN@i|=Mk=BgQMfd@a{_mNnz+xW>iSjIZYo)f{Wa zzu~q#&zkWKT;mdJ#y4_}%d8pS#5FFrW(=R341CsWtFUIgkK1ykHRD^j#*3{P-^w+v zwq|@A*LaCF<3X^)cYrM*u z@!eeG)z*yf;To^CW_&N#_#kV>_i>HaTQk0&Yuseb_yMkQi#6j1xyG&5j343}Z?I#dr#0hexW>Dz89&Q4KFpf&b6n%y){LL$8XsxR_yw-<(bkM#KGmA>@43dOSu_3v*Z2%;#;%b|HL)E%$o6AT;sjgjNj%OUun(w9j@`!){Nif z8eeP8_&u)i_128v=NjK&&G-YZ@lDo@Kja$kvu6Ae*Z5Xz#vgNy2dx=@!Zp6bn(?Px z91`<)eI;XNKYOF}};Q z!*KaH-{rYsxO{>?;^$j;88G5c@=;!B-DSXtKgCCRv2~XLD4*t|ywtkO0F=MwySzLM zm(TEBUJ-`NXZbF#3d7}de3#dR;qrOD%j?2$`2yeNZ^Cf-B0n#0wC*w>FJI!jyg3Y) zFY{gA5{Ap)@nde4p>~cVW2vfba76VYvK|@AB0!TzGKjypqV;C+! z;k*1(7%o5MyL>wgm!I)nz8i+iKl5F_ABM}n@LhfwhRe_SE-}o;7 z9EQuk^Id)(hRc8OUH&Z$mtXK*{v!;RU-Dgk8HUS$@?HKb4441nyZkx~mtXN+ejA3% zulX+j9fr$q_%6Q>!{xVJmo^~`m*4SS+QM-8Z@x=84441myL5!%@_W9^$l<$$zkbAf zBx;Ka!==D?86Ad8k?%4#43{>(%eXLHN_>|IVYrm}E=Pvp($04|Dh!tnzDqR>ml1rI z$ziyR0!8x z<-42`hD#UUWo8&I`7R5>aGA(= zSr~@PQGA!P!f-j7@3J@ymnuJr=2&+bkVHv*l=G~+3`nA6zRQv@T#n(pEDOWsSiZ~h zFkGhaho{22%Yfk-$46Od-DSY=9Kd(EI1HDme3#W>xE#-Sxg-pi6ZkHdh2b(yn&^Ft z&px1J&lq=`t=_sz`0$Ns`GPcwk8*`|mjNT5&Ud*g440GnE?0-)athz&+Av&Z@Le7h zhRaO8%k^Qn%;LLj3d7}8zRQ*{Tu$S=Yz@O@Hs9rjFkDXOyWALt%N)MTjxb#2@?Ca? z;WCf!vL_6e`FxkXVYn>dyX+6cdEn&DUt_E*J1!o)w163cky8!f?5e@AAAbTvqa3UJ!=M zMSPbRh2e5B-{mD?xUAy4yetft)qIzG!*E%{cX?$PE|>6KULA(ZrF@syhT(D<-{tjT zxUA*7ydeyib$pjMh2gTE?{Z%lE|>FN-WrC>6?~V2VYpn$cX>w`E?4ng-W7(+25GhS zU0>hUjLh3?_gHuNXLz=80B+=v)|j4gkPK-p{N(q&S}EW&#}4|vZU67pW=U?2aijmf zlPs?BG_G;L$B?ITjkCGN9{-l7agC>QjobWmY@Hak? zYdnu@9PsV!Qm*lVT;pT>TQ1`omvN1c^EWQ%8qen%pJ2_noNIiNHRAu-Dl*SLmje7?W& z9_+RV1oN zQl&xZ`THM`UVK1$d7t#EZBTk+Q2Nu|(%TIQ(mSpUSIX_u`>cUM>0|U#B&#y@^QkHu z9NATSC`XyD(I!XG)S&eFKI!kkxDFVUz8sXk9+bWdM3Chg=QEUr2V~oAQX_QPqWM%; zYJhpO$=ng5@oBEH0oESN*4eHx0oHB0wQL`hBLllT-57AKyX`~R?2qVADN>O}=YnfX(J1Yzkb70XBU@*vvBKmln5yA#92`Hd}|VDdxm_`w%v> zIb*tG2%9;a@i}A&o4K5PJ9G$}d7KPCdN?2L?C zq_vZ@S~0Dil0m295$Xt>isd=#2*Xr7QXQ#J#j-79P@cC> zp07{n6|OXhruZs3ubPE7e4U`%&sB-97J=vCuW% zFjlMdh8LO+wgzZs%|02Lk=F%If{R=ucrF&XoCYztfRoW^bu@+OR!18ks;cUPNcED` zB&ye_CK>dS)nu>Ui-ssw(W5*_lsweo7m-p~oOiO`{G6)HH*`iR#244nuX2BAld7q7JvJlMD{i)$||^ z%R)qqI-IOdrVh8OlMN21s8fPCTob~fJ_OaAA;?gnIT(T+YKEbmOf}Qn4jY0jHH+#U zqGlQNrmApds9gjahoENYA(*C4qYe*Mrx_e(tJy&u4mkwV)#=pX;p%jQ!yGjyh{F)s z?J;C`jcdrU%2jh|%SWiWhL-cxydW*FwJ=sSoUzJR^JzOrsriO>3e*DHj%>pVaryXt z@+kn{aj(3m!M0C619+NHGt?Q>_$+mX!MIQ@)IrMU7<#?TH8VKK^9SXNsLz?|OzQIz zb*91REOnL!Xi(l;*B}`{6sbkj;7YZ~U{I_Ub3xR)Ld<<$5VO_U)aTXeY=h4^>Kr2o z*#Kg$I+q$;tIjnT%v0xaLDadXTZqJg>Veef_3D8JpCxLE5ro|UqEs!V1~;gs27@xS zj0>WE=t#&nVYDBR_YKN}gYumZ$afFQ_vuIeGUGWECtvx2z?0`HS2XlgKe0E!RnntW z(RU5d;K~jji^qH(X>!b0=hGfOq0Tq-uv{(ILh^uo4&N=mE0aFXTc?xpi8w1+nIv{vJyJ^b@sRz-PCG{Xf%Wl;j zq~#E2X>-dV&K}Ofy=rya&K0QO& zT3sRXu*2^-ZFS8H9y;UE-|CtZRM8#y;15$gWe`}lTXipX(N4-WZ?kY z80tX@9AKvN^~Ml)7xpN9D%t3Yfq3|$pD}1xjaMuk^jRDqn?1?Ui4HnX@)c!xnqXIr zmt-BT$w7y~&n-SH58@WPY|Qr#S5{DEJUHypCcuS3l}!gnhbzRH84eC}z&c$~LEYMu zK-+G>(CLZ`s%*m0NoRb17y^3MN#8Hb(@ zy+^Q*0ZVp)4&pJsOLO1lx_%&THeIB9A5m_0MFKA0@i}Nup)*W}+CgWS1Jn+~4AZH0 zdS{rIbi?V);;)EZhfeL2rk;L)VjxPw94qy7=)Qiyf}w;2}1S#g0%Z zyHSTmR4H{$9Ibo-(Ca9wCvSBAZ%NeJo zIo{`k5vJ#Z_7p=9c7?jVc?_QYX^%jl&|iVu=b0b%nfx8cr9ymNht-FOvsXo%C0z0`MFpk0;qXL-i1#*xE@>T9;I z3#c9Hw%V+T>j|v(R)34?-&+8!pU<)J;CC|t-G%ER_9WTd-NT3KZh^7I!!39BaQc8M zbax?fN@T+|M;tla75t%#y%dm`p2C^3!f$jP{O;}^s=J0vjw8E6JzX(e)}UsnJb;dx zvSxS4XMDzh@22ndgM<;U*-XQ;+m#tS$Ncb439f0lB*mVExGcw`6i3l+8pYkN%An5e zr6C@2?+SR}@)>&yG2LR|a6U5)nL0r z0EOu=^twAH#O;KAfk6$Q3L3oI7i!*Nxzrm$y&oGQl?>jGbvex5Wq4xi7pUVyB- zJ;Hmcho|KjMbJG`J(B8HsYe=gk5Z4)b@77AUPE<{R*$B-OVy(dy2q%;=(^fd>|@nq zsa~ymtU>QM^*EoNF%M4(^^O!CJpsz&)#Ithdi8jN#}m{Of_V(_fX#6A5=Tx6{>0h7 z(g^b8P;X^m1~ERz2DhOexGy#P4Spvln`V%cLtQ}W7tV3yWMgi@D-9UEhI7ekEZ4w) zcmToP2A!myL__LUPcnq`Wc6ekQh0|-UxS)X6!5CYaC)#eUPV&whL@|pZ1r)s+gplG zR8M@2Oj1uAw0j`Ki%vnV6}eNK+Pyqq@fc{xtP8Z$4m#>rbHL$eG4V$9|5zQ z;HMXRzgZI(7X>*Ldc2d_S;j@9TExy(&!yelqMmE$-g)YIzKGEY41#vPdOlU%rk-z5 zy+FOdpc;6BIgdV)*Qa{lBzK;1Iim*VLiIx0!oli=h88YTFVbTTYXIzr(rmd{y_l*V zu3l_Vy+pmlpy~xfEiP3rr4~o1ml`ZCQ!n$vXAc`LS1+e}N2!+^^!BQIeR{^&U+7vD zJoX)f_G7)_ztH?1=Vnq#GRQ14TiQ!DlilPfX|Md9J=*S)_S)CjJM7(1{>KsPh?n*{ zCOHZnMNn>a9P2m%$|oGJI^K}>M(mC_J>o1VuZ_4n;yx(9jZ`9IrM;0=k?SJYLwRB3 z4UsoXd!4c~(Wyc?)j8K$0_85}DbCZNe9rln^Id6gRAtoasC7`@9Q9Dtqfq`O>U%|$ z_9~@How5STKIKT|7$_fC{-C@L(TcP;x+;2IG_(_aNc73kd!)TF?wFpKJ}5to z`6}jHX>aUhvA4tyN_$-~u5qsMP|k2wxE4X#Tzcy&w0Hv^Tyc z-W}fr<-74;#Q#g$n-G;SCSe?uTN92=fPN=joN!aZEz(|C;FmFCDwH>jxPQb$P`)za z!x5iIdlTm;E>BzqWk=#6iHAY?hs2K)Ka=*3BBSC)jga;xHzoHaL%YdWBo8Lv3FR}% zZzjJj?HyAwX4RNAQ2u4i_hX^oV-v@wkIjJcy0Q0+y&uY##=bZ9LuqfynJHJMTm$93 zDbJ?70Ok8B|4jK>+B@m_NpDYj56bV-qtjvh(kG|SN{4YxUz*;S-U8)i>9?dq943D` z#Xcoc+B;?6l!vE02IW6992rh&Z$?T+c1A9gl^LruU>q_hXU@t5`^>t`mdrLNZ_9iv z^GPV*%KTgA7t-FW_^b(8lb|fhTAWn_`D1g8C#3fZa?$r>Hjx}eB*Y;-088Sfy%i4W ziSNmQ#O{@vev#wJ2-7bP$5@A);E-*h8SqWS@1dc%|A)2LC}wCQuWnROU9U=nzY6`O z6r|siNY+1xJQ4d%|Np;wxPpvC@Be>$JsA-Xq^t>3NmW=K#X9*bYsKZkZUQX z^N1QACLI^c(s3j?e0RD_jQbDd4hG<5+TVp_><3p~8&YuMkJABTCw{~x%qg1w%Y*Hv2SjY`Q!IZ@1K6WPW|sRsW*$q@PDyM!*QMc-|MKcv;XC0jrp{YD>0240gw*}~M!+}abLU&k05 z$N5*(W$(dUM7n=H18p4aUs<=k13r#y{&fwwanOH-T{q0?uot=S*EjaY@&A=}-vVFQIlI_3lv@oW|{!rjTTK!G@ zj{S*YOpg8Gpr73^o>T55hwRT0%n@Ur><KT-5VF(%9Yuy~UN!(zO7 z8AlG^pEJgsG3L$w(3tWDLqjiY@v4?y*gD=JN9<1@|MbyQh;5OXK#tlUB3_8}Fya1| z{UHiC()5rSS5i+P$L!A~JutiyKjMe^v_DKi^9jRd*t6oj5j}2yX7Mu0DATiRf2cxc z7lzF4+ZBZw#vX%Jk`wkPnK7Y)@p_`|57&^17A)C>MdalD$rdcZjB*-cJ>&Mr%u>ct zCHzV-{F4NS%r@^&-ao%-Uk!#cfHB4Vc>%)qJxSUhuFzr9!$v=AEbsZAOd%)jpVRcH zge>Jfrq5dM!9!KvGrSK|hiqtwO#j*0Lg3*0-S~)5`(pSka@zjjSvyW4!}Q?cxZ^pM zJp(ExXY7yRuwrPA<2Z8G{x}Xhj(RNd0m=S2TAjGf$Fx45d%toso}9BkCBsTdV_NQy zWq4_cv1H!^I!C`Ld4-&}KS9GzP(4Z6`FuRNV1G=1keKRm#dFgBn1+AwV?6Ocduvon zzbV*2F4~{1KUlWv8LQ6(m+X)24;ouNzBnW7kL?dPBba6e`%XGDOd*%;&)y$AdyN^q zKfXVF24j5b8*I#C_#+JZQtG|?bNNTfWn(_?kMWO_&lqF+&fJ&N_|Duhfe@jUG!R1U zBp%L)6XDOGZX%iFR+2^jL8c11WSY=JvV|MSbm1M6BPNnuaS_QAcaeN?A1M$&AhT>q zq{vo7ify~eY}+82WBY{6l~Tw&sg@il9ZgE5M@X6U6)Bg$Bo+1=ve14TS!Dl;R7LD0 z)sf$mnyBl@GG!yFRX!(m(fy=8`W>$G=LN5;{rCh`ppWv50I)e3on+bqDDf{R!z*A0Zv;UrBe;w`6njDzYW{ ze6nrKM`ZihMzU?}rDR9S31sKE&&jR>mXkwM4{4P0dN)b7I%1W|l z%Jt;TDSstrWsWE3W!^|G%(@h!pGJuM9XS{NDrkiLIQ#KLg7+;c_7fo5HgXimP6U~q zbdyy3Ng$Ku?JyP#$W#(9H;`&l4qU7}i}aBBz$vmyPA6r+McQ3pdotLLl)nMnQ^0nF zy&Ghwf^3w%0c3kXmgtBF*=ZnC?cagybdZg96oKpvkR=1URQs7AOLCk5va>)o)-eFG zvq3h-@dn7w0ogdmV<0;hWGNA6f$ThxrA8bEvhzW9K*W6@y8vVpBCZD6g&-Rr84I$D zKsGVrYmi+Gvb4zcAiD%)>5+>-b}7gvMcxdu%Rn|I@_dk84zkHk6=Zusmg%&C>iwCCH{aGeLG0$g-TLf$VCKWjl9*>>7|wbG{3*YeAOdd;{k(MBNCo8$p(@h#4Ng6vL^&5gzw+y%0dXpF(#AUiO6 z56JETSy}WBklhQi(wIJw-3PMrm~|k#A7t}mz6IF>AghRZA7l@LY(eZG$Q}Y&W$Yy& zdl+O3UE@La2*?(@6p%d%vPG^%AbSjC)vkPyJr1%e*A|dH0kS2o^&oo^WHqjfK=u^K zmbs1v+0!6f8ut;%ehad?xEDe849IHZn?Uv~$d<=ff$TYu)yMw}WY2?aW&GP9djVuC z62^h-MUXWlM1t%kkgZCU z0@LFP#;1=*iK){=M_ z$ld~3TjEBLy$!O~#LqzX4#?UQUjf;>Aloo%1jyb4*`~z*fb4ycZA`{keE_n~WQ^5^ zAnQoJ6J#HOtULK~kbMlYuH?5t_6f)~CqE6cPeIl*W(~+b16kjga*+KQWW8fC*Zu;s zfiakCpM$J_YzD~w3bL(ZM}X{aAlowbevthgWZTDH1G0aBY}?omLG}g6c8q-iWM6{p z;FN1X_D_%li+WJ3LrZ=y#-_<$c{^|0htYC z$EHJ0IwX*tkPbQNkU@6*lt_@-L3Z-we}K#ZvXiE?kYrK=v)L(Ax=0*Z0^F%n9s|7y z&^v9)O`sPEdV4aQAajE3j45A$EDB_&XXJuR0ohp@V?Y)SvNJQ_ICsQ=?3@fZ&K63|i-K@<{0 zV&U&0$B_gw0?I@vM?tAVnFQq+D91uM4)h6VrIHCG4St9k_IHJ zk*vXA*CMwLxr2~%BUz865lIu0W+W|0JgC=-qz%ail(i$-h-4Fz4kVpOx{!1u=|Qp? zNiUKhMRkZeJ+70EUv+mRfMWCxO+NDe`=3(28K4ny)8T%wS}k=u>r2qZ@$ISR?q zNRB~rERy4p9FOD#Bqt&{3CYPwPC;@il08UHLvlKjbC8^Yu|{($6FB(EWP9myL= z{s=@o1O`;B7HbH36J>uw@)nY}k-UTCT_o=zc^}CKNIpdJ5t5IQe1hatBnL`vLMniW zv&5-HoFmR9Vis}*K*(bJH3vyPl3XNtNTwsnMlv5s7LsX579yF0WEPTQBukLgAen)r z3`vHx7Rg0~%!aD%UfX@dc0ZB_kUVI6h}a%R?hz!9B6$qS<4B&sU!O$oDde6;?zc#u zLGmn;=a4*)_{9)B9KHPaUzL=xJU|; zXspH{iACZ<5{D!ne@#Gc1d@?R5|NBTG8&1BDoMyCBN>BaERq!bVH|P?AW20s9?1kG zY0^X@O+qdm$z&u`kYpgqM3RMMDw1hPvXM+jl7l1{Ngk4XBn3!jASpyL6Ui(jMM#Q~ z%tkT?$y_A!kQ|7l1W759G9>enlp|Syqyou8B$Y@OAz6&13Q0AR8YD}QEJd;mNiC8( zB=ty^BUyoDC6ZM@;ARnyiXtR4krX0XgrpM5=j5*h*4hH8MzR#iawMyetV6OMNi&jG zB<)DXBk4l28OatT+mY--ayXKsksOEQL?ovmNk?)9l5>$tcUo?P05@aVWI=9QAi05Cd~zDMCzuro78RW=&Z7=xh45%V)lA{B0*eVxe#B!0 h71QChhO+8;T^Y+KALaFBEoT7f73Zq}k`wrL0{|bJAl(1} delta 111 zcmX>tcUo?P05@abWI=9QAi05Cd~zDMCzuro78RW=&Z7=xh45%V)lA{B0*eVxe#B!0 h71QChhO+8;T^ai)ALaFB?Pmb#73Zq}k`wrL0{~v*A{77t diff --git a/target/scala-2.12/classes/ifu/ifu_compress$delayedInit$body.class b/target/scala-2.12/classes/ifu/ifu_compress$delayedInit$body.class index 58ee3add9c5407c5727a3d7ee589cd1af3be8701..9d78e29dd4ed49a12f5c918467f889d040434094 100644 GIT binary patch delta 19 ZcmZo>Yi8S!#>7}QIh`p0NbX?r1^_!71^oa3 delta 19 ZcmZo>Yi8S!#>Ch+Ih`p0NbX?r1^_&p1}y*p diff --git a/target/scala-2.12/classes/ifu/ifu_ifc$.class b/target/scala-2.12/classes/ifu/ifu_ifc$.class index b0337aab148b405ba152ce642a3565f989707920..6b119d3b5d6669f6fbb783ec3a4f3a1dab0194c2 100644 GIT binary patch delta 99 zcmZ1`w@hxsYc9sAlizUJ0?7|N;*%Y@J)x{c+*Ux=U2Yp7Da8Ykmz-S4V*%u^;&BD5 i3IdaolVff}$n6+oG6zTE&QEhGH^ delta 99 zcmZ1`w@hxsYc9qGlizUJ0?7|N;*%Y@J)x{c+*Ux=U2Yp7Da8Ykmz-S4V*%u^;&BD5 i3IdaolVf