Hard-coded values

This commit is contained in:
waleed-lm 2020-10-09 17:54:50 +05:00
parent 9c61c63e9e
commit 7e3ea992a9
4 changed files with 17 additions and 32 deletions

View File

@ -570,23 +570,15 @@ circuit el2_ifu_iccm_mem :
node _T_427 = or(_T_426, _T_424) @[Mux.scala 27:72] node _T_427 = or(_T_426, _T_424) @[Mux.scala 27:72]
wire _T_428 : UInt<39> @[Mux.scala 27:72] wire _T_428 : UInt<39> @[Mux.scala 27:72]
_T_428 <= _T_427 @[Mux.scala 27:72] _T_428 <= _T_427 @[Mux.scala 27:72]
node _T_429 = bits(iccm_rd_addr_lo_q, 1, 0) @[el2_ifu_iccm_mem.scala 110:61] node _T_429 = bits(iccm_rd_addr_lo_q, 1, 1) @[el2_ifu_iccm_mem.scala 110:48]
node _T_430 = eq(_T_429, UInt<1>("h00")) @[el2_ifu_iccm_mem.scala 110:79] node _T_430 = eq(_T_429, UInt<1>("h00")) @[el2_ifu_iccm_mem.scala 110:64]
node _T_431 = bits(iccm_rd_addr_lo_q, 1, 0) @[el2_ifu_iccm_mem.scala 110:61] node _T_431 = bits(iccm_rd_addr_lo_q, 1, 1) @[el2_ifu_iccm_mem.scala 110:48]
node _T_432 = eq(_T_431, UInt<1>("h01")) @[el2_ifu_iccm_mem.scala 110:79] node _T_432 = eq(_T_431, UInt<1>("h01")) @[el2_ifu_iccm_mem.scala 110:64]
node _T_433 = bits(iccm_rd_addr_lo_q, 1, 0) @[el2_ifu_iccm_mem.scala 110:61] node _T_433 = mux(_T_430, iccm_bank_dout_fn_2, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_434 = eq(_T_433, UInt<2>("h02")) @[el2_ifu_iccm_mem.scala 110:79] node _T_434 = mux(_T_432, iccm_bank_dout_fn_3, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_435 = bits(iccm_rd_addr_lo_q, 1, 0) @[el2_ifu_iccm_mem.scala 110:61] node _T_435 = or(_T_433, _T_434) @[Mux.scala 27:72]
node _T_436 = eq(_T_435, UInt<2>("h03")) @[el2_ifu_iccm_mem.scala 110:79] wire _T_436 : UInt<39> @[Mux.scala 27:72]
node _T_437 = mux(_T_430, iccm_bank_dout_fn_0, UInt<1>("h00")) @[Mux.scala 27:72] _T_436 <= _T_435 @[Mux.scala 27:72]
node _T_438 = mux(_T_432, iccm_bank_dout_fn_1, UInt<1>("h00")) @[Mux.scala 27:72] node _T_437 = cat(_T_428, _T_436) @[Cat.scala 29:58]
node _T_439 = mux(_T_434, iccm_bank_dout_fn_2, UInt<1>("h00")) @[Mux.scala 27:72] io.iccm_rd_data_ecc <= _T_437 @[el2_ifu_iccm_mem.scala 109:23]
node _T_440 = mux(_T_436, iccm_bank_dout_fn_3, UInt<1>("h00")) @[Mux.scala 27:72]
node _T_441 = or(_T_437, _T_438) @[Mux.scala 27:72]
node _T_442 = or(_T_441, _T_439) @[Mux.scala 27:72]
node _T_443 = or(_T_442, _T_440) @[Mux.scala 27:72]
wire _T_444 : UInt<39> @[Mux.scala 27:72]
_T_444 <= _T_443 @[Mux.scala 27:72]
node _T_445 = cat(_T_428, _T_444) @[Cat.scala 29:58]
io.iccm_rd_data_ecc <= _T_445 @[el2_ifu_iccm_mem.scala 109:23]

View File

@ -270,17 +270,10 @@ module el2_ifu_iccm_mem(
wire [38:0] _T_425 = _T_421 | _T_422; // @[Mux.scala 27:72] wire [38:0] _T_425 = _T_421 | _T_422; // @[Mux.scala 27:72]
wire [38:0] _T_426 = _T_425 | _T_423; // @[Mux.scala 27:72] wire [38:0] _T_426 = _T_425 | _T_423; // @[Mux.scala 27:72]
wire [38:0] _T_427 = _T_426 | _T_424; // @[Mux.scala 27:72] wire [38:0] _T_427 = _T_426 | _T_424; // @[Mux.scala 27:72]
wire _T_430 = iccm_rd_addr_lo_q[1:0] == 2'h0; // @[el2_ifu_iccm_mem.scala 110:79] wire _T_430 = ~iccm_rd_addr_lo_q[1]; // @[el2_ifu_iccm_mem.scala 110:64]
wire _T_432 = iccm_rd_addr_lo_q[1:0] == 2'h1; // @[el2_ifu_iccm_mem.scala 110:79] wire [38:0] _T_433 = _T_430 ? iccm_bank_dout_fn_2 : 39'h0; // @[Mux.scala 27:72]
wire _T_434 = iccm_rd_addr_lo_q[1:0] == 2'h2; // @[el2_ifu_iccm_mem.scala 110:79] wire [38:0] _T_434 = iccm_rd_addr_lo_q[1] ? iccm_bank_dout_fn_3 : 39'h0; // @[Mux.scala 27:72]
wire _T_436 = iccm_rd_addr_lo_q[1:0] == 2'h3; // @[el2_ifu_iccm_mem.scala 110:79] wire [38:0] _T_435 = _T_433 | _T_434; // @[Mux.scala 27:72]
wire [38:0] _T_437 = _T_430 ? iccm_bank_dout_fn_0 : 39'h0; // @[Mux.scala 27:72]
wire [38:0] _T_438 = _T_432 ? iccm_bank_dout_fn_1 : 39'h0; // @[Mux.scala 27:72]
wire [38:0] _T_439 = _T_434 ? iccm_bank_dout_fn_2 : 39'h0; // @[Mux.scala 27:72]
wire [38:0] _T_440 = _T_436 ? iccm_bank_dout_fn_3 : 39'h0; // @[Mux.scala 27:72]
wire [38:0] _T_441 = _T_437 | _T_438; // @[Mux.scala 27:72]
wire [38:0] _T_442 = _T_441 | _T_439; // @[Mux.scala 27:72]
wire [38:0] _T_443 = _T_442 | _T_440; // @[Mux.scala 27:72]
assign _T_85__T_105_addr = _T_85__T_105_addr_pipe_0; assign _T_85__T_105_addr = _T_85__T_105_addr_pipe_0;
assign _T_85__T_105_data = _T_85[_T_85__T_105_addr]; // @[el2_ifu_iccm_mem.scala 43:59] assign _T_85__T_105_data = _T_85[_T_85__T_105_addr]; // @[el2_ifu_iccm_mem.scala 43:59]
assign _T_85__T_101_data = io_iccm_wr_data[38:0]; assign _T_85__T_101_data = io_iccm_wr_data[38:0];
@ -306,7 +299,7 @@ module el2_ifu_iccm_mem(
assign _T_88__T_104_mask = 1'h1; assign _T_88__T_104_mask = 1'h1;
assign _T_88__T_104_en = iccm_clken_3 & wren_bank_3; assign _T_88__T_104_en = iccm_clken_3 & wren_bank_3;
assign io_iccm_rd_data = iccm_rd_addr_lo_q[0] ? _T_415 : iccm_rd_data_pre; // @[el2_ifu_iccm_mem.scala 22:19 el2_ifu_iccm_mem.scala 108:19] assign io_iccm_rd_data = iccm_rd_addr_lo_q[0] ? _T_415 : iccm_rd_data_pre; // @[el2_ifu_iccm_mem.scala 22:19 el2_ifu_iccm_mem.scala 108:19]
assign io_iccm_rd_data_ecc = {_T_427,_T_443}; // @[el2_ifu_iccm_mem.scala 23:23 el2_ifu_iccm_mem.scala 109:23] assign io_iccm_rd_data_ecc = {_T_427,_T_435}; // @[el2_ifu_iccm_mem.scala 23:23 el2_ifu_iccm_mem.scala 109:23]
`ifdef RANDOMIZE_GARBAGE_ASSIGN `ifdef RANDOMIZE_GARBAGE_ASSIGN
`define RANDOMIZE `define RANDOMIZE
`endif `endif

View File

@ -107,7 +107,7 @@ class el2_ifu_iccm_mem extends Module with el2_lib {
io.iccm_rd_data := Mux(iccm_rd_addr_lo_q(0).asBool(),Cat(Fill(16,0.U),iccm_rd_data_pre(63,16)) ,iccm_rd_data_pre) io.iccm_rd_data := Mux(iccm_rd_addr_lo_q(0).asBool(),Cat(Fill(16,0.U),iccm_rd_data_pre(63,16)) ,iccm_rd_data_pre)
io.iccm_rd_data_ecc :=Cat(Mux1H((0 until ICCM_NUM_BANKS).map(i=>(iccm_rd_addr_hi_q===i.U)->iccm_bank_dout_fn(i))), io.iccm_rd_data_ecc :=Cat(Mux1H((0 until ICCM_NUM_BANKS).map(i=>(iccm_rd_addr_hi_q===i.U)->iccm_bank_dout_fn(i))),
Mux1H((0 until ICCM_NUM_BANKS).map(i=>(iccm_rd_addr_lo_q(ICCM_BANK_HI-2,0)===i.U)->iccm_bank_dout_fn(i)))) Mux1H((0 until 2).map(i=>(iccm_rd_addr_lo_q(ICCM_BANK_HI-2)===i.U)->iccm_bank_dout_fn(i+2))))
} }