From 92b7b00a3a2d5f3202c0581feee10fb3d7fff9c0 Mon Sep 17 00:00:00 2001 From: =?UTF-8?q?=E2=80=8BLaraib=20Khan?= <​laraib.khan@lampromellon.com> Date: Fri, 29 Jan 2021 15:18:45 +0500 Subject: [PATCH] obuf_timer corrected --- lsu.fir | 412 +- lsu.v | 296 +- lsu_bus_buffer.anno.json | 183 + lsu_bus_buffer.fir | 6552 +++++++++++++++++ lsu_bus_buffer.v | 4633 ++++++++++++ lsu_lsc_ctl.fir | 256 +- lsu_lsc_ctl.v | 150 +- src/main/scala/lsu/lsu.scala | 74 +- src/main/scala/lsu/lsu_bus_buffer.scala | 2 +- src/main/scala/lsu/lsu_bus_intf.scala | 24 +- target/scala-2.12/classes/lsu/lsu.class | Bin 914395 -> 914397 bytes .../classes/lsu/lsu_bus_buffer.class | Bin 582805 -> 582815 bytes .../scala-2.12/classes/lsu/lsu_bus_intf.class | Bin 187337 -> 187337 bytes 13 files changed, 11977 insertions(+), 605 deletions(-) create mode 100644 lsu_bus_buffer.anno.json create mode 100644 lsu_bus_buffer.fir create mode 100644 lsu_bus_buffer.v diff --git a/lsu.fir b/lsu.fir index 31e690e4..e7d8b924 100644 --- a/lsu.fir +++ b/lsu.fir @@ -10809,7 +10809,7 @@ circuit lsu : skip @[Reg.scala 28:19] reg _T_1791 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] when obuf_wr_en : @[Reg.scala 28:19] - _T_1791 <= obuf_data_done_in @[Reg.scala 28:23] + _T_1791 <= obuf_wr_timer_in @[Reg.scala 28:23] skip @[Reg.scala 28:19] obuf_wr_timer <= _T_1791 @[lsu_bus_buffer.scala 365:17] wire WrPtr0_m : UInt<2> @@ -14886,56 +14886,56 @@ circuit lsu : bus_buffer.io.lsu_pkt_r.bits.stack <= io.lsu_pkt_r.bits.stack @[lsu_bus_intf.scala 118:27] bus_buffer.io.lsu_pkt_r.bits.fast_int <= io.lsu_pkt_r.bits.fast_int @[lsu_bus_intf.scala 118:27] bus_buffer.io.lsu_pkt_r.valid <= io.lsu_pkt_r.valid @[lsu_bus_intf.scala 118:27] - bus_buffer.io.lsu_addr_m <= io.lsu_addr_m @[lsu_bus_intf.scala 121:51] - bus_buffer.io.end_addr_m <= io.end_addr_m @[lsu_bus_intf.scala 122:51] - bus_buffer.io.lsu_addr_r <= io.lsu_addr_r @[lsu_bus_intf.scala 123:51] - bus_buffer.io.end_addr_r <= io.end_addr_r @[lsu_bus_intf.scala 124:51] - bus_buffer.io.store_data_r <= io.store_data_r @[lsu_bus_intf.scala 125:51] - bus_buffer.io.lsu_busreq_m <= io.lsu_busreq_m @[lsu_bus_intf.scala 127:51] - bus_buffer.io.flush_m_up <= io.flush_m_up @[lsu_bus_intf.scala 128:51] - bus_buffer.io.flush_r <= io.flush_r @[lsu_bus_intf.scala 129:51] - bus_buffer.io.lsu_commit_r <= io.lsu_commit_r @[lsu_bus_intf.scala 130:51] - bus_buffer.io.lsu_axi.r.bits.last <= io.axi.r.bits.last @[lsu_bus_intf.scala 131:51] - bus_buffer.io.lsu_axi.r.bits.resp <= io.axi.r.bits.resp @[lsu_bus_intf.scala 131:51] - bus_buffer.io.lsu_axi.r.bits.data <= io.axi.r.bits.data @[lsu_bus_intf.scala 131:51] - bus_buffer.io.lsu_axi.r.bits.id <= io.axi.r.bits.id @[lsu_bus_intf.scala 131:51] - bus_buffer.io.lsu_axi.r.valid <= io.axi.r.valid @[lsu_bus_intf.scala 131:51] - io.axi.r.ready <= bus_buffer.io.lsu_axi.r.ready @[lsu_bus_intf.scala 131:51] - io.axi.ar.bits.qos <= bus_buffer.io.lsu_axi.ar.bits.qos @[lsu_bus_intf.scala 131:51] - io.axi.ar.bits.prot <= bus_buffer.io.lsu_axi.ar.bits.prot @[lsu_bus_intf.scala 131:51] - io.axi.ar.bits.cache <= bus_buffer.io.lsu_axi.ar.bits.cache @[lsu_bus_intf.scala 131:51] - io.axi.ar.bits.lock <= bus_buffer.io.lsu_axi.ar.bits.lock @[lsu_bus_intf.scala 131:51] - io.axi.ar.bits.burst <= bus_buffer.io.lsu_axi.ar.bits.burst @[lsu_bus_intf.scala 131:51] - io.axi.ar.bits.size <= bus_buffer.io.lsu_axi.ar.bits.size @[lsu_bus_intf.scala 131:51] - io.axi.ar.bits.len <= bus_buffer.io.lsu_axi.ar.bits.len @[lsu_bus_intf.scala 131:51] - io.axi.ar.bits.region <= bus_buffer.io.lsu_axi.ar.bits.region @[lsu_bus_intf.scala 131:51] - io.axi.ar.bits.addr <= bus_buffer.io.lsu_axi.ar.bits.addr @[lsu_bus_intf.scala 131:51] - io.axi.ar.bits.id <= bus_buffer.io.lsu_axi.ar.bits.id @[lsu_bus_intf.scala 131:51] - io.axi.ar.valid <= bus_buffer.io.lsu_axi.ar.valid @[lsu_bus_intf.scala 131:51] - bus_buffer.io.lsu_axi.ar.ready <= io.axi.ar.ready @[lsu_bus_intf.scala 131:51] - bus_buffer.io.lsu_axi.b.bits.id <= io.axi.b.bits.id @[lsu_bus_intf.scala 131:51] - bus_buffer.io.lsu_axi.b.bits.resp <= io.axi.b.bits.resp @[lsu_bus_intf.scala 131:51] - bus_buffer.io.lsu_axi.b.valid <= io.axi.b.valid @[lsu_bus_intf.scala 131:51] - io.axi.b.ready <= bus_buffer.io.lsu_axi.b.ready @[lsu_bus_intf.scala 131:51] - io.axi.w.bits.last <= bus_buffer.io.lsu_axi.w.bits.last @[lsu_bus_intf.scala 131:51] - io.axi.w.bits.strb <= bus_buffer.io.lsu_axi.w.bits.strb @[lsu_bus_intf.scala 131:51] - io.axi.w.bits.data <= bus_buffer.io.lsu_axi.w.bits.data @[lsu_bus_intf.scala 131:51] - io.axi.w.valid <= bus_buffer.io.lsu_axi.w.valid @[lsu_bus_intf.scala 131:51] - bus_buffer.io.lsu_axi.w.ready <= io.axi.w.ready @[lsu_bus_intf.scala 131:51] - io.axi.aw.bits.qos <= bus_buffer.io.lsu_axi.aw.bits.qos @[lsu_bus_intf.scala 131:51] - io.axi.aw.bits.prot <= bus_buffer.io.lsu_axi.aw.bits.prot @[lsu_bus_intf.scala 131:51] - io.axi.aw.bits.cache <= bus_buffer.io.lsu_axi.aw.bits.cache @[lsu_bus_intf.scala 131:51] - io.axi.aw.bits.lock <= bus_buffer.io.lsu_axi.aw.bits.lock @[lsu_bus_intf.scala 131:51] - io.axi.aw.bits.burst <= bus_buffer.io.lsu_axi.aw.bits.burst @[lsu_bus_intf.scala 131:51] - io.axi.aw.bits.size <= bus_buffer.io.lsu_axi.aw.bits.size @[lsu_bus_intf.scala 131:51] - io.axi.aw.bits.len <= bus_buffer.io.lsu_axi.aw.bits.len @[lsu_bus_intf.scala 131:51] - io.axi.aw.bits.region <= bus_buffer.io.lsu_axi.aw.bits.region @[lsu_bus_intf.scala 131:51] - io.axi.aw.bits.addr <= bus_buffer.io.lsu_axi.aw.bits.addr @[lsu_bus_intf.scala 131:51] - io.axi.aw.bits.id <= bus_buffer.io.lsu_axi.aw.bits.id @[lsu_bus_intf.scala 131:51] - io.axi.aw.valid <= bus_buffer.io.lsu_axi.aw.valid @[lsu_bus_intf.scala 131:51] - bus_buffer.io.lsu_axi.aw.ready <= io.axi.aw.ready @[lsu_bus_intf.scala 131:51] - bus_buffer.io.lsu_bus_clk_en <= io.lsu_bus_clk_en @[lsu_bus_intf.scala 132:51] - io.lsu_nonblock_load_data <= bus_buffer.io.lsu_nonblock_load_data @[lsu_bus_intf.scala 133:29] + bus_buffer.io.lsu_addr_m <= io.lsu_addr_m @[lsu_bus_intf.scala 121:38] + bus_buffer.io.end_addr_m <= io.end_addr_m @[lsu_bus_intf.scala 122:38] + bus_buffer.io.lsu_addr_r <= io.lsu_addr_r @[lsu_bus_intf.scala 123:38] + bus_buffer.io.end_addr_r <= io.end_addr_r @[lsu_bus_intf.scala 124:38] + bus_buffer.io.store_data_r <= io.store_data_r @[lsu_bus_intf.scala 125:38] + bus_buffer.io.lsu_busreq_m <= io.lsu_busreq_m @[lsu_bus_intf.scala 127:38] + bus_buffer.io.flush_m_up <= io.flush_m_up @[lsu_bus_intf.scala 128:38] + bus_buffer.io.flush_r <= io.flush_r @[lsu_bus_intf.scala 129:38] + bus_buffer.io.lsu_commit_r <= io.lsu_commit_r @[lsu_bus_intf.scala 130:38] + bus_buffer.io.lsu_axi.r.bits.last <= io.axi.r.bits.last @[lsu_bus_intf.scala 131:38] + bus_buffer.io.lsu_axi.r.bits.resp <= io.axi.r.bits.resp @[lsu_bus_intf.scala 131:38] + bus_buffer.io.lsu_axi.r.bits.data <= io.axi.r.bits.data @[lsu_bus_intf.scala 131:38] + bus_buffer.io.lsu_axi.r.bits.id <= io.axi.r.bits.id @[lsu_bus_intf.scala 131:38] + bus_buffer.io.lsu_axi.r.valid <= io.axi.r.valid @[lsu_bus_intf.scala 131:38] + io.axi.r.ready <= bus_buffer.io.lsu_axi.r.ready @[lsu_bus_intf.scala 131:38] + io.axi.ar.bits.qos <= bus_buffer.io.lsu_axi.ar.bits.qos @[lsu_bus_intf.scala 131:38] + io.axi.ar.bits.prot <= bus_buffer.io.lsu_axi.ar.bits.prot @[lsu_bus_intf.scala 131:38] + io.axi.ar.bits.cache <= bus_buffer.io.lsu_axi.ar.bits.cache @[lsu_bus_intf.scala 131:38] + io.axi.ar.bits.lock <= bus_buffer.io.lsu_axi.ar.bits.lock @[lsu_bus_intf.scala 131:38] + io.axi.ar.bits.burst <= bus_buffer.io.lsu_axi.ar.bits.burst @[lsu_bus_intf.scala 131:38] + io.axi.ar.bits.size <= bus_buffer.io.lsu_axi.ar.bits.size @[lsu_bus_intf.scala 131:38] + io.axi.ar.bits.len <= bus_buffer.io.lsu_axi.ar.bits.len @[lsu_bus_intf.scala 131:38] + io.axi.ar.bits.region <= bus_buffer.io.lsu_axi.ar.bits.region @[lsu_bus_intf.scala 131:38] + io.axi.ar.bits.addr <= bus_buffer.io.lsu_axi.ar.bits.addr @[lsu_bus_intf.scala 131:38] + io.axi.ar.bits.id <= bus_buffer.io.lsu_axi.ar.bits.id @[lsu_bus_intf.scala 131:38] + io.axi.ar.valid <= bus_buffer.io.lsu_axi.ar.valid @[lsu_bus_intf.scala 131:38] + bus_buffer.io.lsu_axi.ar.ready <= io.axi.ar.ready @[lsu_bus_intf.scala 131:38] + bus_buffer.io.lsu_axi.b.bits.id <= io.axi.b.bits.id @[lsu_bus_intf.scala 131:38] + bus_buffer.io.lsu_axi.b.bits.resp <= io.axi.b.bits.resp @[lsu_bus_intf.scala 131:38] + bus_buffer.io.lsu_axi.b.valid <= io.axi.b.valid @[lsu_bus_intf.scala 131:38] + io.axi.b.ready <= bus_buffer.io.lsu_axi.b.ready @[lsu_bus_intf.scala 131:38] + io.axi.w.bits.last <= bus_buffer.io.lsu_axi.w.bits.last @[lsu_bus_intf.scala 131:38] + io.axi.w.bits.strb <= bus_buffer.io.lsu_axi.w.bits.strb @[lsu_bus_intf.scala 131:38] + io.axi.w.bits.data <= bus_buffer.io.lsu_axi.w.bits.data @[lsu_bus_intf.scala 131:38] + io.axi.w.valid <= bus_buffer.io.lsu_axi.w.valid @[lsu_bus_intf.scala 131:38] + bus_buffer.io.lsu_axi.w.ready <= io.axi.w.ready @[lsu_bus_intf.scala 131:38] + io.axi.aw.bits.qos <= bus_buffer.io.lsu_axi.aw.bits.qos @[lsu_bus_intf.scala 131:38] + io.axi.aw.bits.prot <= bus_buffer.io.lsu_axi.aw.bits.prot @[lsu_bus_intf.scala 131:38] + io.axi.aw.bits.cache <= bus_buffer.io.lsu_axi.aw.bits.cache @[lsu_bus_intf.scala 131:38] + io.axi.aw.bits.lock <= bus_buffer.io.lsu_axi.aw.bits.lock @[lsu_bus_intf.scala 131:38] + io.axi.aw.bits.burst <= bus_buffer.io.lsu_axi.aw.bits.burst @[lsu_bus_intf.scala 131:38] + io.axi.aw.bits.size <= bus_buffer.io.lsu_axi.aw.bits.size @[lsu_bus_intf.scala 131:38] + io.axi.aw.bits.len <= bus_buffer.io.lsu_axi.aw.bits.len @[lsu_bus_intf.scala 131:38] + io.axi.aw.bits.region <= bus_buffer.io.lsu_axi.aw.bits.region @[lsu_bus_intf.scala 131:38] + io.axi.aw.bits.addr <= bus_buffer.io.lsu_axi.aw.bits.addr @[lsu_bus_intf.scala 131:38] + io.axi.aw.bits.id <= bus_buffer.io.lsu_axi.aw.bits.id @[lsu_bus_intf.scala 131:38] + io.axi.aw.valid <= bus_buffer.io.lsu_axi.aw.valid @[lsu_bus_intf.scala 131:38] + bus_buffer.io.lsu_axi.aw.ready <= io.axi.aw.ready @[lsu_bus_intf.scala 131:38] + bus_buffer.io.lsu_bus_clk_en <= io.lsu_bus_clk_en @[lsu_bus_intf.scala 132:38] + io.lsu_nonblock_load_data <= bus_buffer.io.lsu_nonblock_load_data @[lsu_bus_intf.scala 133:38] io.lsu_busreq_r <= bus_buffer.io.lsu_busreq_r @[lsu_bus_intf.scala 134:38] io.lsu_bus_buffer_pend_any <= bus_buffer.io.lsu_bus_buffer_pend_any @[lsu_bus_intf.scala 135:38] io.lsu_bus_buffer_full_any <= bus_buffer.io.lsu_bus_buffer_full_any @[lsu_bus_intf.scala 136:38] @@ -15440,35 +15440,35 @@ circuit lsu : bus_intf.reset <= reset node lsu_raw_fwd_lo_m = orr(stbuf.io.stbuf_fwdbyteen_lo_m) @[lsu.scala 83:56] node lsu_raw_fwd_hi_m = orr(stbuf.io.stbuf_fwdbyteen_hi_m) @[lsu.scala 84:56] - node _T = or(stbuf.io.lsu_stbuf_full_any, bus_intf.io.lsu_bus_buffer_full_any) @[lsu.scala 87:57] - node _T_1 = or(_T, dccm_ctl.io.ld_single_ecc_error_r_ff) @[lsu.scala 87:95] - io.lsu_store_stall_any <= _T_1 @[lsu.scala 87:26] - node _T_2 = or(bus_intf.io.lsu_bus_buffer_full_any, dccm_ctl.io.ld_single_ecc_error_r_ff) @[lsu.scala 88:64] - io.lsu_load_stall_any <= _T_2 @[lsu.scala 88:25] - io.lsu_fastint_stall_any <= dccm_ctl.io.ld_single_ecc_error_r @[lsu.scala 89:28] - node _T_3 = eq(lsu_lsc_ctl.io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[lsu.scala 94:58] - node _T_4 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_3) @[lsu.scala 94:56] - node _T_5 = or(lsu_lsc_ctl.io.addr_in_dccm_m, lsu_lsc_ctl.io.addr_in_pic_m) @[lsu.scala 94:126] - node _T_6 = and(_T_4, _T_5) @[lsu.scala 94:93] - node ldst_nodma_mtor = and(_T_6, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[lsu.scala 94:158] - node _T_7 = or(io.dec_lsu_valid_raw_d, ldst_nodma_mtor) @[lsu.scala 95:53] - node _T_8 = or(_T_7, dccm_ctl.io.ld_single_ecc_error_r_ff) @[lsu.scala 95:71] - node _T_9 = eq(_T_8, UInt<1>("h00")) @[lsu.scala 95:28] - io.lsu_dma.dccm_ready <= _T_9 @[lsu.scala 95:25] - node _T_10 = and(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[lsu.scala 96:58] - node _T_11 = and(_T_10, lsu_lsc_ctl.io.addr_in_dccm_d) @[lsu.scala 96:97] - node _T_12 = bits(io.lsu_dma.dma_lsc_ctl.dma_mem_sz, 1, 1) @[lsu.scala 96:164] - node dma_dccm_wen = and(_T_11, _T_12) @[lsu.scala 96:129] - node _T_13 = and(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[lsu.scala 97:58] - node dma_pic_wen = and(_T_13, lsu_lsc_ctl.io.addr_in_pic_d) @[lsu.scala 97:97] - node _T_14 = bits(io.lsu_dma.dma_lsc_ctl.dma_mem_addr, 2, 0) @[lsu.scala 98:100] + node _T = or(stbuf.io.lsu_stbuf_full_any, bus_intf.io.lsu_bus_buffer_full_any) @[lsu.scala 87:60] + node _T_1 = or(_T, dccm_ctl.io.ld_single_ecc_error_r_ff) @[lsu.scala 87:98] + io.lsu_store_stall_any <= _T_1 @[lsu.scala 87:29] + node _T_2 = or(bus_intf.io.lsu_bus_buffer_full_any, dccm_ctl.io.ld_single_ecc_error_r_ff) @[lsu.scala 88:68] + io.lsu_load_stall_any <= _T_2 @[lsu.scala 88:29] + io.lsu_fastint_stall_any <= dccm_ctl.io.ld_single_ecc_error_r @[lsu.scala 89:29] + node _T_3 = eq(lsu_lsc_ctl.io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[lsu.scala 94:62] + node _T_4 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_3) @[lsu.scala 94:60] + node _T_5 = or(lsu_lsc_ctl.io.addr_in_dccm_m, lsu_lsc_ctl.io.addr_in_pic_m) @[lsu.scala 94:130] + node _T_6 = and(_T_4, _T_5) @[lsu.scala 94:97] + node ldst_nodma_mtor = and(_T_6, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[lsu.scala 94:162] + node _T_7 = or(io.dec_lsu_valid_raw_d, ldst_nodma_mtor) @[lsu.scala 95:55] + node _T_8 = or(_T_7, dccm_ctl.io.ld_single_ecc_error_r_ff) @[lsu.scala 95:73] + node _T_9 = eq(_T_8, UInt<1>("h00")) @[lsu.scala 95:30] + io.lsu_dma.dccm_ready <= _T_9 @[lsu.scala 95:27] + node _T_10 = and(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[lsu.scala 96:65] + node _T_11 = and(_T_10, lsu_lsc_ctl.io.addr_in_dccm_d) @[lsu.scala 96:104] + node _T_12 = bits(io.lsu_dma.dma_lsc_ctl.dma_mem_sz, 1, 1) @[lsu.scala 96:171] + node dma_dccm_wen = and(_T_11, _T_12) @[lsu.scala 96:136] + node _T_13 = and(io.lsu_dma.dma_lsc_ctl.dma_dccm_req, io.lsu_dma.dma_lsc_ctl.dma_mem_write) @[lsu.scala 97:65] + node dma_pic_wen = and(_T_13, lsu_lsc_ctl.io.addr_in_pic_d) @[lsu.scala 97:104] + node _T_14 = bits(io.lsu_dma.dma_lsc_ctl.dma_mem_addr, 2, 0) @[lsu.scala 98:109] node _T_15 = cat(_T_14, UInt<3>("h00")) @[Cat.scala 29:58] - node _T_16 = dshr(io.lsu_dma.dma_lsc_ctl.dma_mem_wdata, _T_15) @[lsu.scala 98:58] - dma_dccm_wdata <= _T_16 @[lsu.scala 98:18] - node _T_17 = bits(dma_dccm_wdata, 63, 32) @[lsu.scala 99:38] - dma_dccm_wdata_hi <= _T_17 @[lsu.scala 99:21] - node _T_18 = bits(dma_dccm_wdata, 31, 0) @[lsu.scala 100:38] - dma_dccm_wdata_lo <= _T_18 @[lsu.scala 100:21] + node _T_16 = dshr(io.lsu_dma.dma_lsc_ctl.dma_mem_wdata, _T_15) @[lsu.scala 98:67] + dma_dccm_wdata <= _T_16 @[lsu.scala 98:27] + node _T_17 = bits(dma_dccm_wdata, 63, 32) @[lsu.scala 99:44] + dma_dccm_wdata_hi <= _T_17 @[lsu.scala 99:27] + node _T_18 = bits(dma_dccm_wdata, 31, 0) @[lsu.scala 100:44] + dma_dccm_wdata_lo <= _T_18 @[lsu.scala 100:27] node _T_19 = eq(lsu_lsc_ctl.io.lsu_pkt_m.bits.dma, UInt<1>("h00")) @[lsu.scala 109:58] node _T_20 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_19) @[lsu.scala 109:56] node _T_21 = eq(lsu_lsc_ctl.io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[lsu.scala 109:130] @@ -15477,11 +15477,11 @@ circuit lsu : node _T_24 = eq(_T_23, UInt<1>("h00")) @[lsu.scala 109:22] node _T_25 = and(_T_24, bus_intf.io.lsu_bus_buffer_empty_any) @[lsu.scala 109:167] io.lsu_idle_any <= _T_25 @[lsu.scala 109:19] - node _T_26 = or(lsu_lsc_ctl.io.lsu_pkt_m.valid, lsu_lsc_ctl.io.lsu_pkt_r.valid) @[lsu.scala 110:53] - node _T_27 = or(_T_26, dccm_ctl.io.ld_single_ecc_error_r_ff) @[lsu.scala 110:86] - node _T_28 = eq(bus_intf.io.lsu_bus_buffer_empty_any, UInt<1>("h00")) @[lsu.scala 110:128] - node _T_29 = or(_T_27, _T_28) @[lsu.scala 110:126] - io.lsu_active <= _T_29 @[lsu.scala 110:18] + node _T_26 = or(lsu_lsc_ctl.io.lsu_pkt_m.valid, lsu_lsc_ctl.io.lsu_pkt_r.valid) @[lsu.scala 110:54] + node _T_27 = or(_T_26, dccm_ctl.io.ld_single_ecc_error_r_ff) @[lsu.scala 110:87] + node _T_28 = eq(bus_intf.io.lsu_bus_buffer_empty_any, UInt<1>("h00")) @[lsu.scala 110:129] + node _T_29 = or(_T_27, _T_28) @[lsu.scala 110:127] + io.lsu_active <= _T_29 @[lsu.scala 110:19] node _T_30 = and(lsu_lsc_ctl.io.lsu_pkt_r.valid, lsu_lsc_ctl.io.lsu_pkt_r.bits.store) @[lsu.scala 112:61] node _T_31 = and(_T_30, lsu_lsc_ctl.io.addr_in_dccm_r) @[lsu.scala 112:99] node _T_32 = eq(io.dec_tlu_i0_kill_writeb_r, UInt<1>("h00")) @[lsu.scala 112:133] @@ -15492,27 +15492,27 @@ circuit lsu : node _T_37 = and(_T_35, _T_36) @[lsu.scala 112:255] node _T_38 = or(_T_34, _T_37) @[lsu.scala 112:180] node store_stbuf_reqvld_r = and(_T_33, _T_38) @[lsu.scala 112:142] - node _T_39 = or(lsu_lsc_ctl.io.lsu_pkt_m.bits.load, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[lsu.scala 114:90] - node _T_40 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_39) @[lsu.scala 114:52] - node _T_41 = or(lsu_lsc_ctl.io.addr_in_dccm_m, lsu_lsc_ctl.io.addr_in_pic_m) @[lsu.scala 114:162] - node lsu_cmpen_m = and(_T_40, _T_41) @[lsu.scala 114:129] - node _T_42 = or(lsu_lsc_ctl.io.lsu_pkt_m.bits.load, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[lsu.scala 116:92] - node _T_43 = and(_T_42, lsu_lsc_ctl.io.addr_external_m) @[lsu.scala 116:131] - node _T_44 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_43) @[lsu.scala 116:53] - node _T_45 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[lsu.scala 116:167] - node _T_46 = and(_T_44, _T_45) @[lsu.scala 116:165] - node _T_47 = eq(lsu_lsc_ctl.io.lsu_exc_m, UInt<1>("h00")) @[lsu.scala 116:181] - node _T_48 = and(_T_46, _T_47) @[lsu.scala 116:179] - node _T_49 = eq(lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int, UInt<1>("h00")) @[lsu.scala 116:209] - node lsu_busreq_m = and(_T_48, _T_49) @[lsu.scala 116:207] - node _T_50 = bits(lsu_lsc_ctl.io.lsu_addr_m, 0, 0) @[lsu.scala 120:127] - node _T_51 = and(lsu_lsc_ctl.io.lsu_pkt_m.bits.half, _T_50) @[lsu.scala 120:100] - node _T_52 = bits(lsu_lsc_ctl.io.lsu_addr_m, 1, 0) @[lsu.scala 120:197] - node _T_53 = orr(_T_52) @[lsu.scala 120:203] - node _T_54 = and(lsu_lsc_ctl.io.lsu_pkt_m.bits.word, _T_53) @[lsu.scala 120:170] - node _T_55 = or(_T_51, _T_54) @[lsu.scala 120:132] - node _T_56 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_55) @[lsu.scala 120:61] - io.lsu_pmu_misaligned_m <= _T_56 @[lsu.scala 120:27] + node _T_39 = or(lsu_lsc_ctl.io.lsu_pkt_m.bits.load, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[lsu.scala 114:92] + node _T_40 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_39) @[lsu.scala 114:54] + node _T_41 = or(lsu_lsc_ctl.io.addr_in_dccm_m, lsu_lsc_ctl.io.addr_in_pic_m) @[lsu.scala 114:164] + node lsu_cmpen_m = and(_T_40, _T_41) @[lsu.scala 114:131] + node _T_42 = or(lsu_lsc_ctl.io.lsu_pkt_m.bits.load, lsu_lsc_ctl.io.lsu_pkt_m.bits.store) @[lsu.scala 116:93] + node _T_43 = and(_T_42, lsu_lsc_ctl.io.addr_external_m) @[lsu.scala 116:132] + node _T_44 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_43) @[lsu.scala 116:54] + node _T_45 = eq(io.dec_tlu_flush_lower_r, UInt<1>("h00")) @[lsu.scala 116:168] + node _T_46 = and(_T_44, _T_45) @[lsu.scala 116:166] + node _T_47 = eq(lsu_lsc_ctl.io.lsu_exc_m, UInt<1>("h00")) @[lsu.scala 116:182] + node _T_48 = and(_T_46, _T_47) @[lsu.scala 116:180] + node _T_49 = eq(lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int, UInt<1>("h00")) @[lsu.scala 116:210] + node lsu_busreq_m = and(_T_48, _T_49) @[lsu.scala 116:208] + node _T_50 = bits(lsu_lsc_ctl.io.lsu_addr_m, 0, 0) @[lsu.scala 120:139] + node _T_51 = and(lsu_lsc_ctl.io.lsu_pkt_m.bits.half, _T_50) @[lsu.scala 120:112] + node _T_52 = bits(lsu_lsc_ctl.io.lsu_addr_m, 1, 0) @[lsu.scala 120:209] + node _T_53 = orr(_T_52) @[lsu.scala 120:215] + node _T_54 = and(lsu_lsc_ctl.io.lsu_pkt_m.bits.word, _T_53) @[lsu.scala 120:182] + node _T_55 = or(_T_51, _T_54) @[lsu.scala 120:144] + node _T_56 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, _T_55) @[lsu.scala 120:73] + io.lsu_pmu_misaligned_m <= _T_56 @[lsu.scala 120:39] node _T_57 = and(lsu_lsc_ctl.io.lsu_pkt_m.valid, lsu_lsc_ctl.io.lsu_pkt_m.bits.load) @[lsu.scala 121:73] node _T_58 = and(_T_57, lsu_lsc_ctl.io.addr_external_m) @[lsu.scala 121:110] io.lsu_tlu.lsu_pmu_load_external_m <= _T_58 @[lsu.scala 121:39] @@ -15724,52 +15724,52 @@ circuit lsu : stbuf.io.ldst_dual_r <= _T_88 @[lsu.scala 229:50] stbuf.io.lsu_stbuf_c1_clk <= clkdomain.io.lsu_stbuf_c1_clk @[lsu.scala 230:54] stbuf.io.lsu_free_c2_clk <= clkdomain.io.lsu_free_c2_clk @[lsu.scala 231:54] - stbuf.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[lsu.scala 232:48] - stbuf.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[lsu.scala 232:48] - stbuf.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[lsu.scala 232:48] - stbuf.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[lsu.scala 232:48] - stbuf.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[lsu.scala 232:48] - stbuf.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[lsu.scala 232:48] - stbuf.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[lsu.scala 232:48] - stbuf.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[lsu.scala 232:48] - stbuf.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[lsu.scala 232:48] - stbuf.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[lsu.scala 232:48] - stbuf.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[lsu.scala 232:48] - stbuf.io.lsu_pkt_m.bits.stack <= lsu_lsc_ctl.io.lsu_pkt_m.bits.stack @[lsu.scala 232:48] - stbuf.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[lsu.scala 232:48] - stbuf.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[lsu.scala 232:48] - stbuf.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[lsu.scala 233:48] - stbuf.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[lsu.scala 233:48] - stbuf.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[lsu.scala 233:48] - stbuf.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[lsu.scala 233:48] - stbuf.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[lsu.scala 233:48] - stbuf.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[lsu.scala 233:48] - stbuf.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[lsu.scala 233:48] - stbuf.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[lsu.scala 233:48] - stbuf.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[lsu.scala 233:48] - stbuf.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[lsu.scala 233:48] - stbuf.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[lsu.scala 233:48] - stbuf.io.lsu_pkt_r.bits.stack <= lsu_lsc_ctl.io.lsu_pkt_r.bits.stack @[lsu.scala 233:48] - stbuf.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[lsu.scala 233:48] - stbuf.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[lsu.scala 233:48] - stbuf.io.store_stbuf_reqvld_r <= store_stbuf_reqvld_r @[lsu.scala 234:48] - stbuf.io.lsu_commit_r <= lsu_lsc_ctl.io.lsu_commit_r @[lsu.scala 235:49] - stbuf.io.dec_lsu_valid_raw_d <= io.dec_lsu_valid_raw_d @[lsu.scala 236:49] + stbuf.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[lsu.scala 232:50] + stbuf.io.lsu_pkt_m.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load_ldst_bypass_d @[lsu.scala 232:50] + stbuf.io.lsu_pkt_m.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_d @[lsu.scala 232:50] + stbuf.io.lsu_pkt_m.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dma @[lsu.scala 232:50] + stbuf.io.lsu_pkt_m.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_m.bits.unsign @[lsu.scala 232:50] + stbuf.io.lsu_pkt_m.bits.store <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store @[lsu.scala 232:50] + stbuf.io.lsu_pkt_m.bits.load <= lsu_lsc_ctl.io.lsu_pkt_m.bits.load @[lsu.scala 232:50] + stbuf.io.lsu_pkt_m.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_m.bits.dword @[lsu.scala 232:50] + stbuf.io.lsu_pkt_m.bits.word <= lsu_lsc_ctl.io.lsu_pkt_m.bits.word @[lsu.scala 232:50] + stbuf.io.lsu_pkt_m.bits.half <= lsu_lsc_ctl.io.lsu_pkt_m.bits.half @[lsu.scala 232:50] + stbuf.io.lsu_pkt_m.bits.by <= lsu_lsc_ctl.io.lsu_pkt_m.bits.by @[lsu.scala 232:50] + stbuf.io.lsu_pkt_m.bits.stack <= lsu_lsc_ctl.io.lsu_pkt_m.bits.stack @[lsu.scala 232:50] + stbuf.io.lsu_pkt_m.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int @[lsu.scala 232:50] + stbuf.io.lsu_pkt_m.valid <= lsu_lsc_ctl.io.lsu_pkt_m.valid @[lsu.scala 232:50] + stbuf.io.lsu_pkt_r.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_m @[lsu.scala 233:50] + stbuf.io.lsu_pkt_r.bits.load_ldst_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load_ldst_bypass_d @[lsu.scala 233:50] + stbuf.io.lsu_pkt_r.bits.store_data_bypass_d <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store_data_bypass_d @[lsu.scala 233:50] + stbuf.io.lsu_pkt_r.bits.dma <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dma @[lsu.scala 233:50] + stbuf.io.lsu_pkt_r.bits.unsign <= lsu_lsc_ctl.io.lsu_pkt_r.bits.unsign @[lsu.scala 233:50] + stbuf.io.lsu_pkt_r.bits.store <= lsu_lsc_ctl.io.lsu_pkt_r.bits.store @[lsu.scala 233:50] + stbuf.io.lsu_pkt_r.bits.load <= lsu_lsc_ctl.io.lsu_pkt_r.bits.load @[lsu.scala 233:50] + stbuf.io.lsu_pkt_r.bits.dword <= lsu_lsc_ctl.io.lsu_pkt_r.bits.dword @[lsu.scala 233:50] + stbuf.io.lsu_pkt_r.bits.word <= lsu_lsc_ctl.io.lsu_pkt_r.bits.word @[lsu.scala 233:50] + stbuf.io.lsu_pkt_r.bits.half <= lsu_lsc_ctl.io.lsu_pkt_r.bits.half @[lsu.scala 233:50] + stbuf.io.lsu_pkt_r.bits.by <= lsu_lsc_ctl.io.lsu_pkt_r.bits.by @[lsu.scala 233:50] + stbuf.io.lsu_pkt_r.bits.stack <= lsu_lsc_ctl.io.lsu_pkt_r.bits.stack @[lsu.scala 233:50] + stbuf.io.lsu_pkt_r.bits.fast_int <= lsu_lsc_ctl.io.lsu_pkt_r.bits.fast_int @[lsu.scala 233:50] + stbuf.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[lsu.scala 233:50] + stbuf.io.store_stbuf_reqvld_r <= store_stbuf_reqvld_r @[lsu.scala 234:50] + stbuf.io.lsu_commit_r <= lsu_lsc_ctl.io.lsu_commit_r @[lsu.scala 235:50] + stbuf.io.dec_lsu_valid_raw_d <= io.dec_lsu_valid_raw_d @[lsu.scala 236:50] stbuf.io.store_data_hi_r <= dccm_ctl.io.store_data_hi_r @[lsu.scala 237:62] stbuf.io.store_data_lo_r <= dccm_ctl.io.store_data_lo_r @[lsu.scala 238:62] - stbuf.io.store_datafn_hi_r <= dccm_ctl.io.store_datafn_hi_r @[lsu.scala 239:49] + stbuf.io.store_datafn_hi_r <= dccm_ctl.io.store_datafn_hi_r @[lsu.scala 239:50] stbuf.io.store_datafn_lo_r <= dccm_ctl.io.store_datafn_lo_r @[lsu.scala 240:56] - stbuf.io.lsu_stbuf_commit_any <= dccm_ctl.io.lsu_stbuf_commit_any @[lsu.scala 241:52] - stbuf.io.lsu_addr_d <= lsu_lsc_ctl.io.lsu_addr_d @[lsu.scala 242:64] - stbuf.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[lsu.scala 243:64] - stbuf.io.lsu_addr_r <= lsu_lsc_ctl.io.lsu_addr_r @[lsu.scala 244:64] - stbuf.io.end_addr_d <= lsu_lsc_ctl.io.end_addr_d @[lsu.scala 245:64] - stbuf.io.end_addr_m <= lsu_lsc_ctl.io.end_addr_m @[lsu.scala 246:64] - stbuf.io.end_addr_r <= lsu_lsc_ctl.io.end_addr_r @[lsu.scala 247:64] - stbuf.io.addr_in_dccm_m <= lsu_lsc_ctl.io.addr_in_dccm_m @[lsu.scala 248:49] + stbuf.io.lsu_stbuf_commit_any <= dccm_ctl.io.lsu_stbuf_commit_any @[lsu.scala 241:54] + stbuf.io.lsu_addr_d <= lsu_lsc_ctl.io.lsu_addr_d @[lsu.scala 242:66] + stbuf.io.lsu_addr_m <= lsu_lsc_ctl.io.lsu_addr_m @[lsu.scala 243:66] + stbuf.io.lsu_addr_r <= lsu_lsc_ctl.io.lsu_addr_r @[lsu.scala 244:66] + stbuf.io.end_addr_d <= lsu_lsc_ctl.io.end_addr_d @[lsu.scala 245:66] + stbuf.io.end_addr_m <= lsu_lsc_ctl.io.end_addr_m @[lsu.scala 246:66] + stbuf.io.end_addr_r <= lsu_lsc_ctl.io.end_addr_r @[lsu.scala 247:66] + stbuf.io.addr_in_dccm_m <= lsu_lsc_ctl.io.addr_in_dccm_m @[lsu.scala 248:50] stbuf.io.addr_in_dccm_r <= lsu_lsc_ctl.io.addr_in_dccm_r @[lsu.scala 249:56] - stbuf.io.lsu_cmpen_m <= lsu_cmpen_m @[lsu.scala 250:54] - stbuf.io.scan_mode <= io.scan_mode @[lsu.scala 251:49] + stbuf.io.lsu_cmpen_m <= lsu_cmpen_m @[lsu.scala 250:56] + stbuf.io.scan_mode <= io.scan_mode @[lsu.scala 251:50] ecc.io.clk_override <= io.clk_override @[lsu.scala 255:50] ecc.io.lsu_c2_r_clk <= clkdomain.io.lsu_c2_r_clk @[lsu.scala 256:52] ecc.io.lsu_pkt_m.bits.store_data_bypass_m <= lsu_lsc_ctl.io.lsu_pkt_m.bits.store_data_bypass_m @[lsu.scala 257:52] @@ -15939,16 +15939,16 @@ circuit lsu : clkdomain.io.lsu_pkt_r.valid <= lsu_lsc_ctl.io.lsu_pkt_r.valid @[lsu.scala 310:50] clkdomain.io.scan_mode <= io.scan_mode @[lsu.scala 311:50] bus_intf.io.scan_mode <= io.scan_mode @[lsu.scala 315:49] - io.lsu_dec.tlu_busbuff.lsu_imprecise_error_addr_any <= bus_intf.io.tlu_busbuff.lsu_imprecise_error_addr_any @[lsu.scala 316:26] - io.lsu_dec.tlu_busbuff.lsu_imprecise_error_store_any <= bus_intf.io.tlu_busbuff.lsu_imprecise_error_store_any @[lsu.scala 316:26] - io.lsu_dec.tlu_busbuff.lsu_imprecise_error_load_any <= bus_intf.io.tlu_busbuff.lsu_imprecise_error_load_any @[lsu.scala 316:26] - bus_intf.io.tlu_busbuff.dec_tlu_sideeffect_posted_disable <= io.lsu_dec.tlu_busbuff.dec_tlu_sideeffect_posted_disable @[lsu.scala 316:26] - bus_intf.io.tlu_busbuff.dec_tlu_wb_coalescing_disable <= io.lsu_dec.tlu_busbuff.dec_tlu_wb_coalescing_disable @[lsu.scala 316:26] - bus_intf.io.tlu_busbuff.dec_tlu_external_ldfwd_disable <= io.lsu_dec.tlu_busbuff.dec_tlu_external_ldfwd_disable @[lsu.scala 316:26] - io.lsu_dec.tlu_busbuff.lsu_pmu_bus_busy <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_busy @[lsu.scala 316:26] - io.lsu_dec.tlu_busbuff.lsu_pmu_bus_error <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_error @[lsu.scala 316:26] - io.lsu_dec.tlu_busbuff.lsu_pmu_bus_misaligned <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_misaligned @[lsu.scala 316:26] - io.lsu_dec.tlu_busbuff.lsu_pmu_bus_trxn <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_trxn @[lsu.scala 316:26] + io.lsu_dec.tlu_busbuff.lsu_imprecise_error_addr_any <= bus_intf.io.tlu_busbuff.lsu_imprecise_error_addr_any @[lsu.scala 316:49] + io.lsu_dec.tlu_busbuff.lsu_imprecise_error_store_any <= bus_intf.io.tlu_busbuff.lsu_imprecise_error_store_any @[lsu.scala 316:49] + io.lsu_dec.tlu_busbuff.lsu_imprecise_error_load_any <= bus_intf.io.tlu_busbuff.lsu_imprecise_error_load_any @[lsu.scala 316:49] + bus_intf.io.tlu_busbuff.dec_tlu_sideeffect_posted_disable <= io.lsu_dec.tlu_busbuff.dec_tlu_sideeffect_posted_disable @[lsu.scala 316:49] + bus_intf.io.tlu_busbuff.dec_tlu_wb_coalescing_disable <= io.lsu_dec.tlu_busbuff.dec_tlu_wb_coalescing_disable @[lsu.scala 316:49] + bus_intf.io.tlu_busbuff.dec_tlu_external_ldfwd_disable <= io.lsu_dec.tlu_busbuff.dec_tlu_external_ldfwd_disable @[lsu.scala 316:49] + io.lsu_dec.tlu_busbuff.lsu_pmu_bus_busy <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_busy @[lsu.scala 316:49] + io.lsu_dec.tlu_busbuff.lsu_pmu_bus_error <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_error @[lsu.scala 316:49] + io.lsu_dec.tlu_busbuff.lsu_pmu_bus_misaligned <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_misaligned @[lsu.scala 316:49] + io.lsu_dec.tlu_busbuff.lsu_pmu_bus_trxn <= bus_intf.io.tlu_busbuff.lsu_pmu_bus_trxn @[lsu.scala 316:49] bus_intf.io.clk_override <= io.clk_override @[lsu.scala 317:49] bus_intf.io.lsu_c1_r_clk <= clkdomain.io.lsu_c1_r_clk @[lsu.scala 318:49] bus_intf.io.lsu_c2_r_clk <= clkdomain.io.lsu_c2_r_clk @[lsu.scala 319:49] @@ -16029,55 +16029,55 @@ circuit lsu : bus_intf.io.is_sideeffects_m <= lsu_lsc_ctl.io.is_sideeffects_m @[lsu.scala 342:49] bus_intf.io.flush_m_up <= io.dec_tlu_flush_lower_r @[lsu.scala 343:49] bus_intf.io.flush_r <= io.dec_tlu_i0_kill_writeb_r @[lsu.scala 344:49] - io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data_tag <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_data_tag @[lsu.scala 346:27] - io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data_error <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_data_error @[lsu.scala 346:27] - io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data_valid <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_data_valid @[lsu.scala 346:27] - io.lsu_dec.dctl_busbuff.lsu_nonblock_load_inv_tag_r <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_inv_tag_r @[lsu.scala 346:27] - io.lsu_dec.dctl_busbuff.lsu_nonblock_load_inv_r <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_inv_r @[lsu.scala 346:27] - io.lsu_dec.dctl_busbuff.lsu_nonblock_load_tag_m <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_tag_m @[lsu.scala 346:27] - io.lsu_dec.dctl_busbuff.lsu_nonblock_load_valid_m <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_valid_m @[lsu.scala 346:27] - io.lsu_nonblock_load_data <= bus_intf.io.lsu_nonblock_load_data @[lsu.scala 347:29] - lsu_busreq_r <= bus_intf.io.lsu_busreq_r @[lsu.scala 348:16] - bus_intf.io.axi.r.bits.last <= io.axi.r.bits.last @[lsu.scala 349:49] - bus_intf.io.axi.r.bits.resp <= io.axi.r.bits.resp @[lsu.scala 349:49] - bus_intf.io.axi.r.bits.data <= io.axi.r.bits.data @[lsu.scala 349:49] - bus_intf.io.axi.r.bits.id <= io.axi.r.bits.id @[lsu.scala 349:49] - bus_intf.io.axi.r.valid <= io.axi.r.valid @[lsu.scala 349:49] - io.axi.r.ready <= bus_intf.io.axi.r.ready @[lsu.scala 349:49] - io.axi.ar.bits.qos <= bus_intf.io.axi.ar.bits.qos @[lsu.scala 349:49] - io.axi.ar.bits.prot <= bus_intf.io.axi.ar.bits.prot @[lsu.scala 349:49] - io.axi.ar.bits.cache <= bus_intf.io.axi.ar.bits.cache @[lsu.scala 349:49] - io.axi.ar.bits.lock <= bus_intf.io.axi.ar.bits.lock @[lsu.scala 349:49] - io.axi.ar.bits.burst <= bus_intf.io.axi.ar.bits.burst @[lsu.scala 349:49] - io.axi.ar.bits.size <= bus_intf.io.axi.ar.bits.size @[lsu.scala 349:49] - io.axi.ar.bits.len <= bus_intf.io.axi.ar.bits.len @[lsu.scala 349:49] - io.axi.ar.bits.region <= bus_intf.io.axi.ar.bits.region @[lsu.scala 349:49] - io.axi.ar.bits.addr <= bus_intf.io.axi.ar.bits.addr @[lsu.scala 349:49] - io.axi.ar.bits.id <= bus_intf.io.axi.ar.bits.id @[lsu.scala 349:49] - io.axi.ar.valid <= bus_intf.io.axi.ar.valid @[lsu.scala 349:49] - bus_intf.io.axi.ar.ready <= io.axi.ar.ready @[lsu.scala 349:49] - bus_intf.io.axi.b.bits.id <= io.axi.b.bits.id @[lsu.scala 349:49] - bus_intf.io.axi.b.bits.resp <= io.axi.b.bits.resp @[lsu.scala 349:49] - bus_intf.io.axi.b.valid <= io.axi.b.valid @[lsu.scala 349:49] - io.axi.b.ready <= bus_intf.io.axi.b.ready @[lsu.scala 349:49] - io.axi.w.bits.last <= bus_intf.io.axi.w.bits.last @[lsu.scala 349:49] - io.axi.w.bits.strb <= bus_intf.io.axi.w.bits.strb @[lsu.scala 349:49] - io.axi.w.bits.data <= bus_intf.io.axi.w.bits.data @[lsu.scala 349:49] - io.axi.w.valid <= bus_intf.io.axi.w.valid @[lsu.scala 349:49] - bus_intf.io.axi.w.ready <= io.axi.w.ready @[lsu.scala 349:49] - io.axi.aw.bits.qos <= bus_intf.io.axi.aw.bits.qos @[lsu.scala 349:49] - io.axi.aw.bits.prot <= bus_intf.io.axi.aw.bits.prot @[lsu.scala 349:49] - io.axi.aw.bits.cache <= bus_intf.io.axi.aw.bits.cache @[lsu.scala 349:49] - io.axi.aw.bits.lock <= bus_intf.io.axi.aw.bits.lock @[lsu.scala 349:49] - io.axi.aw.bits.burst <= bus_intf.io.axi.aw.bits.burst @[lsu.scala 349:49] - io.axi.aw.bits.size <= bus_intf.io.axi.aw.bits.size @[lsu.scala 349:49] - io.axi.aw.bits.len <= bus_intf.io.axi.aw.bits.len @[lsu.scala 349:49] - io.axi.aw.bits.region <= bus_intf.io.axi.aw.bits.region @[lsu.scala 349:49] - io.axi.aw.bits.addr <= bus_intf.io.axi.aw.bits.addr @[lsu.scala 349:49] - io.axi.aw.bits.id <= bus_intf.io.axi.aw.bits.id @[lsu.scala 349:49] - io.axi.aw.valid <= bus_intf.io.axi.aw.valid @[lsu.scala 349:49] - bus_intf.io.axi.aw.ready <= io.axi.aw.ready @[lsu.scala 349:49] - bus_intf.io.lsu_bus_clk_en <= io.lsu_bus_clk_en @[lsu.scala 350:49] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data_tag <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_data_tag @[lsu.scala 346:31] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data_error <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_data_error @[lsu.scala 346:31] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_data_valid <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_data_valid @[lsu.scala 346:31] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_inv_tag_r <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_inv_tag_r @[lsu.scala 346:31] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_inv_r <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_inv_r @[lsu.scala 346:31] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_tag_m <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_tag_m @[lsu.scala 346:31] + io.lsu_dec.dctl_busbuff.lsu_nonblock_load_valid_m <= bus_intf.io.dctl_busbuff.lsu_nonblock_load_valid_m @[lsu.scala 346:31] + io.lsu_nonblock_load_data <= bus_intf.io.lsu_nonblock_load_data @[lsu.scala 347:31] + lsu_busreq_r <= bus_intf.io.lsu_busreq_r @[lsu.scala 348:31] + bus_intf.io.axi.r.bits.last <= io.axi.r.bits.last @[lsu.scala 349:31] + bus_intf.io.axi.r.bits.resp <= io.axi.r.bits.resp @[lsu.scala 349:31] + bus_intf.io.axi.r.bits.data <= io.axi.r.bits.data @[lsu.scala 349:31] + bus_intf.io.axi.r.bits.id <= io.axi.r.bits.id @[lsu.scala 349:31] + bus_intf.io.axi.r.valid <= io.axi.r.valid @[lsu.scala 349:31] + io.axi.r.ready <= bus_intf.io.axi.r.ready @[lsu.scala 349:31] + io.axi.ar.bits.qos <= bus_intf.io.axi.ar.bits.qos @[lsu.scala 349:31] + io.axi.ar.bits.prot <= bus_intf.io.axi.ar.bits.prot @[lsu.scala 349:31] + io.axi.ar.bits.cache <= bus_intf.io.axi.ar.bits.cache @[lsu.scala 349:31] + io.axi.ar.bits.lock <= bus_intf.io.axi.ar.bits.lock @[lsu.scala 349:31] + io.axi.ar.bits.burst <= bus_intf.io.axi.ar.bits.burst @[lsu.scala 349:31] + io.axi.ar.bits.size <= bus_intf.io.axi.ar.bits.size @[lsu.scala 349:31] + io.axi.ar.bits.len <= bus_intf.io.axi.ar.bits.len @[lsu.scala 349:31] + io.axi.ar.bits.region <= bus_intf.io.axi.ar.bits.region @[lsu.scala 349:31] + io.axi.ar.bits.addr <= bus_intf.io.axi.ar.bits.addr @[lsu.scala 349:31] + io.axi.ar.bits.id <= bus_intf.io.axi.ar.bits.id @[lsu.scala 349:31] + io.axi.ar.valid <= bus_intf.io.axi.ar.valid @[lsu.scala 349:31] + bus_intf.io.axi.ar.ready <= io.axi.ar.ready @[lsu.scala 349:31] + bus_intf.io.axi.b.bits.id <= io.axi.b.bits.id @[lsu.scala 349:31] + bus_intf.io.axi.b.bits.resp <= io.axi.b.bits.resp @[lsu.scala 349:31] + bus_intf.io.axi.b.valid <= io.axi.b.valid @[lsu.scala 349:31] + io.axi.b.ready <= bus_intf.io.axi.b.ready @[lsu.scala 349:31] + io.axi.w.bits.last <= bus_intf.io.axi.w.bits.last @[lsu.scala 349:31] + io.axi.w.bits.strb <= bus_intf.io.axi.w.bits.strb @[lsu.scala 349:31] + io.axi.w.bits.data <= bus_intf.io.axi.w.bits.data @[lsu.scala 349:31] + io.axi.w.valid <= bus_intf.io.axi.w.valid @[lsu.scala 349:31] + bus_intf.io.axi.w.ready <= io.axi.w.ready @[lsu.scala 349:31] + io.axi.aw.bits.qos <= bus_intf.io.axi.aw.bits.qos @[lsu.scala 349:31] + io.axi.aw.bits.prot <= bus_intf.io.axi.aw.bits.prot @[lsu.scala 349:31] + io.axi.aw.bits.cache <= bus_intf.io.axi.aw.bits.cache @[lsu.scala 349:31] + io.axi.aw.bits.lock <= bus_intf.io.axi.aw.bits.lock @[lsu.scala 349:31] + io.axi.aw.bits.burst <= bus_intf.io.axi.aw.bits.burst @[lsu.scala 349:31] + io.axi.aw.bits.size <= bus_intf.io.axi.aw.bits.size @[lsu.scala 349:31] + io.axi.aw.bits.len <= bus_intf.io.axi.aw.bits.len @[lsu.scala 349:31] + io.axi.aw.bits.region <= bus_intf.io.axi.aw.bits.region @[lsu.scala 349:31] + io.axi.aw.bits.addr <= bus_intf.io.axi.aw.bits.addr @[lsu.scala 349:31] + io.axi.aw.bits.id <= bus_intf.io.axi.aw.bits.id @[lsu.scala 349:31] + io.axi.aw.valid <= bus_intf.io.axi.aw.valid @[lsu.scala 349:31] + bus_intf.io.axi.aw.ready <= io.axi.aw.ready @[lsu.scala 349:31] + bus_intf.io.lsu_bus_clk_en <= io.lsu_bus_clk_en @[lsu.scala 350:31] reg _T_115 : UInt, clkdomain.io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu.scala 352:67] _T_115 <= io.lsu_dma.dma_mem_tag @[lsu.scala 352:67] dma_mem_tag_m <= _T_115 @[lsu.scala 352:57] diff --git a/lsu.v b/lsu.v index 2d1d7bc1..42c12f46 100644 --- a/lsu.v +++ b/lsu.v @@ -5852,8 +5852,7 @@ module lsu_bus_buffer( wire [3:0] buf_numvld_cmd_any = _T_4460 + _GEN_379; // @[lsu_bus_buffer.scala 534:126] wire _T_1017 = buf_numvld_cmd_any == 4'h1; // @[lsu_bus_buffer.scala 267:72] wire _T_1018 = _T_1016 & _T_1017; // @[lsu_bus_buffer.scala 267:51] - reg _T_1791; // @[Reg.scala 27:20] - wire [2:0] obuf_wr_timer = {{2'd0}, _T_1791}; // @[lsu_bus_buffer.scala 365:17] + reg [2:0] obuf_wr_timer; // @[Reg.scala 27:20] wire _T_1019 = obuf_wr_timer != 3'h7; // @[lsu_bus_buffer.scala 267:97] wire _T_1020 = _T_1018 & _T_1019; // @[lsu_bus_buffer.scala 267:80] wire _T_1022 = _T_1020 & _T_938; // @[lsu_bus_buffer.scala 267:114] @@ -5926,6 +5925,10 @@ module lsu_bus_buffer( wire obuf_force_wr_en = _T_1067 & _T_1085; // @[lsu_bus_buffer.scala 271:101] wire _T_1055 = ~obuf_force_wr_en; // @[lsu_bus_buffer.scala 269:119] wire obuf_wr_wait = _T_1054 & _T_1055; // @[lsu_bus_buffer.scala 269:117] + wire _T_1056 = |buf_numvld_cmd_any; // @[lsu_bus_buffer.scala 270:75] + wire _T_1057 = obuf_wr_timer < 3'h7; // @[lsu_bus_buffer.scala 270:95] + wire _T_1058 = _T_1056 & _T_1057; // @[lsu_bus_buffer.scala 270:79] + wire [2:0] _T_1060 = obuf_wr_timer + 3'h1; // @[lsu_bus_buffer.scala 270:123] wire _T_4477 = buf_state_3 == 3'h1; // @[lsu_bus_buffer.scala 535:63] wire _T_4481 = _T_4477 | _T_2590; // @[lsu_bus_buffer.scala 535:74] wire _T_4472 = buf_state_2 == 3'h1; // @[lsu_bus_buffer.scala 535:63] @@ -6117,9 +6120,6 @@ module lsu_bus_buffer( wire _T_2039 = _T_2037 | _T_2018[7]; // @[lsu_bus_buffer.scala 391:104] wire [2:0] _T_2041 = {_T_2025,_T_2032,_T_2039}; // @[Cat.scala 29:58] wire [1:0] CmdPtr1 = _T_2041[1:0]; // @[lsu_bus_buffer.scala 398:11] - wire _T_1302 = obuf_wr_en | obuf_rst; // @[lsu_bus_buffer.scala 310:39] - wire _T_1303 = ~_T_1302; // @[lsu_bus_buffer.scala 310:26] - wire obuf_data_done_in = _T_1303 & bus_wdata_sent; // @[lsu_bus_buffer.scala 313:52] wire _T_1309 = obuf_sz_in == 2'h0; // @[lsu_bus_buffer.scala 314:72] wire _T_1312 = ~obuf_addr_in[0]; // @[lsu_bus_buffer.scala 314:98] wire _T_1313 = obuf_sz_in[0] & _T_1312; // @[lsu_bus_buffer.scala 314:96] @@ -7581,7 +7581,7 @@ initial begin _RAND_40 = {1{`RANDOM}}; ibuf_sz = _RAND_40[1:0]; _RAND_41 = {1{`RANDOM}}; - _T_1791 = _RAND_41[0:0]; + obuf_wr_timer = _RAND_41[2:0]; _RAND_42 = {1{`RANDOM}}; buf_nomerge_0 = _RAND_42[0:0]; _RAND_43 = {1{`RANDOM}}; @@ -7807,7 +7807,7 @@ initial begin ibuf_sz = 2'h0; end if (reset) begin - _T_1791 = 1'h0; + obuf_wr_timer = 3'h0; end if (reset) begin buf_nomerge_0 = 1'h0; @@ -8628,9 +8628,13 @@ end // initial end always @(posedge clock or posedge reset) begin if (reset) begin - _T_1791 <= 1'h0; + obuf_wr_timer <= 3'h0; end else if (obuf_wr_en) begin - _T_1791 <= obuf_data_done_in; + if (obuf_wr_en) begin + obuf_wr_timer <= 3'h0; + end else if (_T_1058) begin + obuf_wr_timer <= _T_1060; + end end end always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin @@ -9484,18 +9488,18 @@ module lsu_bus_intf( assign io_tlu_busbuff_lsu_imprecise_error_load_any = bus_buffer_io_tlu_busbuff_lsu_imprecise_error_load_any; // @[lsu_bus_intf.scala 103:18] assign io_tlu_busbuff_lsu_imprecise_error_store_any = bus_buffer_io_tlu_busbuff_lsu_imprecise_error_store_any; // @[lsu_bus_intf.scala 103:18] assign io_tlu_busbuff_lsu_imprecise_error_addr_any = bus_buffer_io_tlu_busbuff_lsu_imprecise_error_addr_any; // @[lsu_bus_intf.scala 103:18] - assign io_axi_aw_bits_addr = bus_buffer_io_lsu_axi_aw_bits_addr; // @[lsu_bus_intf.scala 131:51] - assign io_axi_aw_bits_region = bus_buffer_io_lsu_axi_aw_bits_region; // @[lsu_bus_intf.scala 131:51] - assign io_axi_w_bits_data = bus_buffer_io_lsu_axi_w_bits_data; // @[lsu_bus_intf.scala 131:51] - assign io_axi_ar_valid = bus_buffer_io_lsu_axi_ar_valid; // @[lsu_bus_intf.scala 131:51] - assign io_axi_ar_bits_addr = bus_buffer_io_lsu_axi_ar_bits_addr; // @[lsu_bus_intf.scala 131:51] - assign io_axi_ar_bits_region = bus_buffer_io_lsu_axi_ar_bits_region; // @[lsu_bus_intf.scala 131:51] + assign io_axi_aw_bits_addr = bus_buffer_io_lsu_axi_aw_bits_addr; // @[lsu_bus_intf.scala 131:38] + assign io_axi_aw_bits_region = bus_buffer_io_lsu_axi_aw_bits_region; // @[lsu_bus_intf.scala 131:38] + assign io_axi_w_bits_data = bus_buffer_io_lsu_axi_w_bits_data; // @[lsu_bus_intf.scala 131:38] + assign io_axi_ar_valid = bus_buffer_io_lsu_axi_ar_valid; // @[lsu_bus_intf.scala 131:38] + assign io_axi_ar_bits_addr = bus_buffer_io_lsu_axi_ar_bits_addr; // @[lsu_bus_intf.scala 131:38] + assign io_axi_ar_bits_region = bus_buffer_io_lsu_axi_ar_bits_region; // @[lsu_bus_intf.scala 131:38] assign io_lsu_busreq_r = bus_buffer_io_lsu_busreq_r; // @[lsu_bus_intf.scala 134:38] assign io_lsu_bus_buffer_pend_any = bus_buffer_io_lsu_bus_buffer_pend_any; // @[lsu_bus_intf.scala 135:38] assign io_lsu_bus_buffer_full_any = bus_buffer_io_lsu_bus_buffer_full_any; // @[lsu_bus_intf.scala 136:38] assign io_lsu_bus_buffer_empty_any = bus_buffer_io_lsu_bus_buffer_empty_any; // @[lsu_bus_intf.scala 137:38] assign io_bus_read_data_m = ld_fwddata_m[31:0]; // @[lsu_bus_intf.scala 192:27] - assign io_lsu_nonblock_load_data = bus_buffer_io_lsu_nonblock_load_data; // @[lsu_bus_intf.scala 133:29] + assign io_lsu_nonblock_load_data = bus_buffer_io_lsu_nonblock_load_data; // @[lsu_bus_intf.scala 133:38] assign io_dctl_busbuff_lsu_nonblock_load_valid_m = bus_buffer_io_dctl_busbuff_lsu_nonblock_load_valid_m; // @[lsu_bus_intf.scala 143:19] assign io_dctl_busbuff_lsu_nonblock_load_tag_m = bus_buffer_io_dctl_busbuff_lsu_nonblock_load_tag_m; // @[lsu_bus_intf.scala 143:19] assign io_dctl_busbuff_lsu_nonblock_load_inv_r = bus_buffer_io_dctl_busbuff_lsu_nonblock_load_inv_r; // @[lsu_bus_intf.scala 143:19] @@ -9522,34 +9526,34 @@ module lsu_bus_intf( assign bus_buffer_io_lsu_pkt_r_bits_load = io_lsu_pkt_r_bits_load; // @[lsu_bus_intf.scala 118:27] assign bus_buffer_io_lsu_pkt_r_bits_store = io_lsu_pkt_r_bits_store; // @[lsu_bus_intf.scala 118:27] assign bus_buffer_io_lsu_pkt_r_bits_unsign = io_lsu_pkt_r_bits_unsign; // @[lsu_bus_intf.scala 118:27] - assign bus_buffer_io_lsu_addr_m = io_lsu_addr_m; // @[lsu_bus_intf.scala 121:51] - assign bus_buffer_io_end_addr_m = io_end_addr_m; // @[lsu_bus_intf.scala 122:51] - assign bus_buffer_io_lsu_addr_r = io_lsu_addr_r; // @[lsu_bus_intf.scala 123:51] - assign bus_buffer_io_end_addr_r = io_end_addr_r; // @[lsu_bus_intf.scala 124:51] - assign bus_buffer_io_store_data_r = io_store_data_r; // @[lsu_bus_intf.scala 125:51] + assign bus_buffer_io_lsu_addr_m = io_lsu_addr_m; // @[lsu_bus_intf.scala 121:38] + assign bus_buffer_io_end_addr_m = io_end_addr_m; // @[lsu_bus_intf.scala 122:38] + assign bus_buffer_io_lsu_addr_r = io_lsu_addr_r; // @[lsu_bus_intf.scala 123:38] + assign bus_buffer_io_end_addr_r = io_end_addr_r; // @[lsu_bus_intf.scala 124:38] + assign bus_buffer_io_store_data_r = io_store_data_r; // @[lsu_bus_intf.scala 125:38] assign bus_buffer_io_no_word_merge_r = _T_19 & _T_21; // @[lsu_bus_intf.scala 144:51] assign bus_buffer_io_no_dword_merge_r = _T_19 & _T_27; // @[lsu_bus_intf.scala 145:51] - assign bus_buffer_io_lsu_busreq_m = io_lsu_busreq_m; // @[lsu_bus_intf.scala 127:51] + assign bus_buffer_io_lsu_busreq_m = io_lsu_busreq_m; // @[lsu_bus_intf.scala 127:38] assign bus_buffer_io_ld_full_hit_m = _T_369 & _T_370; // @[lsu_bus_intf.scala 151:51] - assign bus_buffer_io_flush_m_up = io_flush_m_up; // @[lsu_bus_intf.scala 128:51] - assign bus_buffer_io_flush_r = io_flush_r; // @[lsu_bus_intf.scala 129:51] - assign bus_buffer_io_lsu_commit_r = io_lsu_commit_r; // @[lsu_bus_intf.scala 130:51] + assign bus_buffer_io_flush_m_up = io_flush_m_up; // @[lsu_bus_intf.scala 128:38] + assign bus_buffer_io_flush_r = io_flush_r; // @[lsu_bus_intf.scala 129:38] + assign bus_buffer_io_lsu_commit_r = io_lsu_commit_r; // @[lsu_bus_intf.scala 130:38] assign bus_buffer_io_is_sideeffects_r = is_sideeffects_r; // @[lsu_bus_intf.scala 146:51] assign bus_buffer_io_ldst_dual_d = io_ldst_dual_d; // @[lsu_bus_intf.scala 147:51] assign bus_buffer_io_ldst_dual_m = io_ldst_dual_m; // @[lsu_bus_intf.scala 148:51] assign bus_buffer_io_ldst_dual_r = io_ldst_dual_r; // @[lsu_bus_intf.scala 149:51] assign bus_buffer_io_ldst_byteen_ext_m = {{1'd0}, _T_31}; // @[lsu_bus_intf.scala 150:51] - assign bus_buffer_io_lsu_axi_aw_ready = io_axi_aw_ready; // @[lsu_bus_intf.scala 131:51] - assign bus_buffer_io_lsu_axi_w_ready = io_axi_w_ready; // @[lsu_bus_intf.scala 131:51] - assign bus_buffer_io_lsu_axi_b_valid = io_axi_b_valid; // @[lsu_bus_intf.scala 131:51] - assign bus_buffer_io_lsu_axi_b_bits_resp = io_axi_b_bits_resp; // @[lsu_bus_intf.scala 131:51] - assign bus_buffer_io_lsu_axi_b_bits_id = io_axi_b_bits_id; // @[lsu_bus_intf.scala 131:51] - assign bus_buffer_io_lsu_axi_ar_ready = io_axi_ar_ready; // @[lsu_bus_intf.scala 131:51] - assign bus_buffer_io_lsu_axi_r_valid = io_axi_r_valid; // @[lsu_bus_intf.scala 131:51] - assign bus_buffer_io_lsu_axi_r_bits_id = io_axi_r_bits_id; // @[lsu_bus_intf.scala 131:51] - assign bus_buffer_io_lsu_axi_r_bits_data = io_axi_r_bits_data; // @[lsu_bus_intf.scala 131:51] - assign bus_buffer_io_lsu_axi_r_bits_resp = io_axi_r_bits_resp; // @[lsu_bus_intf.scala 131:51] - assign bus_buffer_io_lsu_bus_clk_en = io_lsu_bus_clk_en; // @[lsu_bus_intf.scala 132:51] + assign bus_buffer_io_lsu_axi_aw_ready = io_axi_aw_ready; // @[lsu_bus_intf.scala 131:38] + assign bus_buffer_io_lsu_axi_w_ready = io_axi_w_ready; // @[lsu_bus_intf.scala 131:38] + assign bus_buffer_io_lsu_axi_b_valid = io_axi_b_valid; // @[lsu_bus_intf.scala 131:38] + assign bus_buffer_io_lsu_axi_b_bits_resp = io_axi_b_bits_resp; // @[lsu_bus_intf.scala 131:38] + assign bus_buffer_io_lsu_axi_b_bits_id = io_axi_b_bits_id; // @[lsu_bus_intf.scala 131:38] + assign bus_buffer_io_lsu_axi_ar_ready = io_axi_ar_ready; // @[lsu_bus_intf.scala 131:38] + assign bus_buffer_io_lsu_axi_r_valid = io_axi_r_valid; // @[lsu_bus_intf.scala 131:38] + assign bus_buffer_io_lsu_axi_r_bits_id = io_axi_r_bits_id; // @[lsu_bus_intf.scala 131:38] + assign bus_buffer_io_lsu_axi_r_bits_data = io_axi_r_bits_data; // @[lsu_bus_intf.scala 131:38] + assign bus_buffer_io_lsu_axi_r_bits_resp = io_axi_r_bits_resp; // @[lsu_bus_intf.scala 131:38] + assign bus_buffer_io_lsu_bus_clk_en = io_lsu_bus_clk_en; // @[lsu_bus_intf.scala 132:38] assign bus_buffer_io_lsu_bus_clk_en_q = lsu_bus_clk_en_q; // @[lsu_bus_intf.scala 152:51] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE @@ -10218,25 +10222,25 @@ module lsu( wire bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_error; // @[lsu.scala 81:30] wire [1:0] bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_tag; // @[lsu.scala 81:30] wire bus_intf_io_lsu_bus_clk_en; // @[lsu.scala 81:30] - wire _T = stbuf_io_lsu_stbuf_full_any | bus_intf_io_lsu_bus_buffer_full_any; // @[lsu.scala 87:57] - wire _T_3 = ~lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[lsu.scala 94:58] - wire _T_4 = lsu_lsc_ctl_io_lsu_pkt_m_valid & _T_3; // @[lsu.scala 94:56] - wire _T_5 = lsu_lsc_ctl_io_addr_in_dccm_m | lsu_lsc_ctl_io_addr_in_pic_m; // @[lsu.scala 94:126] - wire _T_6 = _T_4 & _T_5; // @[lsu.scala 94:93] - wire ldst_nodma_mtor = _T_6 & lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 94:158] - wire _T_7 = io_dec_lsu_valid_raw_d | ldst_nodma_mtor; // @[lsu.scala 95:53] - wire _T_8 = _T_7 | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 95:71] - wire _T_10 = io_lsu_dma_dma_lsc_ctl_dma_dccm_req & io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[lsu.scala 96:58] - wire _T_11 = _T_10 & lsu_lsc_ctl_io_addr_in_dccm_d; // @[lsu.scala 96:97] + wire _T = stbuf_io_lsu_stbuf_full_any | bus_intf_io_lsu_bus_buffer_full_any; // @[lsu.scala 87:60] + wire _T_3 = ~lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[lsu.scala 94:62] + wire _T_4 = lsu_lsc_ctl_io_lsu_pkt_m_valid & _T_3; // @[lsu.scala 94:60] + wire _T_5 = lsu_lsc_ctl_io_addr_in_dccm_m | lsu_lsc_ctl_io_addr_in_pic_m; // @[lsu.scala 94:130] + wire _T_6 = _T_4 & _T_5; // @[lsu.scala 94:97] + wire ldst_nodma_mtor = _T_6 & lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 94:162] + wire _T_7 = io_dec_lsu_valid_raw_d | ldst_nodma_mtor; // @[lsu.scala 95:55] + wire _T_8 = _T_7 | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 95:73] + wire _T_10 = io_lsu_dma_dma_lsc_ctl_dma_dccm_req & io_lsu_dma_dma_lsc_ctl_dma_mem_write; // @[lsu.scala 96:65] + wire _T_11 = _T_10 & lsu_lsc_ctl_io_addr_in_dccm_d; // @[lsu.scala 96:104] wire [5:0] _T_15 = {io_lsu_dma_dma_lsc_ctl_dma_mem_addr[2:0],3'h0}; // @[Cat.scala 29:58] - wire [63:0] dma_dccm_wdata = io_lsu_dma_dma_lsc_ctl_dma_mem_wdata >> _T_15; // @[lsu.scala 98:58] + wire [63:0] dma_dccm_wdata = io_lsu_dma_dma_lsc_ctl_dma_mem_wdata >> _T_15; // @[lsu.scala 98:67] wire _T_21 = ~lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[lsu.scala 109:130] wire _T_22 = lsu_lsc_ctl_io_lsu_pkt_r_valid & _T_21; // @[lsu.scala 109:128] wire _T_23 = _T_4 | _T_22; // @[lsu.scala 109:94] wire _T_24 = ~_T_23; // @[lsu.scala 109:22] - wire _T_26 = lsu_lsc_ctl_io_lsu_pkt_m_valid | lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 110:53] - wire _T_27 = _T_26 | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 110:86] - wire _T_28 = ~bus_intf_io_lsu_bus_buffer_empty_any; // @[lsu.scala 110:128] + wire _T_26 = lsu_lsc_ctl_io_lsu_pkt_m_valid | lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 110:54] + wire _T_27 = _T_26 | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 110:87] + wire _T_28 = ~bus_intf_io_lsu_bus_buffer_empty_any; // @[lsu.scala 110:129] wire _T_30 = lsu_lsc_ctl_io_lsu_pkt_r_valid & lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[lsu.scala 112:61] wire _T_31 = _T_30 & lsu_lsc_ctl_io_addr_in_dccm_r; // @[lsu.scala 112:99] wire _T_32 = ~io_dec_tlu_i0_kill_writeb_r; // @[lsu.scala 112:133] @@ -10245,23 +10249,23 @@ module lsu( wire _T_36 = ~ecc_io_lsu_double_ecc_error_r; // @[lsu.scala 112:257] wire _T_37 = _T_35 & _T_36; // @[lsu.scala 112:255] wire _T_38 = _T_21 | _T_37; // @[lsu.scala 112:180] - wire _T_39 = lsu_lsc_ctl_io_lsu_pkt_m_bits_load | lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 114:90] - wire _T_43 = _T_39 & lsu_lsc_ctl_io_addr_external_m; // @[lsu.scala 116:131] - wire _T_44 = lsu_lsc_ctl_io_lsu_pkt_m_valid & _T_43; // @[lsu.scala 116:53] - wire _T_45 = ~io_dec_tlu_flush_lower_r; // @[lsu.scala 116:167] - wire _T_46 = _T_44 & _T_45; // @[lsu.scala 116:165] - wire _T_47 = ~lsu_lsc_ctl_io_lsu_exc_m; // @[lsu.scala 116:181] - wire _T_48 = _T_46 & _T_47; // @[lsu.scala 116:179] - wire _T_49 = ~lsu_lsc_ctl_io_lsu_pkt_m_bits_fast_int; // @[lsu.scala 116:209] - wire _T_51 = lsu_lsc_ctl_io_lsu_pkt_m_bits_half & lsu_lsc_ctl_io_lsu_addr_m[0]; // @[lsu.scala 120:100] - wire _T_53 = |lsu_lsc_ctl_io_lsu_addr_m[1:0]; // @[lsu.scala 120:203] - wire _T_54 = lsu_lsc_ctl_io_lsu_pkt_m_bits_word & _T_53; // @[lsu.scala 120:170] - wire _T_55 = _T_51 | _T_54; // @[lsu.scala 120:132] + wire _T_39 = lsu_lsc_ctl_io_lsu_pkt_m_bits_load | lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 114:92] + wire _T_43 = _T_39 & lsu_lsc_ctl_io_addr_external_m; // @[lsu.scala 116:132] + wire _T_44 = lsu_lsc_ctl_io_lsu_pkt_m_valid & _T_43; // @[lsu.scala 116:54] + wire _T_45 = ~io_dec_tlu_flush_lower_r; // @[lsu.scala 116:168] + wire _T_46 = _T_44 & _T_45; // @[lsu.scala 116:166] + wire _T_47 = ~lsu_lsc_ctl_io_lsu_exc_m; // @[lsu.scala 116:182] + wire _T_48 = _T_46 & _T_47; // @[lsu.scala 116:180] + wire _T_49 = ~lsu_lsc_ctl_io_lsu_pkt_m_bits_fast_int; // @[lsu.scala 116:210] + wire _T_51 = lsu_lsc_ctl_io_lsu_pkt_m_bits_half & lsu_lsc_ctl_io_lsu_addr_m[0]; // @[lsu.scala 120:112] + wire _T_53 = |lsu_lsc_ctl_io_lsu_addr_m[1:0]; // @[lsu.scala 120:215] + wire _T_54 = lsu_lsc_ctl_io_lsu_pkt_m_bits_word & _T_53; // @[lsu.scala 120:182] + wire _T_55 = _T_51 | _T_54; // @[lsu.scala 120:144] wire _T_57 = lsu_lsc_ctl_io_lsu_pkt_m_valid & lsu_lsc_ctl_io_lsu_pkt_m_bits_load; // @[lsu.scala 121:73] wire _T_59 = lsu_lsc_ctl_io_lsu_pkt_m_valid & lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 122:73] wire _T_98 = lsu_lsc_ctl_io_addr_external_m & lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 333:119] wire [31:0] _T_100 = _T_98 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire lsu_busreq_r = bus_intf_io_lsu_busreq_r; // @[lsu.scala 348:16] + wire lsu_busreq_r = bus_intf_io_lsu_busreq_r; // @[lsu.scala 348:31] wire [31:0] _T_103 = lsu_busreq_r ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] reg [2:0] dma_mem_tag_m; // @[lsu.scala 352:67] reg lsu_raw_fwd_hi_r; // @[lsu.scala 353:67] @@ -10701,7 +10705,7 @@ module lsu( assign io_lsu_dma_dma_dccm_ctl_dccm_dma_ecc_error = dccm_ctl_io_dma_dccm_ctl_dccm_dma_ecc_error; // @[lsu.scala 222:27] assign io_lsu_dma_dma_dccm_ctl_dccm_dma_rtag = dccm_ctl_io_dma_dccm_ctl_dccm_dma_rtag; // @[lsu.scala 222:27] assign io_lsu_dma_dma_dccm_ctl_dccm_dma_rdata = dccm_ctl_io_dma_dccm_ctl_dccm_dma_rdata; // @[lsu.scala 222:27] - assign io_lsu_dma_dccm_ready = ~_T_8; // @[lsu.scala 95:25] + assign io_lsu_dma_dccm_ready = ~_T_8; // @[lsu.scala 95:27] assign io_lsu_pic_picm_wren = dccm_ctl_io_lsu_pic_picm_wren; // @[lsu.scala 224:14] assign io_lsu_pic_picm_rden = dccm_ctl_io_lsu_pic_picm_rden; // @[lsu.scala 224:14] assign io_lsu_pic_picm_mken = dccm_ctl_io_lsu_pic_picm_mken; // @[lsu.scala 224:14] @@ -10709,20 +10713,20 @@ module lsu( assign io_lsu_pic_picm_wraddr = dccm_ctl_io_lsu_pic_picm_wraddr; // @[lsu.scala 224:14] assign io_lsu_pic_picm_wr_data = dccm_ctl_io_lsu_pic_picm_wr_data; // @[lsu.scala 224:14] assign io_lsu_exu_lsu_result_m = lsu_lsc_ctl_io_lsu_exu_lsu_result_m; // @[lsu.scala 144:46] - assign io_lsu_dec_tlu_busbuff_lsu_pmu_bus_trxn = bus_intf_io_tlu_busbuff_lsu_pmu_bus_trxn; // @[lsu.scala 316:26] - assign io_lsu_dec_tlu_busbuff_lsu_pmu_bus_misaligned = bus_intf_io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[lsu.scala 316:26] - assign io_lsu_dec_tlu_busbuff_lsu_pmu_bus_error = bus_intf_io_tlu_busbuff_lsu_pmu_bus_error; // @[lsu.scala 316:26] - assign io_lsu_dec_tlu_busbuff_lsu_pmu_bus_busy = bus_intf_io_tlu_busbuff_lsu_pmu_bus_busy; // @[lsu.scala 316:26] - assign io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any = bus_intf_io_tlu_busbuff_lsu_imprecise_error_load_any; // @[lsu.scala 316:26] - assign io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any = bus_intf_io_tlu_busbuff_lsu_imprecise_error_store_any; // @[lsu.scala 316:26] - assign io_lsu_dec_tlu_busbuff_lsu_imprecise_error_addr_any = bus_intf_io_tlu_busbuff_lsu_imprecise_error_addr_any; // @[lsu.scala 316:26] - assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_valid_m = bus_intf_io_dctl_busbuff_lsu_nonblock_load_valid_m; // @[lsu.scala 346:27] - assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_tag_m = bus_intf_io_dctl_busbuff_lsu_nonblock_load_tag_m; // @[lsu.scala 346:27] - assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_inv_r = bus_intf_io_dctl_busbuff_lsu_nonblock_load_inv_r; // @[lsu.scala 346:27] - assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_inv_tag_r = bus_intf_io_dctl_busbuff_lsu_nonblock_load_inv_tag_r; // @[lsu.scala 346:27] - assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid = bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_valid; // @[lsu.scala 346:27] - assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_error = bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_error; // @[lsu.scala 346:27] - assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag = bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_tag; // @[lsu.scala 346:27] + assign io_lsu_dec_tlu_busbuff_lsu_pmu_bus_trxn = bus_intf_io_tlu_busbuff_lsu_pmu_bus_trxn; // @[lsu.scala 316:49] + assign io_lsu_dec_tlu_busbuff_lsu_pmu_bus_misaligned = bus_intf_io_tlu_busbuff_lsu_pmu_bus_misaligned; // @[lsu.scala 316:49] + assign io_lsu_dec_tlu_busbuff_lsu_pmu_bus_error = bus_intf_io_tlu_busbuff_lsu_pmu_bus_error; // @[lsu.scala 316:49] + assign io_lsu_dec_tlu_busbuff_lsu_pmu_bus_busy = bus_intf_io_tlu_busbuff_lsu_pmu_bus_busy; // @[lsu.scala 316:49] + assign io_lsu_dec_tlu_busbuff_lsu_imprecise_error_load_any = bus_intf_io_tlu_busbuff_lsu_imprecise_error_load_any; // @[lsu.scala 316:49] + assign io_lsu_dec_tlu_busbuff_lsu_imprecise_error_store_any = bus_intf_io_tlu_busbuff_lsu_imprecise_error_store_any; // @[lsu.scala 316:49] + assign io_lsu_dec_tlu_busbuff_lsu_imprecise_error_addr_any = bus_intf_io_tlu_busbuff_lsu_imprecise_error_addr_any; // @[lsu.scala 316:49] + assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_valid_m = bus_intf_io_dctl_busbuff_lsu_nonblock_load_valid_m; // @[lsu.scala 346:31] + assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_tag_m = bus_intf_io_dctl_busbuff_lsu_nonblock_load_tag_m; // @[lsu.scala 346:31] + assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_inv_r = bus_intf_io_dctl_busbuff_lsu_nonblock_load_inv_r; // @[lsu.scala 346:31] + assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_inv_tag_r = bus_intf_io_dctl_busbuff_lsu_nonblock_load_inv_tag_r; // @[lsu.scala 346:31] + assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_valid = bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_valid; // @[lsu.scala 346:31] + assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_error = bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_error; // @[lsu.scala 346:31] + assign io_lsu_dec_dctl_busbuff_lsu_nonblock_load_data_tag = bus_intf_io_dctl_busbuff_lsu_nonblock_load_data_tag; // @[lsu.scala 346:31] assign io_dccm_wren = dccm_ctl_io_dccm_wren; // @[lsu.scala 223:11] assign io_dccm_rden = dccm_ctl_io_dccm_rden; // @[lsu.scala 223:11] assign io_dccm_wr_addr_lo = dccm_ctl_io_dccm_wr_addr_lo; // @[lsu.scala 223:11] @@ -10733,40 +10737,40 @@ module lsu( assign io_dccm_wr_data_hi = dccm_ctl_io_dccm_wr_data_hi; // @[lsu.scala 223:11] assign io_lsu_tlu_lsu_pmu_load_external_m = _T_57 & lsu_lsc_ctl_io_addr_external_m; // @[lsu.scala 121:39] assign io_lsu_tlu_lsu_pmu_store_external_m = _T_59 & lsu_lsc_ctl_io_addr_external_m; // @[lsu.scala 122:39] - assign io_axi_aw_valid = 1'h0; // @[lsu.scala 349:49] - assign io_axi_aw_bits_id = 3'h0; // @[lsu.scala 349:49] - assign io_axi_aw_bits_addr = bus_intf_io_axi_aw_bits_addr; // @[lsu.scala 349:49] - assign io_axi_aw_bits_region = bus_intf_io_axi_aw_bits_region; // @[lsu.scala 349:49] - assign io_axi_aw_bits_len = 8'h0; // @[lsu.scala 349:49] - assign io_axi_aw_bits_size = 3'h3; // @[lsu.scala 349:49] - assign io_axi_aw_bits_burst = 2'h1; // @[lsu.scala 349:49] - assign io_axi_aw_bits_lock = 1'h0; // @[lsu.scala 349:49] - assign io_axi_aw_bits_cache = 4'hf; // @[lsu.scala 349:49] - assign io_axi_aw_bits_prot = 3'h1; // @[lsu.scala 349:49] - assign io_axi_aw_bits_qos = 4'h0; // @[lsu.scala 349:49] - assign io_axi_w_valid = 1'h0; // @[lsu.scala 349:49] - assign io_axi_w_bits_data = bus_intf_io_axi_w_bits_data; // @[lsu.scala 349:49] - assign io_axi_w_bits_strb = 8'h0; // @[lsu.scala 349:49] - assign io_axi_w_bits_last = 1'h1; // @[lsu.scala 349:49] - assign io_axi_b_ready = 1'h1; // @[lsu.scala 349:49] - assign io_axi_ar_valid = bus_intf_io_axi_ar_valid; // @[lsu.scala 349:49] - assign io_axi_ar_bits_id = 3'h0; // @[lsu.scala 349:49] - assign io_axi_ar_bits_addr = bus_intf_io_axi_ar_bits_addr; // @[lsu.scala 349:49] - assign io_axi_ar_bits_region = bus_intf_io_axi_ar_bits_region; // @[lsu.scala 349:49] - assign io_axi_ar_bits_len = 8'h0; // @[lsu.scala 349:49] - assign io_axi_ar_bits_size = 3'h3; // @[lsu.scala 349:49] - assign io_axi_ar_bits_burst = 2'h1; // @[lsu.scala 349:49] - assign io_axi_ar_bits_lock = 1'h0; // @[lsu.scala 349:49] - assign io_axi_ar_bits_cache = 4'hf; // @[lsu.scala 349:49] - assign io_axi_ar_bits_prot = 3'h1; // @[lsu.scala 349:49] - assign io_axi_ar_bits_qos = 4'h0; // @[lsu.scala 349:49] - assign io_axi_r_ready = 1'h1; // @[lsu.scala 349:49] + assign io_axi_aw_valid = 1'h0; // @[lsu.scala 349:31] + assign io_axi_aw_bits_id = 3'h0; // @[lsu.scala 349:31] + assign io_axi_aw_bits_addr = bus_intf_io_axi_aw_bits_addr; // @[lsu.scala 349:31] + assign io_axi_aw_bits_region = bus_intf_io_axi_aw_bits_region; // @[lsu.scala 349:31] + assign io_axi_aw_bits_len = 8'h0; // @[lsu.scala 349:31] + assign io_axi_aw_bits_size = 3'h3; // @[lsu.scala 349:31] + assign io_axi_aw_bits_burst = 2'h1; // @[lsu.scala 349:31] + assign io_axi_aw_bits_lock = 1'h0; // @[lsu.scala 349:31] + assign io_axi_aw_bits_cache = 4'hf; // @[lsu.scala 349:31] + assign io_axi_aw_bits_prot = 3'h1; // @[lsu.scala 349:31] + assign io_axi_aw_bits_qos = 4'h0; // @[lsu.scala 349:31] + assign io_axi_w_valid = 1'h0; // @[lsu.scala 349:31] + assign io_axi_w_bits_data = bus_intf_io_axi_w_bits_data; // @[lsu.scala 349:31] + assign io_axi_w_bits_strb = 8'h0; // @[lsu.scala 349:31] + assign io_axi_w_bits_last = 1'h1; // @[lsu.scala 349:31] + assign io_axi_b_ready = 1'h1; // @[lsu.scala 349:31] + assign io_axi_ar_valid = bus_intf_io_axi_ar_valid; // @[lsu.scala 349:31] + assign io_axi_ar_bits_id = 3'h0; // @[lsu.scala 349:31] + assign io_axi_ar_bits_addr = bus_intf_io_axi_ar_bits_addr; // @[lsu.scala 349:31] + assign io_axi_ar_bits_region = bus_intf_io_axi_ar_bits_region; // @[lsu.scala 349:31] + assign io_axi_ar_bits_len = 8'h0; // @[lsu.scala 349:31] + assign io_axi_ar_bits_size = 3'h3; // @[lsu.scala 349:31] + assign io_axi_ar_bits_burst = 2'h1; // @[lsu.scala 349:31] + assign io_axi_ar_bits_lock = 1'h0; // @[lsu.scala 349:31] + assign io_axi_ar_bits_cache = 4'hf; // @[lsu.scala 349:31] + assign io_axi_ar_bits_prot = 3'h1; // @[lsu.scala 349:31] + assign io_axi_ar_bits_qos = 4'h0; // @[lsu.scala 349:31] + assign io_axi_r_ready = 1'h1; // @[lsu.scala 349:31] assign io_lsu_result_corr_r = lsu_lsc_ctl_io_lsu_result_corr_r; // @[lsu.scala 75:24] - assign io_lsu_load_stall_any = bus_intf_io_lsu_bus_buffer_full_any | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 88:25] - assign io_lsu_store_stall_any = _T | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 87:26] - assign io_lsu_fastint_stall_any = dccm_ctl_io_ld_single_ecc_error_r; // @[lsu.scala 89:28] + assign io_lsu_load_stall_any = bus_intf_io_lsu_bus_buffer_full_any | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 88:29] + assign io_lsu_store_stall_any = _T | dccm_ctl_io_ld_single_ecc_error_r_ff; // @[lsu.scala 87:29] + assign io_lsu_fastint_stall_any = dccm_ctl_io_ld_single_ecc_error_r; // @[lsu.scala 89:29] assign io_lsu_idle_any = _T_24 & bus_intf_io_lsu_bus_buffer_empty_any; // @[lsu.scala 109:19] - assign io_lsu_active = _T_27 | _T_28; // @[lsu.scala 110:18] + assign io_lsu_active = _T_27 | _T_28; // @[lsu.scala 110:19] assign io_lsu_fir_addr = lsu_lsc_ctl_io_lsu_fir_addr; // @[lsu.scala 162:49] assign io_lsu_fir_error = lsu_lsc_ctl_io_lsu_fir_error; // @[lsu.scala 163:49] assign io_lsu_single_ecc_error_incr = lsu_lsc_ctl_io_lsu_single_ecc_error_incr; // @[lsu.scala 160:49] @@ -10776,9 +10780,9 @@ module lsu( assign io_lsu_error_pkt_r_bits_exc_type = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_exc_type; // @[lsu.scala 161:49] assign io_lsu_error_pkt_r_bits_mscause = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_mscause; // @[lsu.scala 161:49] assign io_lsu_error_pkt_r_bits_addr = lsu_lsc_ctl_io_lsu_error_pkt_r_bits_addr; // @[lsu.scala 161:49] - assign io_lsu_pmu_misaligned_m = lsu_lsc_ctl_io_lsu_pkt_m_valid & _T_55; // @[lsu.scala 120:27] + assign io_lsu_pmu_misaligned_m = lsu_lsc_ctl_io_lsu_pkt_m_valid & _T_55; // @[lsu.scala 120:39] assign io_lsu_trigger_match_m = trigger_io_lsu_trigger_match_m; // @[lsu.scala 291:50] - assign io_lsu_nonblock_load_data = bus_intf_io_lsu_nonblock_load_data; // @[lsu.scala 347:29] + assign io_lsu_nonblock_load_data = bus_intf_io_lsu_nonblock_load_data; // @[lsu.scala 347:31] assign lsu_lsc_ctl_clock = clock; assign lsu_lsc_ctl_reset = reset; assign lsu_lsc_ctl_io_clk_override = io_clk_override; // @[lsu.scala 126:46] @@ -10898,32 +10902,32 @@ module lsu( assign stbuf_reset = reset; assign stbuf_io_lsu_stbuf_c1_clk = clkdomain_io_lsu_stbuf_c1_clk; // @[lsu.scala 230:54] assign stbuf_io_lsu_free_c2_clk = clkdomain_io_lsu_free_c2_clk; // @[lsu.scala 231:54] - assign stbuf_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 232:48] - assign stbuf_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 232:48] - assign stbuf_io_lsu_pkt_m_bits_dma = lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[lsu.scala 232:48] - assign stbuf_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 233:48] - assign stbuf_io_lsu_pkt_r_bits_by = lsu_lsc_ctl_io_lsu_pkt_r_bits_by; // @[lsu.scala 233:48] - assign stbuf_io_lsu_pkt_r_bits_half = lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[lsu.scala 233:48] - assign stbuf_io_lsu_pkt_r_bits_word = lsu_lsc_ctl_io_lsu_pkt_r_bits_word; // @[lsu.scala 233:48] - assign stbuf_io_lsu_pkt_r_bits_dword = lsu_lsc_ctl_io_lsu_pkt_r_bits_dword; // @[lsu.scala 233:48] - assign stbuf_io_lsu_pkt_r_bits_store = lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[lsu.scala 233:48] - assign stbuf_io_lsu_pkt_r_bits_dma = lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[lsu.scala 233:48] - assign stbuf_io_store_stbuf_reqvld_r = _T_33 & _T_38; // @[lsu.scala 234:48] - assign stbuf_io_lsu_commit_r = lsu_lsc_ctl_io_lsu_commit_r; // @[lsu.scala 235:49] - assign stbuf_io_dec_lsu_valid_raw_d = io_dec_lsu_valid_raw_d; // @[lsu.scala 236:49] + assign stbuf_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 232:50] + assign stbuf_io_lsu_pkt_m_bits_store = lsu_lsc_ctl_io_lsu_pkt_m_bits_store; // @[lsu.scala 232:50] + assign stbuf_io_lsu_pkt_m_bits_dma = lsu_lsc_ctl_io_lsu_pkt_m_bits_dma; // @[lsu.scala 232:50] + assign stbuf_io_lsu_pkt_r_valid = lsu_lsc_ctl_io_lsu_pkt_r_valid; // @[lsu.scala 233:50] + assign stbuf_io_lsu_pkt_r_bits_by = lsu_lsc_ctl_io_lsu_pkt_r_bits_by; // @[lsu.scala 233:50] + assign stbuf_io_lsu_pkt_r_bits_half = lsu_lsc_ctl_io_lsu_pkt_r_bits_half; // @[lsu.scala 233:50] + assign stbuf_io_lsu_pkt_r_bits_word = lsu_lsc_ctl_io_lsu_pkt_r_bits_word; // @[lsu.scala 233:50] + assign stbuf_io_lsu_pkt_r_bits_dword = lsu_lsc_ctl_io_lsu_pkt_r_bits_dword; // @[lsu.scala 233:50] + assign stbuf_io_lsu_pkt_r_bits_store = lsu_lsc_ctl_io_lsu_pkt_r_bits_store; // @[lsu.scala 233:50] + assign stbuf_io_lsu_pkt_r_bits_dma = lsu_lsc_ctl_io_lsu_pkt_r_bits_dma; // @[lsu.scala 233:50] + assign stbuf_io_store_stbuf_reqvld_r = _T_33 & _T_38; // @[lsu.scala 234:50] + assign stbuf_io_lsu_commit_r = lsu_lsc_ctl_io_lsu_commit_r; // @[lsu.scala 235:50] + assign stbuf_io_dec_lsu_valid_raw_d = io_dec_lsu_valid_raw_d; // @[lsu.scala 236:50] assign stbuf_io_store_data_hi_r = dccm_ctl_io_store_data_hi_r; // @[lsu.scala 237:62] assign stbuf_io_store_data_lo_r = dccm_ctl_io_store_data_lo_r; // @[lsu.scala 238:62] - assign stbuf_io_store_datafn_hi_r = dccm_ctl_io_store_datafn_hi_r; // @[lsu.scala 239:49] + assign stbuf_io_store_datafn_hi_r = dccm_ctl_io_store_datafn_hi_r; // @[lsu.scala 239:50] assign stbuf_io_store_datafn_lo_r = dccm_ctl_io_store_datafn_lo_r; // @[lsu.scala 240:56] - assign stbuf_io_lsu_stbuf_commit_any = dccm_ctl_io_lsu_stbuf_commit_any; // @[lsu.scala 241:52] - assign stbuf_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m; // @[lsu.scala 243:64] - assign stbuf_io_lsu_addr_r = lsu_lsc_ctl_io_lsu_addr_r; // @[lsu.scala 244:64] - assign stbuf_io_end_addr_m = lsu_lsc_ctl_io_end_addr_m; // @[lsu.scala 246:64] - assign stbuf_io_end_addr_r = lsu_lsc_ctl_io_end_addr_r; // @[lsu.scala 247:64] + assign stbuf_io_lsu_stbuf_commit_any = dccm_ctl_io_lsu_stbuf_commit_any; // @[lsu.scala 241:54] + assign stbuf_io_lsu_addr_m = lsu_lsc_ctl_io_lsu_addr_m; // @[lsu.scala 243:66] + assign stbuf_io_lsu_addr_r = lsu_lsc_ctl_io_lsu_addr_r; // @[lsu.scala 244:66] + assign stbuf_io_end_addr_m = lsu_lsc_ctl_io_end_addr_m; // @[lsu.scala 246:66] + assign stbuf_io_end_addr_r = lsu_lsc_ctl_io_end_addr_r; // @[lsu.scala 247:66] assign stbuf_io_ldst_dual_d = lsu_lsc_ctl_io_lsu_addr_d[2] != lsu_lsc_ctl_io_end_addr_d[2]; // @[lsu.scala 227:50] assign stbuf_io_ldst_dual_m = lsu_lsc_ctl_io_lsu_addr_m[2] != lsu_lsc_ctl_io_end_addr_m[2]; // @[lsu.scala 228:50] assign stbuf_io_ldst_dual_r = lsu_lsc_ctl_io_lsu_addr_r[2] != lsu_lsc_ctl_io_end_addr_r[2]; // @[lsu.scala 229:50] - assign stbuf_io_addr_in_dccm_m = lsu_lsc_ctl_io_addr_in_dccm_m; // @[lsu.scala 248:49] + assign stbuf_io_addr_in_dccm_m = lsu_lsc_ctl_io_addr_in_dccm_m; // @[lsu.scala 248:50] assign stbuf_io_addr_in_dccm_r = lsu_lsc_ctl_io_addr_in_dccm_r; // @[lsu.scala 249:56] assign ecc_clock = clock; assign ecc_reset = reset; @@ -10988,25 +10992,25 @@ module lsu( assign clkdomain_io_lsu_bus_clk_en = io_lsu_bus_clk_en; // @[lsu.scala 306:50] assign bus_intf_clock = clock; assign bus_intf_reset = reset; - assign bus_intf_io_tlu_busbuff_dec_tlu_external_ldfwd_disable = io_lsu_dec_tlu_busbuff_dec_tlu_external_ldfwd_disable; // @[lsu.scala 316:26] - assign bus_intf_io_tlu_busbuff_dec_tlu_wb_coalescing_disable = io_lsu_dec_tlu_busbuff_dec_tlu_wb_coalescing_disable; // @[lsu.scala 316:26] - assign bus_intf_io_tlu_busbuff_dec_tlu_sideeffect_posted_disable = io_lsu_dec_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu.scala 316:26] + assign bus_intf_io_tlu_busbuff_dec_tlu_external_ldfwd_disable = io_lsu_dec_tlu_busbuff_dec_tlu_external_ldfwd_disable; // @[lsu.scala 316:49] + assign bus_intf_io_tlu_busbuff_dec_tlu_wb_coalescing_disable = io_lsu_dec_tlu_busbuff_dec_tlu_wb_coalescing_disable; // @[lsu.scala 316:49] + assign bus_intf_io_tlu_busbuff_dec_tlu_sideeffect_posted_disable = io_lsu_dec_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu.scala 316:49] assign bus_intf_io_lsu_c1_r_clk = clkdomain_io_lsu_c1_r_clk; // @[lsu.scala 318:49] assign bus_intf_io_lsu_c2_r_clk = clkdomain_io_lsu_c2_r_clk; // @[lsu.scala 319:49] assign bus_intf_io_lsu_bus_ibuf_c1_clk = clkdomain_io_lsu_bus_ibuf_c1_clk; // @[lsu.scala 322:49] assign bus_intf_io_lsu_bus_buf_c1_clk = clkdomain_io_lsu_bus_buf_c1_clk; // @[lsu.scala 324:49] assign bus_intf_io_lsu_free_c2_clk = clkdomain_io_lsu_free_c2_clk; // @[lsu.scala 325:49] assign bus_intf_io_active_clk = io_active_clk; // @[lsu.scala 326:49] - assign bus_intf_io_axi_aw_ready = io_axi_aw_ready; // @[lsu.scala 349:49] - assign bus_intf_io_axi_w_ready = io_axi_w_ready; // @[lsu.scala 349:49] - assign bus_intf_io_axi_b_valid = io_axi_b_valid; // @[lsu.scala 349:49] - assign bus_intf_io_axi_b_bits_resp = io_axi_b_bits_resp; // @[lsu.scala 349:49] - assign bus_intf_io_axi_b_bits_id = io_axi_b_bits_id; // @[lsu.scala 349:49] - assign bus_intf_io_axi_ar_ready = io_axi_ar_ready; // @[lsu.scala 349:49] - assign bus_intf_io_axi_r_valid = io_axi_r_valid; // @[lsu.scala 349:49] - assign bus_intf_io_axi_r_bits_id = io_axi_r_bits_id; // @[lsu.scala 349:49] - assign bus_intf_io_axi_r_bits_data = io_axi_r_bits_data; // @[lsu.scala 349:49] - assign bus_intf_io_axi_r_bits_resp = io_axi_r_bits_resp; // @[lsu.scala 349:49] + assign bus_intf_io_axi_aw_ready = io_axi_aw_ready; // @[lsu.scala 349:31] + assign bus_intf_io_axi_w_ready = io_axi_w_ready; // @[lsu.scala 349:31] + assign bus_intf_io_axi_b_valid = io_axi_b_valid; // @[lsu.scala 349:31] + assign bus_intf_io_axi_b_bits_resp = io_axi_b_bits_resp; // @[lsu.scala 349:31] + assign bus_intf_io_axi_b_bits_id = io_axi_b_bits_id; // @[lsu.scala 349:31] + assign bus_intf_io_axi_ar_ready = io_axi_ar_ready; // @[lsu.scala 349:31] + assign bus_intf_io_axi_r_valid = io_axi_r_valid; // @[lsu.scala 349:31] + assign bus_intf_io_axi_r_bits_id = io_axi_r_bits_id; // @[lsu.scala 349:31] + assign bus_intf_io_axi_r_bits_data = io_axi_r_bits_data; // @[lsu.scala 349:31] + assign bus_intf_io_axi_r_bits_resp = io_axi_r_bits_resp; // @[lsu.scala 349:31] assign bus_intf_io_dec_lsu_valid_raw_d = io_dec_lsu_valid_raw_d; // @[lsu.scala 328:49] assign bus_intf_io_lsu_busreq_m = _T_48 & _T_49; // @[lsu.scala 329:49] assign bus_intf_io_lsu_pkt_m_valid = lsu_lsc_ctl_io_lsu_pkt_m_valid; // @[lsu.scala 338:49] @@ -11034,7 +11038,7 @@ module lsu( assign bus_intf_io_is_sideeffects_m = lsu_lsc_ctl_io_is_sideeffects_m; // @[lsu.scala 342:49] assign bus_intf_io_flush_m_up = io_dec_tlu_flush_lower_r; // @[lsu.scala 343:49] assign bus_intf_io_flush_r = io_dec_tlu_i0_kill_writeb_r; // @[lsu.scala 344:49] - assign bus_intf_io_lsu_bus_clk_en = io_lsu_bus_clk_en; // @[lsu.scala 350:49] + assign bus_intf_io_lsu_bus_clk_en = io_lsu_bus_clk_en; // @[lsu.scala 350:31] `ifdef RANDOMIZE_GARBAGE_ASSIGN `define RANDOMIZE `endif diff --git a/lsu_bus_buffer.anno.json b/lsu_bus_buffer.anno.json new file mode 100644 index 00000000..38e397f4 --- /dev/null +++ b/lsu_bus_buffer.anno.json @@ -0,0 +1,183 @@ +[ + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_bus_buffer|lsu_bus_buffer>io_ld_byte_hit_buf_hi", + "sources":[ + "~lsu_bus_buffer|lsu_bus_buffer>io_ldst_byteen_ext_m", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_busreq_m", + "~lsu_bus_buffer|lsu_bus_buffer>io_end_addr_m", + "~lsu_bus_buffer|lsu_bus_buffer>io_dec_tlu_force_halt" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_bus_buffer|lsu_bus_buffer>io_dctl_busbuff_lsu_nonblock_load_data_valid", + "sources":[ + "~lsu_bus_buffer|lsu_bus_buffer>io_dctl_busbuff_lsu_nonblock_load_data_error" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_bus_buffer|lsu_bus_buffer>io_ld_fwddata_buf_lo", + "sources":[ + "~lsu_bus_buffer|lsu_bus_buffer>io_ldst_byteen_ext_m", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_busreq_m", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_addr_m", + "~lsu_bus_buffer|lsu_bus_buffer>io_dec_tlu_force_halt" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_bus_buffer|lsu_bus_buffer>io_tlu_busbuff_lsu_pmu_bus_busy", + "sources":[ + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_axi_ar_valid", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_axi_aw_valid", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_axi_w_valid", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_axi_ar_ready", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_axi_aw_ready", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_axi_w_ready" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_bus_buffer|lsu_bus_buffer>io_lsu_nonblock_load_data", + "sources":[ + "~lsu_bus_buffer|lsu_bus_buffer>io_dctl_busbuff_lsu_nonblock_load_data_tag" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_bus_buffer|lsu_bus_buffer>io_dctl_busbuff_lsu_nonblock_load_tag_m", + "sources":[ + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_busreq_r", + "~lsu_bus_buffer|lsu_bus_buffer>io_ldst_dual_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_bus_buffer|lsu_bus_buffer>io_lsu_bus_buffer_full_any", + "sources":[ + "~lsu_bus_buffer|lsu_bus_buffer>io_ldst_dual_d", + "~lsu_bus_buffer|lsu_bus_buffer>io_dec_lsu_valid_raw_d", + "~lsu_bus_buffer|lsu_bus_buffer>io_ldst_dual_m", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_busreq_m", + "~lsu_bus_buffer|lsu_bus_buffer>io_ldst_dual_r", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_busreq_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_bus_buffer|lsu_bus_buffer>io_dctl_busbuff_lsu_nonblock_load_valid_m", + "sources":[ + "~lsu_bus_buffer|lsu_bus_buffer>io_ld_full_hit_m", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_pkt_m_bits_load", + "~lsu_bus_buffer|lsu_bus_buffer>io_flush_m_up", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_busreq_m", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_pkt_m_valid" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_bus_buffer|lsu_bus_buffer>io_tlu_busbuff_lsu_imprecise_error_load_any", + "sources":[ + "~lsu_bus_buffer|lsu_bus_buffer>io_dctl_busbuff_lsu_nonblock_load_data_error", + "~lsu_bus_buffer|lsu_bus_buffer>io_tlu_busbuff_lsu_imprecise_error_store_any", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_bus_clk_en_q" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_bus_buffer|lsu_bus_buffer>io_tlu_busbuff_lsu_pmu_bus_misaligned", + "sources":[ + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_commit_r", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_busreq_r", + "~lsu_bus_buffer|lsu_bus_buffer>io_ldst_dual_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_bus_buffer|lsu_bus_buffer>io_tlu_busbuff_lsu_pmu_bus_trxn", + "sources":[ + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_axi_ar_valid", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_axi_ar_ready", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_axi_aw_valid", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_axi_aw_ready", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_axi_w_valid", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_axi_w_ready" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_bus_buffer|lsu_bus_buffer>io_ld_byte_hit_buf_lo", + "sources":[ + "~lsu_bus_buffer|lsu_bus_buffer>io_ldst_byteen_ext_m", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_busreq_m", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_addr_m", + "~lsu_bus_buffer|lsu_bus_buffer>io_dec_tlu_force_halt" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_bus_buffer|lsu_bus_buffer>io_tlu_busbuff_lsu_imprecise_error_addr_any", + "sources":[ + "~lsu_bus_buffer|lsu_bus_buffer>io_tlu_busbuff_lsu_imprecise_error_store_any", + "~lsu_bus_buffer|lsu_bus_buffer>io_dctl_busbuff_lsu_nonblock_load_data_tag", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_bus_clk_en_q" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_bus_buffer|lsu_bus_buffer>io_ld_fwddata_buf_hi", + "sources":[ + "~lsu_bus_buffer|lsu_bus_buffer>io_ldst_byteen_ext_m", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_busreq_m", + "~lsu_bus_buffer|lsu_bus_buffer>io_end_addr_m", + "~lsu_bus_buffer|lsu_bus_buffer>io_dec_tlu_force_halt" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_bus_buffer|lsu_bus_buffer>io_dctl_busbuff_lsu_nonblock_load_inv_r", + "sources":[ + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_commit_r" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_bus_buffer|lsu_bus_buffer>io_tlu_busbuff_lsu_imprecise_error_store_any", + "sources":[ + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_bus_clk_en_q" + ] + }, + { + "class":"firrtl.transforms.CombinationalPath", + "sink":"~lsu_bus_buffer|lsu_bus_buffer>io_tlu_busbuff_lsu_pmu_bus_error", + "sources":[ + "~lsu_bus_buffer|lsu_bus_buffer>io_tlu_busbuff_lsu_imprecise_error_load_any", + "~lsu_bus_buffer|lsu_bus_buffer>io_tlu_busbuff_lsu_imprecise_error_store_any", + "~lsu_bus_buffer|lsu_bus_buffer>io_dctl_busbuff_lsu_nonblock_load_data_error", + "~lsu_bus_buffer|lsu_bus_buffer>io_lsu_bus_clk_en_q" + ] + }, + { + "class":"firrtl.EmitCircuitAnnotation", + "emitter":"firrtl.VerilogEmitter" + }, + { + "class":"firrtl.transforms.BlackBoxResourceAnno", + "target":"lsu_bus_buffer.gated_latch", + "resourceId":"/vsrc/gated_latch.sv" + }, + { + "class":"firrtl.options.TargetDirAnnotation", + "directory":"." + }, + { + "class":"firrtl.options.OutputAnnotationFileAnnotation", + "file":"lsu_bus_buffer" + }, + { + "class":"firrtl.transforms.BlackBoxTargetDirAnno", + "targetDir":"." + } +] \ No newline at end of file diff --git a/lsu_bus_buffer.fir b/lsu_bus_buffer.fir new file mode 100644 index 00000000..7176fe56 --- /dev/null +++ b/lsu_bus_buffer.fir @@ -0,0 +1,6552 @@ +;buildInfoPackage: chisel3, version: 3.3.1, scalaVersion: 2.12.11, sbtVersion: 1.3.10 +circuit lsu_bus_buffer : + extmodule gated_latch : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_1 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_1 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_1 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_2 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_2 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_2 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_3 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_3 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_3 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_4 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_4 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_4 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_5 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_5 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_5 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_6 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_6 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_6 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_7 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_7 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_7 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_8 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_8 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_8 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_9 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_9 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_9 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_10 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_10 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_10 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + extmodule gated_latch_11 : + output Q : Clock + input CK : Clock + input EN : UInt<1> + input SE : UInt<1> + + defname = gated_latch + + + module rvclkhdr_11 : + input clock : Clock + input reset : Reset + output io : {l1clk : Clock, flip clk : Clock, flip en : UInt<1>, flip scan_mode : UInt<1>} + + inst clkhdr of gated_latch_11 @[lib.scala 334:26] + clkhdr.SE is invalid + clkhdr.EN is invalid + clkhdr.CK is invalid + clkhdr.Q is invalid + io.l1clk <= clkhdr.Q @[lib.scala 335:14] + clkhdr.CK <= io.clk @[lib.scala 336:18] + clkhdr.EN <= io.en @[lib.scala 337:18] + clkhdr.SE <= io.scan_mode @[lib.scala 338:18] + + module lsu_bus_buffer : + input clock : Clock + input reset : AsyncReset + output io : {flip clk_override : UInt<1>, flip scan_mode : UInt<1>, tlu_busbuff : {lsu_pmu_bus_trxn : UInt<1>, lsu_pmu_bus_misaligned : UInt<1>, lsu_pmu_bus_error : UInt<1>, lsu_pmu_bus_busy : UInt<1>, flip dec_tlu_external_ldfwd_disable : UInt<1>, flip dec_tlu_wb_coalescing_disable : UInt<1>, flip dec_tlu_sideeffect_posted_disable : UInt<1>, lsu_imprecise_error_load_any : UInt<1>, lsu_imprecise_error_store_any : UInt<1>, lsu_imprecise_error_addr_any : UInt<32>}, dctl_busbuff : {lsu_nonblock_load_valid_m : UInt<1>, lsu_nonblock_load_tag_m : UInt<2>, lsu_nonblock_load_inv_r : UInt<1>, lsu_nonblock_load_inv_tag_r : UInt<2>, lsu_nonblock_load_data_valid : UInt<1>, lsu_nonblock_load_data_error : UInt<1>, lsu_nonblock_load_data_tag : UInt<2>}, flip dec_tlu_force_halt : UInt<1>, flip lsu_bus_obuf_c1_clken : UInt<1>, flip lsu_busm_clken : UInt<1>, flip lsu_c2_r_clk : Clock, flip lsu_bus_ibuf_c1_clk : Clock, flip lsu_bus_obuf_c1_clk : Clock, flip lsu_bus_buf_c1_clk : Clock, flip lsu_free_c2_clk : Clock, flip lsu_busm_clk : Clock, flip dec_lsu_valid_raw_d : UInt<1>, flip lsu_pkt_m : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_pkt_r : {valid : UInt<1>, bits : {fast_int : UInt<1>, stack : UInt<1>, by : UInt<1>, half : UInt<1>, word : UInt<1>, dword : UInt<1>, load : UInt<1>, store : UInt<1>, unsign : UInt<1>, dma : UInt<1>, store_data_bypass_d : UInt<1>, load_ldst_bypass_d : UInt<1>, store_data_bypass_m : UInt<1>}}, flip lsu_addr_m : UInt<32>, flip end_addr_m : UInt<32>, flip lsu_addr_r : UInt<32>, flip end_addr_r : UInt<32>, flip store_data_r : UInt<32>, flip no_word_merge_r : UInt<1>, flip no_dword_merge_r : UInt<1>, flip lsu_busreq_m : UInt<1>, flip ld_full_hit_m : UInt<1>, flip flush_m_up : UInt<1>, flip flush_r : UInt<1>, flip lsu_commit_r : UInt<1>, flip is_sideeffects_r : UInt<1>, flip ldst_dual_d : UInt<1>, flip ldst_dual_m : UInt<1>, flip ldst_dual_r : UInt<1>, flip ldst_byteen_ext_m : UInt<8>, lsu_axi : {aw : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, w : {flip ready : UInt<1>, valid : UInt<1>, bits : {data : UInt<64>, strb : UInt<8>, last : UInt<1>}}, flip b : {flip ready : UInt<1>, valid : UInt<1>, bits : {resp : UInt<2>, id : UInt<3>}}, ar : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, addr : UInt<32>, region : UInt<4>, len : UInt<8>, size : UInt<3>, burst : UInt<2>, lock : UInt<1>, cache : UInt<4>, prot : UInt<3>, qos : UInt<4>}}, flip r : {flip ready : UInt<1>, valid : UInt<1>, bits : {id : UInt<3>, data : UInt<64>, resp : UInt<2>, last : UInt<1>}}}, flip lsu_bus_clk_en : UInt<1>, flip lsu_bus_clk_en_q : UInt<1>, lsu_busreq_r : UInt<1>, lsu_bus_buffer_pend_any : UInt<1>, lsu_bus_buffer_full_any : UInt<1>, lsu_bus_buffer_empty_any : UInt<1>, ld_byte_hit_buf_lo : UInt<4>, ld_byte_hit_buf_hi : UInt<4>, ld_fwddata_buf_lo : UInt<32>, ld_fwddata_buf_hi : UInt<32>, lsu_nonblock_load_data : UInt<32>} + + wire buf_addr : UInt<32>[4] @[lsu_bus_buffer.scala 71:22] + wire buf_state : UInt<3>[4] @[lsu_bus_buffer.scala 72:23] + wire buf_write : UInt<4> + buf_write <= UInt<1>("h00") + wire CmdPtr0 : UInt<2> + CmdPtr0 <= UInt<1>("h00") + node ldst_byteen_hi_m = bits(io.ldst_byteen_ext_m, 7, 4) @[lsu_bus_buffer.scala 77:46] + node ldst_byteen_lo_m = bits(io.ldst_byteen_ext_m, 3, 0) @[lsu_bus_buffer.scala 78:46] + node _T = bits(io.lsu_addr_m, 31, 2) @[lsu_bus_buffer.scala 80:66] + node _T_1 = bits(buf_addr[0], 31, 2) @[lsu_bus_buffer.scala 80:89] + node _T_2 = eq(_T, _T_1) @[lsu_bus_buffer.scala 80:74] + node _T_3 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 80:109] + node _T_4 = and(_T_2, _T_3) @[lsu_bus_buffer.scala 80:98] + node _T_5 = neq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 80:129] + node _T_6 = and(_T_4, _T_5) @[lsu_bus_buffer.scala 80:113] + node ld_addr_hitvec_lo_0 = and(_T_6, io.lsu_busreq_m) @[lsu_bus_buffer.scala 80:141] + node _T_7 = bits(io.lsu_addr_m, 31, 2) @[lsu_bus_buffer.scala 80:66] + node _T_8 = bits(buf_addr[1], 31, 2) @[lsu_bus_buffer.scala 80:89] + node _T_9 = eq(_T_7, _T_8) @[lsu_bus_buffer.scala 80:74] + node _T_10 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 80:109] + node _T_11 = and(_T_9, _T_10) @[lsu_bus_buffer.scala 80:98] + node _T_12 = neq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 80:129] + node _T_13 = and(_T_11, _T_12) @[lsu_bus_buffer.scala 80:113] + node ld_addr_hitvec_lo_1 = and(_T_13, io.lsu_busreq_m) @[lsu_bus_buffer.scala 80:141] + node _T_14 = bits(io.lsu_addr_m, 31, 2) @[lsu_bus_buffer.scala 80:66] + node _T_15 = bits(buf_addr[2], 31, 2) @[lsu_bus_buffer.scala 80:89] + node _T_16 = eq(_T_14, _T_15) @[lsu_bus_buffer.scala 80:74] + node _T_17 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 80:109] + node _T_18 = and(_T_16, _T_17) @[lsu_bus_buffer.scala 80:98] + node _T_19 = neq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 80:129] + node _T_20 = and(_T_18, _T_19) @[lsu_bus_buffer.scala 80:113] + node ld_addr_hitvec_lo_2 = and(_T_20, io.lsu_busreq_m) @[lsu_bus_buffer.scala 80:141] + node _T_21 = bits(io.lsu_addr_m, 31, 2) @[lsu_bus_buffer.scala 80:66] + node _T_22 = bits(buf_addr[3], 31, 2) @[lsu_bus_buffer.scala 80:89] + node _T_23 = eq(_T_21, _T_22) @[lsu_bus_buffer.scala 80:74] + node _T_24 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 80:109] + node _T_25 = and(_T_23, _T_24) @[lsu_bus_buffer.scala 80:98] + node _T_26 = neq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 80:129] + node _T_27 = and(_T_25, _T_26) @[lsu_bus_buffer.scala 80:113] + node ld_addr_hitvec_lo_3 = and(_T_27, io.lsu_busreq_m) @[lsu_bus_buffer.scala 80:141] + node _T_28 = bits(io.end_addr_m, 31, 2) @[lsu_bus_buffer.scala 81:66] + node _T_29 = bits(buf_addr[0], 31, 2) @[lsu_bus_buffer.scala 81:89] + node _T_30 = eq(_T_28, _T_29) @[lsu_bus_buffer.scala 81:74] + node _T_31 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 81:109] + node _T_32 = and(_T_30, _T_31) @[lsu_bus_buffer.scala 81:98] + node _T_33 = neq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 81:129] + node _T_34 = and(_T_32, _T_33) @[lsu_bus_buffer.scala 81:113] + node ld_addr_hitvec_hi_0 = and(_T_34, io.lsu_busreq_m) @[lsu_bus_buffer.scala 81:141] + node _T_35 = bits(io.end_addr_m, 31, 2) @[lsu_bus_buffer.scala 81:66] + node _T_36 = bits(buf_addr[1], 31, 2) @[lsu_bus_buffer.scala 81:89] + node _T_37 = eq(_T_35, _T_36) @[lsu_bus_buffer.scala 81:74] + node _T_38 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 81:109] + node _T_39 = and(_T_37, _T_38) @[lsu_bus_buffer.scala 81:98] + node _T_40 = neq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 81:129] + node _T_41 = and(_T_39, _T_40) @[lsu_bus_buffer.scala 81:113] + node ld_addr_hitvec_hi_1 = and(_T_41, io.lsu_busreq_m) @[lsu_bus_buffer.scala 81:141] + node _T_42 = bits(io.end_addr_m, 31, 2) @[lsu_bus_buffer.scala 81:66] + node _T_43 = bits(buf_addr[2], 31, 2) @[lsu_bus_buffer.scala 81:89] + node _T_44 = eq(_T_42, _T_43) @[lsu_bus_buffer.scala 81:74] + node _T_45 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 81:109] + node _T_46 = and(_T_44, _T_45) @[lsu_bus_buffer.scala 81:98] + node _T_47 = neq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 81:129] + node _T_48 = and(_T_46, _T_47) @[lsu_bus_buffer.scala 81:113] + node ld_addr_hitvec_hi_2 = and(_T_48, io.lsu_busreq_m) @[lsu_bus_buffer.scala 81:141] + node _T_49 = bits(io.end_addr_m, 31, 2) @[lsu_bus_buffer.scala 81:66] + node _T_50 = bits(buf_addr[3], 31, 2) @[lsu_bus_buffer.scala 81:89] + node _T_51 = eq(_T_49, _T_50) @[lsu_bus_buffer.scala 81:74] + node _T_52 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 81:109] + node _T_53 = and(_T_51, _T_52) @[lsu_bus_buffer.scala 81:98] + node _T_54 = neq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 81:129] + node _T_55 = and(_T_53, _T_54) @[lsu_bus_buffer.scala 81:113] + node ld_addr_hitvec_hi_3 = and(_T_55, io.lsu_busreq_m) @[lsu_bus_buffer.scala 81:141] + wire ld_byte_hitvecfn_lo : UInt<4>[4] @[lsu_bus_buffer.scala 82:33] + wire ld_byte_ibuf_hit_lo : UInt<4> + ld_byte_ibuf_hit_lo <= UInt<1>("h00") + wire ld_byte_hitvecfn_hi : UInt<4>[4] @[lsu_bus_buffer.scala 84:33] + wire ld_byte_ibuf_hit_hi : UInt<4> + ld_byte_ibuf_hit_hi <= UInt<1>("h00") + wire buf_byteen : UInt<4>[4] @[lsu_bus_buffer.scala 86:24] + buf_byteen[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 87:14] + buf_byteen[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 87:14] + buf_byteen[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 87:14] + buf_byteen[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 87:14] + wire buf_nxtstate : UInt<3>[4] @[lsu_bus_buffer.scala 88:26] + buf_nxtstate[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 89:16] + buf_nxtstate[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 89:16] + buf_nxtstate[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 89:16] + buf_nxtstate[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 89:16] + wire buf_wr_en : UInt<1>[4] @[lsu_bus_buffer.scala 90:23] + buf_wr_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 91:13] + buf_wr_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 91:13] + buf_wr_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 91:13] + buf_wr_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 91:13] + wire buf_data_en : UInt<1>[4] @[lsu_bus_buffer.scala 92:25] + buf_data_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 93:15] + buf_data_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 93:15] + buf_data_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 93:15] + buf_data_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 93:15] + wire buf_state_bus_en : UInt<1>[4] @[lsu_bus_buffer.scala 94:30] + buf_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 95:20] + buf_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 95:20] + buf_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 95:20] + buf_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 95:20] + wire buf_ldfwd_in : UInt<1>[4] @[lsu_bus_buffer.scala 96:26] + buf_ldfwd_in[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 97:16] + buf_ldfwd_in[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 97:16] + buf_ldfwd_in[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 97:16] + buf_ldfwd_in[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 97:16] + wire buf_ldfwd_en : UInt<1>[4] @[lsu_bus_buffer.scala 98:26] + buf_ldfwd_en[0] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 99:16] + buf_ldfwd_en[1] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 99:16] + buf_ldfwd_en[2] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 99:16] + buf_ldfwd_en[3] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 99:16] + wire buf_data_in : UInt<32>[4] @[lsu_bus_buffer.scala 100:25] + buf_data_in[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 101:15] + buf_data_in[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 101:15] + buf_data_in[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 101:15] + buf_data_in[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 101:15] + wire buf_ldfwdtag_in : UInt<2>[4] @[lsu_bus_buffer.scala 102:29] + buf_ldfwdtag_in[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 103:19] + buf_ldfwdtag_in[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 103:19] + buf_ldfwdtag_in[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 103:19] + buf_ldfwdtag_in[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 103:19] + wire buf_error_en : UInt<1>[4] @[lsu_bus_buffer.scala 104:26] + buf_error_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 105:16] + buf_error_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 105:16] + buf_error_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 105:16] + buf_error_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 105:16] + wire bus_rsp_read_error : UInt<1> + bus_rsp_read_error <= UInt<1>("h00") + wire bus_rsp_rdata : UInt<64> + bus_rsp_rdata <= UInt<1>("h00") + wire bus_rsp_write_error : UInt<1> + bus_rsp_write_error <= UInt<1>("h00") + wire buf_dualtag : UInt<2>[4] @[lsu_bus_buffer.scala 109:25] + buf_dualtag[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 110:15] + buf_dualtag[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 110:15] + buf_dualtag[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 110:15] + buf_dualtag[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 110:15] + wire buf_ldfwd : UInt<4> + buf_ldfwd <= UInt<1>("h00") + wire buf_resp_state_bus_en : UInt<1>[4] @[lsu_bus_buffer.scala 112:35] + buf_resp_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 113:25] + buf_resp_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 113:25] + buf_resp_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 113:25] + buf_resp_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 113:25] + wire any_done_wait_state : UInt<1> + any_done_wait_state <= UInt<1>("h00") + wire bus_rsp_write : UInt<1> + bus_rsp_write <= UInt<1>("h00") + wire bus_rsp_write_tag : UInt<3> + bus_rsp_write_tag <= UInt<1>("h00") + wire buf_ldfwdtag : UInt<2>[4] @[lsu_bus_buffer.scala 117:26] + buf_ldfwdtag[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 118:16] + buf_ldfwdtag[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 118:16] + buf_ldfwdtag[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 118:16] + buf_ldfwdtag[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 118:16] + wire buf_rst : UInt<1>[4] @[lsu_bus_buffer.scala 119:21] + buf_rst[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 120:11] + buf_rst[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 120:11] + buf_rst[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 120:11] + buf_rst[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 120:11] + wire ibuf_drainvec_vld : UInt<4> + ibuf_drainvec_vld <= UInt<1>("h00") + wire buf_byteen_in : UInt<4>[4] @[lsu_bus_buffer.scala 122:27] + buf_byteen_in[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 123:17] + buf_byteen_in[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 123:17] + buf_byteen_in[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 123:17] + buf_byteen_in[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 123:17] + wire buf_addr_in : UInt<32>[4] @[lsu_bus_buffer.scala 124:25] + buf_addr_in[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 125:15] + buf_addr_in[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 125:15] + buf_addr_in[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 125:15] + buf_addr_in[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 125:15] + wire buf_dual_in : UInt<4> + buf_dual_in <= UInt<1>("h00") + wire buf_samedw_in : UInt<4> + buf_samedw_in <= UInt<1>("h00") + wire buf_nomerge_in : UInt<4> + buf_nomerge_in <= UInt<1>("h00") + wire buf_dualhi_in : UInt<4> + buf_dualhi_in <= UInt<1>("h00") + wire buf_dualtag_in : UInt<2>[4] @[lsu_bus_buffer.scala 130:28] + buf_dualtag_in[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 131:18] + buf_dualtag_in[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 131:18] + buf_dualtag_in[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 131:18] + buf_dualtag_in[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 131:18] + wire buf_sideeffect_in : UInt<4> + buf_sideeffect_in <= UInt<1>("h00") + wire buf_unsign_in : UInt<4> + buf_unsign_in <= UInt<1>("h00") + wire buf_sz_in : UInt<2>[4] @[lsu_bus_buffer.scala 134:23] + buf_sz_in[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 135:13] + buf_sz_in[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 135:13] + buf_sz_in[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 135:13] + buf_sz_in[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 135:13] + wire buf_write_in : UInt<4> + buf_write_in <= UInt<1>("h00") + wire buf_unsign : UInt<4> + buf_unsign <= UInt<1>("h00") + wire buf_error : UInt<4> + buf_error <= UInt<1>("h00") + wire CmdPtr1 : UInt<2> + CmdPtr1 <= UInt<1>("h00") + wire ibuf_data : UInt<32> + ibuf_data <= UInt<1>("h00") + node _T_56 = orr(ld_byte_hitvecfn_lo[0]) @[lsu_bus_buffer.scala 142:73] + node _T_57 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[lsu_bus_buffer.scala 142:98] + node _T_58 = or(_T_56, _T_57) @[lsu_bus_buffer.scala 142:77] + node _T_59 = orr(ld_byte_hitvecfn_lo[1]) @[lsu_bus_buffer.scala 142:73] + node _T_60 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[lsu_bus_buffer.scala 142:98] + node _T_61 = or(_T_59, _T_60) @[lsu_bus_buffer.scala 142:77] + node _T_62 = orr(ld_byte_hitvecfn_lo[2]) @[lsu_bus_buffer.scala 142:73] + node _T_63 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[lsu_bus_buffer.scala 142:98] + node _T_64 = or(_T_62, _T_63) @[lsu_bus_buffer.scala 142:77] + node _T_65 = orr(ld_byte_hitvecfn_lo[3]) @[lsu_bus_buffer.scala 142:73] + node _T_66 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[lsu_bus_buffer.scala 142:98] + node _T_67 = or(_T_65, _T_66) @[lsu_bus_buffer.scala 142:77] + node _T_68 = cat(_T_67, _T_64) @[Cat.scala 29:58] + node _T_69 = cat(_T_68, _T_61) @[Cat.scala 29:58] + node _T_70 = cat(_T_69, _T_58) @[Cat.scala 29:58] + io.ld_byte_hit_buf_lo <= _T_70 @[lsu_bus_buffer.scala 142:25] + node _T_71 = orr(ld_byte_hitvecfn_hi[0]) @[lsu_bus_buffer.scala 143:73] + node _T_72 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[lsu_bus_buffer.scala 143:98] + node _T_73 = or(_T_71, _T_72) @[lsu_bus_buffer.scala 143:77] + node _T_74 = orr(ld_byte_hitvecfn_hi[1]) @[lsu_bus_buffer.scala 143:73] + node _T_75 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[lsu_bus_buffer.scala 143:98] + node _T_76 = or(_T_74, _T_75) @[lsu_bus_buffer.scala 143:77] + node _T_77 = orr(ld_byte_hitvecfn_hi[2]) @[lsu_bus_buffer.scala 143:73] + node _T_78 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[lsu_bus_buffer.scala 143:98] + node _T_79 = or(_T_77, _T_78) @[lsu_bus_buffer.scala 143:77] + node _T_80 = orr(ld_byte_hitvecfn_hi[3]) @[lsu_bus_buffer.scala 143:73] + node _T_81 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[lsu_bus_buffer.scala 143:98] + node _T_82 = or(_T_80, _T_81) @[lsu_bus_buffer.scala 143:77] + node _T_83 = cat(_T_82, _T_79) @[Cat.scala 29:58] + node _T_84 = cat(_T_83, _T_76) @[Cat.scala 29:58] + node _T_85 = cat(_T_84, _T_73) @[Cat.scala 29:58] + io.ld_byte_hit_buf_hi <= _T_85 @[lsu_bus_buffer.scala 143:25] + node _T_86 = bits(buf_byteen[0], 0, 0) @[lsu_bus_buffer.scala 145:110] + node _T_87 = and(ld_addr_hitvec_lo_0, _T_86) @[lsu_bus_buffer.scala 145:95] + node _T_88 = bits(ldst_byteen_lo_m, 0, 0) @[lsu_bus_buffer.scala 145:132] + node _T_89 = and(_T_87, _T_88) @[lsu_bus_buffer.scala 145:114] + node _T_90 = bits(buf_byteen[1], 0, 0) @[lsu_bus_buffer.scala 145:110] + node _T_91 = and(ld_addr_hitvec_lo_1, _T_90) @[lsu_bus_buffer.scala 145:95] + node _T_92 = bits(ldst_byteen_lo_m, 0, 0) @[lsu_bus_buffer.scala 145:132] + node _T_93 = and(_T_91, _T_92) @[lsu_bus_buffer.scala 145:114] + node _T_94 = bits(buf_byteen[2], 0, 0) @[lsu_bus_buffer.scala 145:110] + node _T_95 = and(ld_addr_hitvec_lo_2, _T_94) @[lsu_bus_buffer.scala 145:95] + node _T_96 = bits(ldst_byteen_lo_m, 0, 0) @[lsu_bus_buffer.scala 145:132] + node _T_97 = and(_T_95, _T_96) @[lsu_bus_buffer.scala 145:114] + node _T_98 = bits(buf_byteen[3], 0, 0) @[lsu_bus_buffer.scala 145:110] + node _T_99 = and(ld_addr_hitvec_lo_3, _T_98) @[lsu_bus_buffer.scala 145:95] + node _T_100 = bits(ldst_byteen_lo_m, 0, 0) @[lsu_bus_buffer.scala 145:132] + node _T_101 = and(_T_99, _T_100) @[lsu_bus_buffer.scala 145:114] + node _T_102 = cat(_T_101, _T_97) @[Cat.scala 29:58] + node _T_103 = cat(_T_102, _T_93) @[Cat.scala 29:58] + node ld_byte_hitvec_lo_0 = cat(_T_103, _T_89) @[Cat.scala 29:58] + node _T_104 = bits(buf_byteen[0], 1, 1) @[lsu_bus_buffer.scala 145:110] + node _T_105 = and(ld_addr_hitvec_lo_0, _T_104) @[lsu_bus_buffer.scala 145:95] + node _T_106 = bits(ldst_byteen_lo_m, 1, 1) @[lsu_bus_buffer.scala 145:132] + node _T_107 = and(_T_105, _T_106) @[lsu_bus_buffer.scala 145:114] + node _T_108 = bits(buf_byteen[1], 1, 1) @[lsu_bus_buffer.scala 145:110] + node _T_109 = and(ld_addr_hitvec_lo_1, _T_108) @[lsu_bus_buffer.scala 145:95] + node _T_110 = bits(ldst_byteen_lo_m, 1, 1) @[lsu_bus_buffer.scala 145:132] + node _T_111 = and(_T_109, _T_110) @[lsu_bus_buffer.scala 145:114] + node _T_112 = bits(buf_byteen[2], 1, 1) @[lsu_bus_buffer.scala 145:110] + node _T_113 = and(ld_addr_hitvec_lo_2, _T_112) @[lsu_bus_buffer.scala 145:95] + node _T_114 = bits(ldst_byteen_lo_m, 1, 1) @[lsu_bus_buffer.scala 145:132] + node _T_115 = and(_T_113, _T_114) @[lsu_bus_buffer.scala 145:114] + node _T_116 = bits(buf_byteen[3], 1, 1) @[lsu_bus_buffer.scala 145:110] + node _T_117 = and(ld_addr_hitvec_lo_3, _T_116) @[lsu_bus_buffer.scala 145:95] + node _T_118 = bits(ldst_byteen_lo_m, 1, 1) @[lsu_bus_buffer.scala 145:132] + node _T_119 = and(_T_117, _T_118) @[lsu_bus_buffer.scala 145:114] + node _T_120 = cat(_T_119, _T_115) @[Cat.scala 29:58] + node _T_121 = cat(_T_120, _T_111) @[Cat.scala 29:58] + node ld_byte_hitvec_lo_1 = cat(_T_121, _T_107) @[Cat.scala 29:58] + node _T_122 = bits(buf_byteen[0], 2, 2) @[lsu_bus_buffer.scala 145:110] + node _T_123 = and(ld_addr_hitvec_lo_0, _T_122) @[lsu_bus_buffer.scala 145:95] + node _T_124 = bits(ldst_byteen_lo_m, 2, 2) @[lsu_bus_buffer.scala 145:132] + node _T_125 = and(_T_123, _T_124) @[lsu_bus_buffer.scala 145:114] + node _T_126 = bits(buf_byteen[1], 2, 2) @[lsu_bus_buffer.scala 145:110] + node _T_127 = and(ld_addr_hitvec_lo_1, _T_126) @[lsu_bus_buffer.scala 145:95] + node _T_128 = bits(ldst_byteen_lo_m, 2, 2) @[lsu_bus_buffer.scala 145:132] + node _T_129 = and(_T_127, _T_128) @[lsu_bus_buffer.scala 145:114] + node _T_130 = bits(buf_byteen[2], 2, 2) @[lsu_bus_buffer.scala 145:110] + node _T_131 = and(ld_addr_hitvec_lo_2, _T_130) @[lsu_bus_buffer.scala 145:95] + node _T_132 = bits(ldst_byteen_lo_m, 2, 2) @[lsu_bus_buffer.scala 145:132] + node _T_133 = and(_T_131, _T_132) @[lsu_bus_buffer.scala 145:114] + node _T_134 = bits(buf_byteen[3], 2, 2) @[lsu_bus_buffer.scala 145:110] + node _T_135 = and(ld_addr_hitvec_lo_3, _T_134) @[lsu_bus_buffer.scala 145:95] + node _T_136 = bits(ldst_byteen_lo_m, 2, 2) @[lsu_bus_buffer.scala 145:132] + node _T_137 = and(_T_135, _T_136) @[lsu_bus_buffer.scala 145:114] + node _T_138 = cat(_T_137, _T_133) @[Cat.scala 29:58] + node _T_139 = cat(_T_138, _T_129) @[Cat.scala 29:58] + node ld_byte_hitvec_lo_2 = cat(_T_139, _T_125) @[Cat.scala 29:58] + node _T_140 = bits(buf_byteen[0], 3, 3) @[lsu_bus_buffer.scala 145:110] + node _T_141 = and(ld_addr_hitvec_lo_0, _T_140) @[lsu_bus_buffer.scala 145:95] + node _T_142 = bits(ldst_byteen_lo_m, 3, 3) @[lsu_bus_buffer.scala 145:132] + node _T_143 = and(_T_141, _T_142) @[lsu_bus_buffer.scala 145:114] + node _T_144 = bits(buf_byteen[1], 3, 3) @[lsu_bus_buffer.scala 145:110] + node _T_145 = and(ld_addr_hitvec_lo_1, _T_144) @[lsu_bus_buffer.scala 145:95] + node _T_146 = bits(ldst_byteen_lo_m, 3, 3) @[lsu_bus_buffer.scala 145:132] + node _T_147 = and(_T_145, _T_146) @[lsu_bus_buffer.scala 145:114] + node _T_148 = bits(buf_byteen[2], 3, 3) @[lsu_bus_buffer.scala 145:110] + node _T_149 = and(ld_addr_hitvec_lo_2, _T_148) @[lsu_bus_buffer.scala 145:95] + node _T_150 = bits(ldst_byteen_lo_m, 3, 3) @[lsu_bus_buffer.scala 145:132] + node _T_151 = and(_T_149, _T_150) @[lsu_bus_buffer.scala 145:114] + node _T_152 = bits(buf_byteen[3], 3, 3) @[lsu_bus_buffer.scala 145:110] + node _T_153 = and(ld_addr_hitvec_lo_3, _T_152) @[lsu_bus_buffer.scala 145:95] + node _T_154 = bits(ldst_byteen_lo_m, 3, 3) @[lsu_bus_buffer.scala 145:132] + node _T_155 = and(_T_153, _T_154) @[lsu_bus_buffer.scala 145:114] + node _T_156 = cat(_T_155, _T_151) @[Cat.scala 29:58] + node _T_157 = cat(_T_156, _T_147) @[Cat.scala 29:58] + node ld_byte_hitvec_lo_3 = cat(_T_157, _T_143) @[Cat.scala 29:58] + node _T_158 = bits(buf_byteen[0], 0, 0) @[lsu_bus_buffer.scala 146:110] + node _T_159 = and(ld_addr_hitvec_hi_0, _T_158) @[lsu_bus_buffer.scala 146:95] + node _T_160 = bits(ldst_byteen_hi_m, 0, 0) @[lsu_bus_buffer.scala 146:132] + node _T_161 = and(_T_159, _T_160) @[lsu_bus_buffer.scala 146:114] + node _T_162 = bits(buf_byteen[1], 0, 0) @[lsu_bus_buffer.scala 146:110] + node _T_163 = and(ld_addr_hitvec_hi_1, _T_162) @[lsu_bus_buffer.scala 146:95] + node _T_164 = bits(ldst_byteen_hi_m, 0, 0) @[lsu_bus_buffer.scala 146:132] + node _T_165 = and(_T_163, _T_164) @[lsu_bus_buffer.scala 146:114] + node _T_166 = bits(buf_byteen[2], 0, 0) @[lsu_bus_buffer.scala 146:110] + node _T_167 = and(ld_addr_hitvec_hi_2, _T_166) @[lsu_bus_buffer.scala 146:95] + node _T_168 = bits(ldst_byteen_hi_m, 0, 0) @[lsu_bus_buffer.scala 146:132] + node _T_169 = and(_T_167, _T_168) @[lsu_bus_buffer.scala 146:114] + node _T_170 = bits(buf_byteen[3], 0, 0) @[lsu_bus_buffer.scala 146:110] + node _T_171 = and(ld_addr_hitvec_hi_3, _T_170) @[lsu_bus_buffer.scala 146:95] + node _T_172 = bits(ldst_byteen_hi_m, 0, 0) @[lsu_bus_buffer.scala 146:132] + node _T_173 = and(_T_171, _T_172) @[lsu_bus_buffer.scala 146:114] + node _T_174 = cat(_T_173, _T_169) @[Cat.scala 29:58] + node _T_175 = cat(_T_174, _T_165) @[Cat.scala 29:58] + node ld_byte_hitvec_hi_0 = cat(_T_175, _T_161) @[Cat.scala 29:58] + node _T_176 = bits(buf_byteen[0], 1, 1) @[lsu_bus_buffer.scala 146:110] + node _T_177 = and(ld_addr_hitvec_hi_0, _T_176) @[lsu_bus_buffer.scala 146:95] + node _T_178 = bits(ldst_byteen_hi_m, 1, 1) @[lsu_bus_buffer.scala 146:132] + node _T_179 = and(_T_177, _T_178) @[lsu_bus_buffer.scala 146:114] + node _T_180 = bits(buf_byteen[1], 1, 1) @[lsu_bus_buffer.scala 146:110] + node _T_181 = and(ld_addr_hitvec_hi_1, _T_180) @[lsu_bus_buffer.scala 146:95] + node _T_182 = bits(ldst_byteen_hi_m, 1, 1) @[lsu_bus_buffer.scala 146:132] + node _T_183 = and(_T_181, _T_182) @[lsu_bus_buffer.scala 146:114] + node _T_184 = bits(buf_byteen[2], 1, 1) @[lsu_bus_buffer.scala 146:110] + node _T_185 = and(ld_addr_hitvec_hi_2, _T_184) @[lsu_bus_buffer.scala 146:95] + node _T_186 = bits(ldst_byteen_hi_m, 1, 1) @[lsu_bus_buffer.scala 146:132] + node _T_187 = and(_T_185, _T_186) @[lsu_bus_buffer.scala 146:114] + node _T_188 = bits(buf_byteen[3], 1, 1) @[lsu_bus_buffer.scala 146:110] + node _T_189 = and(ld_addr_hitvec_hi_3, _T_188) @[lsu_bus_buffer.scala 146:95] + node _T_190 = bits(ldst_byteen_hi_m, 1, 1) @[lsu_bus_buffer.scala 146:132] + node _T_191 = and(_T_189, _T_190) @[lsu_bus_buffer.scala 146:114] + node _T_192 = cat(_T_191, _T_187) @[Cat.scala 29:58] + node _T_193 = cat(_T_192, _T_183) @[Cat.scala 29:58] + node ld_byte_hitvec_hi_1 = cat(_T_193, _T_179) @[Cat.scala 29:58] + node _T_194 = bits(buf_byteen[0], 2, 2) @[lsu_bus_buffer.scala 146:110] + node _T_195 = and(ld_addr_hitvec_hi_0, _T_194) @[lsu_bus_buffer.scala 146:95] + node _T_196 = bits(ldst_byteen_hi_m, 2, 2) @[lsu_bus_buffer.scala 146:132] + node _T_197 = and(_T_195, _T_196) @[lsu_bus_buffer.scala 146:114] + node _T_198 = bits(buf_byteen[1], 2, 2) @[lsu_bus_buffer.scala 146:110] + node _T_199 = and(ld_addr_hitvec_hi_1, _T_198) @[lsu_bus_buffer.scala 146:95] + node _T_200 = bits(ldst_byteen_hi_m, 2, 2) @[lsu_bus_buffer.scala 146:132] + node _T_201 = and(_T_199, _T_200) @[lsu_bus_buffer.scala 146:114] + node _T_202 = bits(buf_byteen[2], 2, 2) @[lsu_bus_buffer.scala 146:110] + node _T_203 = and(ld_addr_hitvec_hi_2, _T_202) @[lsu_bus_buffer.scala 146:95] + node _T_204 = bits(ldst_byteen_hi_m, 2, 2) @[lsu_bus_buffer.scala 146:132] + node _T_205 = and(_T_203, _T_204) @[lsu_bus_buffer.scala 146:114] + node _T_206 = bits(buf_byteen[3], 2, 2) @[lsu_bus_buffer.scala 146:110] + node _T_207 = and(ld_addr_hitvec_hi_3, _T_206) @[lsu_bus_buffer.scala 146:95] + node _T_208 = bits(ldst_byteen_hi_m, 2, 2) @[lsu_bus_buffer.scala 146:132] + node _T_209 = and(_T_207, _T_208) @[lsu_bus_buffer.scala 146:114] + node _T_210 = cat(_T_209, _T_205) @[Cat.scala 29:58] + node _T_211 = cat(_T_210, _T_201) @[Cat.scala 29:58] + node ld_byte_hitvec_hi_2 = cat(_T_211, _T_197) @[Cat.scala 29:58] + node _T_212 = bits(buf_byteen[0], 3, 3) @[lsu_bus_buffer.scala 146:110] + node _T_213 = and(ld_addr_hitvec_hi_0, _T_212) @[lsu_bus_buffer.scala 146:95] + node _T_214 = bits(ldst_byteen_hi_m, 3, 3) @[lsu_bus_buffer.scala 146:132] + node _T_215 = and(_T_213, _T_214) @[lsu_bus_buffer.scala 146:114] + node _T_216 = bits(buf_byteen[1], 3, 3) @[lsu_bus_buffer.scala 146:110] + node _T_217 = and(ld_addr_hitvec_hi_1, _T_216) @[lsu_bus_buffer.scala 146:95] + node _T_218 = bits(ldst_byteen_hi_m, 3, 3) @[lsu_bus_buffer.scala 146:132] + node _T_219 = and(_T_217, _T_218) @[lsu_bus_buffer.scala 146:114] + node _T_220 = bits(buf_byteen[2], 3, 3) @[lsu_bus_buffer.scala 146:110] + node _T_221 = and(ld_addr_hitvec_hi_2, _T_220) @[lsu_bus_buffer.scala 146:95] + node _T_222 = bits(ldst_byteen_hi_m, 3, 3) @[lsu_bus_buffer.scala 146:132] + node _T_223 = and(_T_221, _T_222) @[lsu_bus_buffer.scala 146:114] + node _T_224 = bits(buf_byteen[3], 3, 3) @[lsu_bus_buffer.scala 146:110] + node _T_225 = and(ld_addr_hitvec_hi_3, _T_224) @[lsu_bus_buffer.scala 146:95] + node _T_226 = bits(ldst_byteen_hi_m, 3, 3) @[lsu_bus_buffer.scala 146:132] + node _T_227 = and(_T_225, _T_226) @[lsu_bus_buffer.scala 146:114] + node _T_228 = cat(_T_227, _T_223) @[Cat.scala 29:58] + node _T_229 = cat(_T_228, _T_219) @[Cat.scala 29:58] + node ld_byte_hitvec_hi_3 = cat(_T_229, _T_215) @[Cat.scala 29:58] + wire buf_age_younger : UInt<4>[4] @[lsu_bus_buffer.scala 148:29] + buf_age_younger[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 149:19] + buf_age_younger[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 149:19] + buf_age_younger[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 149:19] + buf_age_younger[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 149:19] + node _T_230 = bits(ld_byte_hitvec_lo_0, 0, 0) @[lsu_bus_buffer.scala 150:93] + node _T_231 = and(ld_byte_hitvec_lo_0, buf_age_younger[0]) @[lsu_bus_buffer.scala 150:122] + node _T_232 = orr(_T_231) @[lsu_bus_buffer.scala 150:144] + node _T_233 = eq(_T_232, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:99] + node _T_234 = and(_T_230, _T_233) @[lsu_bus_buffer.scala 150:97] + node _T_235 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[lsu_bus_buffer.scala 150:170] + node _T_236 = eq(_T_235, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:150] + node _T_237 = and(_T_234, _T_236) @[lsu_bus_buffer.scala 150:148] + node _T_238 = bits(ld_byte_hitvec_lo_0, 1, 1) @[lsu_bus_buffer.scala 150:93] + node _T_239 = and(ld_byte_hitvec_lo_0, buf_age_younger[1]) @[lsu_bus_buffer.scala 150:122] + node _T_240 = orr(_T_239) @[lsu_bus_buffer.scala 150:144] + node _T_241 = eq(_T_240, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:99] + node _T_242 = and(_T_238, _T_241) @[lsu_bus_buffer.scala 150:97] + node _T_243 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[lsu_bus_buffer.scala 150:170] + node _T_244 = eq(_T_243, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:150] + node _T_245 = and(_T_242, _T_244) @[lsu_bus_buffer.scala 150:148] + node _T_246 = bits(ld_byte_hitvec_lo_0, 2, 2) @[lsu_bus_buffer.scala 150:93] + node _T_247 = and(ld_byte_hitvec_lo_0, buf_age_younger[2]) @[lsu_bus_buffer.scala 150:122] + node _T_248 = orr(_T_247) @[lsu_bus_buffer.scala 150:144] + node _T_249 = eq(_T_248, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:99] + node _T_250 = and(_T_246, _T_249) @[lsu_bus_buffer.scala 150:97] + node _T_251 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[lsu_bus_buffer.scala 150:170] + node _T_252 = eq(_T_251, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:150] + node _T_253 = and(_T_250, _T_252) @[lsu_bus_buffer.scala 150:148] + node _T_254 = bits(ld_byte_hitvec_lo_0, 3, 3) @[lsu_bus_buffer.scala 150:93] + node _T_255 = and(ld_byte_hitvec_lo_0, buf_age_younger[3]) @[lsu_bus_buffer.scala 150:122] + node _T_256 = orr(_T_255) @[lsu_bus_buffer.scala 150:144] + node _T_257 = eq(_T_256, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:99] + node _T_258 = and(_T_254, _T_257) @[lsu_bus_buffer.scala 150:97] + node _T_259 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[lsu_bus_buffer.scala 150:170] + node _T_260 = eq(_T_259, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:150] + node _T_261 = and(_T_258, _T_260) @[lsu_bus_buffer.scala 150:148] + node _T_262 = cat(_T_261, _T_253) @[Cat.scala 29:58] + node _T_263 = cat(_T_262, _T_245) @[Cat.scala 29:58] + node _T_264 = cat(_T_263, _T_237) @[Cat.scala 29:58] + node _T_265 = bits(ld_byte_hitvec_lo_1, 0, 0) @[lsu_bus_buffer.scala 150:93] + node _T_266 = and(ld_byte_hitvec_lo_1, buf_age_younger[0]) @[lsu_bus_buffer.scala 150:122] + node _T_267 = orr(_T_266) @[lsu_bus_buffer.scala 150:144] + node _T_268 = eq(_T_267, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:99] + node _T_269 = and(_T_265, _T_268) @[lsu_bus_buffer.scala 150:97] + node _T_270 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[lsu_bus_buffer.scala 150:170] + node _T_271 = eq(_T_270, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:150] + node _T_272 = and(_T_269, _T_271) @[lsu_bus_buffer.scala 150:148] + node _T_273 = bits(ld_byte_hitvec_lo_1, 1, 1) @[lsu_bus_buffer.scala 150:93] + node _T_274 = and(ld_byte_hitvec_lo_1, buf_age_younger[1]) @[lsu_bus_buffer.scala 150:122] + node _T_275 = orr(_T_274) @[lsu_bus_buffer.scala 150:144] + node _T_276 = eq(_T_275, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:99] + node _T_277 = and(_T_273, _T_276) @[lsu_bus_buffer.scala 150:97] + node _T_278 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[lsu_bus_buffer.scala 150:170] + node _T_279 = eq(_T_278, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:150] + node _T_280 = and(_T_277, _T_279) @[lsu_bus_buffer.scala 150:148] + node _T_281 = bits(ld_byte_hitvec_lo_1, 2, 2) @[lsu_bus_buffer.scala 150:93] + node _T_282 = and(ld_byte_hitvec_lo_1, buf_age_younger[2]) @[lsu_bus_buffer.scala 150:122] + node _T_283 = orr(_T_282) @[lsu_bus_buffer.scala 150:144] + node _T_284 = eq(_T_283, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:99] + node _T_285 = and(_T_281, _T_284) @[lsu_bus_buffer.scala 150:97] + node _T_286 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[lsu_bus_buffer.scala 150:170] + node _T_287 = eq(_T_286, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:150] + node _T_288 = and(_T_285, _T_287) @[lsu_bus_buffer.scala 150:148] + node _T_289 = bits(ld_byte_hitvec_lo_1, 3, 3) @[lsu_bus_buffer.scala 150:93] + node _T_290 = and(ld_byte_hitvec_lo_1, buf_age_younger[3]) @[lsu_bus_buffer.scala 150:122] + node _T_291 = orr(_T_290) @[lsu_bus_buffer.scala 150:144] + node _T_292 = eq(_T_291, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:99] + node _T_293 = and(_T_289, _T_292) @[lsu_bus_buffer.scala 150:97] + node _T_294 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[lsu_bus_buffer.scala 150:170] + node _T_295 = eq(_T_294, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:150] + node _T_296 = and(_T_293, _T_295) @[lsu_bus_buffer.scala 150:148] + node _T_297 = cat(_T_296, _T_288) @[Cat.scala 29:58] + node _T_298 = cat(_T_297, _T_280) @[Cat.scala 29:58] + node _T_299 = cat(_T_298, _T_272) @[Cat.scala 29:58] + node _T_300 = bits(ld_byte_hitvec_lo_2, 0, 0) @[lsu_bus_buffer.scala 150:93] + node _T_301 = and(ld_byte_hitvec_lo_2, buf_age_younger[0]) @[lsu_bus_buffer.scala 150:122] + node _T_302 = orr(_T_301) @[lsu_bus_buffer.scala 150:144] + node _T_303 = eq(_T_302, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:99] + node _T_304 = and(_T_300, _T_303) @[lsu_bus_buffer.scala 150:97] + node _T_305 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[lsu_bus_buffer.scala 150:170] + node _T_306 = eq(_T_305, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:150] + node _T_307 = and(_T_304, _T_306) @[lsu_bus_buffer.scala 150:148] + node _T_308 = bits(ld_byte_hitvec_lo_2, 1, 1) @[lsu_bus_buffer.scala 150:93] + node _T_309 = and(ld_byte_hitvec_lo_2, buf_age_younger[1]) @[lsu_bus_buffer.scala 150:122] + node _T_310 = orr(_T_309) @[lsu_bus_buffer.scala 150:144] + node _T_311 = eq(_T_310, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:99] + node _T_312 = and(_T_308, _T_311) @[lsu_bus_buffer.scala 150:97] + node _T_313 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[lsu_bus_buffer.scala 150:170] + node _T_314 = eq(_T_313, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:150] + node _T_315 = and(_T_312, _T_314) @[lsu_bus_buffer.scala 150:148] + node _T_316 = bits(ld_byte_hitvec_lo_2, 2, 2) @[lsu_bus_buffer.scala 150:93] + node _T_317 = and(ld_byte_hitvec_lo_2, buf_age_younger[2]) @[lsu_bus_buffer.scala 150:122] + node _T_318 = orr(_T_317) @[lsu_bus_buffer.scala 150:144] + node _T_319 = eq(_T_318, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:99] + node _T_320 = and(_T_316, _T_319) @[lsu_bus_buffer.scala 150:97] + node _T_321 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[lsu_bus_buffer.scala 150:170] + node _T_322 = eq(_T_321, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:150] + node _T_323 = and(_T_320, _T_322) @[lsu_bus_buffer.scala 150:148] + node _T_324 = bits(ld_byte_hitvec_lo_2, 3, 3) @[lsu_bus_buffer.scala 150:93] + node _T_325 = and(ld_byte_hitvec_lo_2, buf_age_younger[3]) @[lsu_bus_buffer.scala 150:122] + node _T_326 = orr(_T_325) @[lsu_bus_buffer.scala 150:144] + node _T_327 = eq(_T_326, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:99] + node _T_328 = and(_T_324, _T_327) @[lsu_bus_buffer.scala 150:97] + node _T_329 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[lsu_bus_buffer.scala 150:170] + node _T_330 = eq(_T_329, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:150] + node _T_331 = and(_T_328, _T_330) @[lsu_bus_buffer.scala 150:148] + node _T_332 = cat(_T_331, _T_323) @[Cat.scala 29:58] + node _T_333 = cat(_T_332, _T_315) @[Cat.scala 29:58] + node _T_334 = cat(_T_333, _T_307) @[Cat.scala 29:58] + node _T_335 = bits(ld_byte_hitvec_lo_3, 0, 0) @[lsu_bus_buffer.scala 150:93] + node _T_336 = and(ld_byte_hitvec_lo_3, buf_age_younger[0]) @[lsu_bus_buffer.scala 150:122] + node _T_337 = orr(_T_336) @[lsu_bus_buffer.scala 150:144] + node _T_338 = eq(_T_337, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:99] + node _T_339 = and(_T_335, _T_338) @[lsu_bus_buffer.scala 150:97] + node _T_340 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[lsu_bus_buffer.scala 150:170] + node _T_341 = eq(_T_340, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:150] + node _T_342 = and(_T_339, _T_341) @[lsu_bus_buffer.scala 150:148] + node _T_343 = bits(ld_byte_hitvec_lo_3, 1, 1) @[lsu_bus_buffer.scala 150:93] + node _T_344 = and(ld_byte_hitvec_lo_3, buf_age_younger[1]) @[lsu_bus_buffer.scala 150:122] + node _T_345 = orr(_T_344) @[lsu_bus_buffer.scala 150:144] + node _T_346 = eq(_T_345, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:99] + node _T_347 = and(_T_343, _T_346) @[lsu_bus_buffer.scala 150:97] + node _T_348 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[lsu_bus_buffer.scala 150:170] + node _T_349 = eq(_T_348, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:150] + node _T_350 = and(_T_347, _T_349) @[lsu_bus_buffer.scala 150:148] + node _T_351 = bits(ld_byte_hitvec_lo_3, 2, 2) @[lsu_bus_buffer.scala 150:93] + node _T_352 = and(ld_byte_hitvec_lo_3, buf_age_younger[2]) @[lsu_bus_buffer.scala 150:122] + node _T_353 = orr(_T_352) @[lsu_bus_buffer.scala 150:144] + node _T_354 = eq(_T_353, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:99] + node _T_355 = and(_T_351, _T_354) @[lsu_bus_buffer.scala 150:97] + node _T_356 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[lsu_bus_buffer.scala 150:170] + node _T_357 = eq(_T_356, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:150] + node _T_358 = and(_T_355, _T_357) @[lsu_bus_buffer.scala 150:148] + node _T_359 = bits(ld_byte_hitvec_lo_3, 3, 3) @[lsu_bus_buffer.scala 150:93] + node _T_360 = and(ld_byte_hitvec_lo_3, buf_age_younger[3]) @[lsu_bus_buffer.scala 150:122] + node _T_361 = orr(_T_360) @[lsu_bus_buffer.scala 150:144] + node _T_362 = eq(_T_361, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:99] + node _T_363 = and(_T_359, _T_362) @[lsu_bus_buffer.scala 150:97] + node _T_364 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[lsu_bus_buffer.scala 150:170] + node _T_365 = eq(_T_364, UInt<1>("h00")) @[lsu_bus_buffer.scala 150:150] + node _T_366 = and(_T_363, _T_365) @[lsu_bus_buffer.scala 150:148] + node _T_367 = cat(_T_366, _T_358) @[Cat.scala 29:58] + node _T_368 = cat(_T_367, _T_350) @[Cat.scala 29:58] + node _T_369 = cat(_T_368, _T_342) @[Cat.scala 29:58] + ld_byte_hitvecfn_lo[0] <= _T_264 @[lsu_bus_buffer.scala 150:23] + ld_byte_hitvecfn_lo[1] <= _T_299 @[lsu_bus_buffer.scala 150:23] + ld_byte_hitvecfn_lo[2] <= _T_334 @[lsu_bus_buffer.scala 150:23] + ld_byte_hitvecfn_lo[3] <= _T_369 @[lsu_bus_buffer.scala 150:23] + node _T_370 = bits(ld_byte_hitvec_hi_0, 0, 0) @[lsu_bus_buffer.scala 151:93] + node _T_371 = and(ld_byte_hitvec_hi_0, buf_age_younger[0]) @[lsu_bus_buffer.scala 151:122] + node _T_372 = orr(_T_371) @[lsu_bus_buffer.scala 151:144] + node _T_373 = eq(_T_372, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:99] + node _T_374 = and(_T_370, _T_373) @[lsu_bus_buffer.scala 151:97] + node _T_375 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[lsu_bus_buffer.scala 151:170] + node _T_376 = eq(_T_375, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:150] + node _T_377 = and(_T_374, _T_376) @[lsu_bus_buffer.scala 151:148] + node _T_378 = bits(ld_byte_hitvec_hi_0, 1, 1) @[lsu_bus_buffer.scala 151:93] + node _T_379 = and(ld_byte_hitvec_hi_0, buf_age_younger[1]) @[lsu_bus_buffer.scala 151:122] + node _T_380 = orr(_T_379) @[lsu_bus_buffer.scala 151:144] + node _T_381 = eq(_T_380, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:99] + node _T_382 = and(_T_378, _T_381) @[lsu_bus_buffer.scala 151:97] + node _T_383 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[lsu_bus_buffer.scala 151:170] + node _T_384 = eq(_T_383, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:150] + node _T_385 = and(_T_382, _T_384) @[lsu_bus_buffer.scala 151:148] + node _T_386 = bits(ld_byte_hitvec_hi_0, 2, 2) @[lsu_bus_buffer.scala 151:93] + node _T_387 = and(ld_byte_hitvec_hi_0, buf_age_younger[2]) @[lsu_bus_buffer.scala 151:122] + node _T_388 = orr(_T_387) @[lsu_bus_buffer.scala 151:144] + node _T_389 = eq(_T_388, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:99] + node _T_390 = and(_T_386, _T_389) @[lsu_bus_buffer.scala 151:97] + node _T_391 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[lsu_bus_buffer.scala 151:170] + node _T_392 = eq(_T_391, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:150] + node _T_393 = and(_T_390, _T_392) @[lsu_bus_buffer.scala 151:148] + node _T_394 = bits(ld_byte_hitvec_hi_0, 3, 3) @[lsu_bus_buffer.scala 151:93] + node _T_395 = and(ld_byte_hitvec_hi_0, buf_age_younger[3]) @[lsu_bus_buffer.scala 151:122] + node _T_396 = orr(_T_395) @[lsu_bus_buffer.scala 151:144] + node _T_397 = eq(_T_396, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:99] + node _T_398 = and(_T_394, _T_397) @[lsu_bus_buffer.scala 151:97] + node _T_399 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[lsu_bus_buffer.scala 151:170] + node _T_400 = eq(_T_399, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:150] + node _T_401 = and(_T_398, _T_400) @[lsu_bus_buffer.scala 151:148] + node _T_402 = cat(_T_401, _T_393) @[Cat.scala 29:58] + node _T_403 = cat(_T_402, _T_385) @[Cat.scala 29:58] + node _T_404 = cat(_T_403, _T_377) @[Cat.scala 29:58] + node _T_405 = bits(ld_byte_hitvec_hi_1, 0, 0) @[lsu_bus_buffer.scala 151:93] + node _T_406 = and(ld_byte_hitvec_hi_1, buf_age_younger[0]) @[lsu_bus_buffer.scala 151:122] + node _T_407 = orr(_T_406) @[lsu_bus_buffer.scala 151:144] + node _T_408 = eq(_T_407, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:99] + node _T_409 = and(_T_405, _T_408) @[lsu_bus_buffer.scala 151:97] + node _T_410 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[lsu_bus_buffer.scala 151:170] + node _T_411 = eq(_T_410, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:150] + node _T_412 = and(_T_409, _T_411) @[lsu_bus_buffer.scala 151:148] + node _T_413 = bits(ld_byte_hitvec_hi_1, 1, 1) @[lsu_bus_buffer.scala 151:93] + node _T_414 = and(ld_byte_hitvec_hi_1, buf_age_younger[1]) @[lsu_bus_buffer.scala 151:122] + node _T_415 = orr(_T_414) @[lsu_bus_buffer.scala 151:144] + node _T_416 = eq(_T_415, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:99] + node _T_417 = and(_T_413, _T_416) @[lsu_bus_buffer.scala 151:97] + node _T_418 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[lsu_bus_buffer.scala 151:170] + node _T_419 = eq(_T_418, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:150] + node _T_420 = and(_T_417, _T_419) @[lsu_bus_buffer.scala 151:148] + node _T_421 = bits(ld_byte_hitvec_hi_1, 2, 2) @[lsu_bus_buffer.scala 151:93] + node _T_422 = and(ld_byte_hitvec_hi_1, buf_age_younger[2]) @[lsu_bus_buffer.scala 151:122] + node _T_423 = orr(_T_422) @[lsu_bus_buffer.scala 151:144] + node _T_424 = eq(_T_423, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:99] + node _T_425 = and(_T_421, _T_424) @[lsu_bus_buffer.scala 151:97] + node _T_426 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[lsu_bus_buffer.scala 151:170] + node _T_427 = eq(_T_426, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:150] + node _T_428 = and(_T_425, _T_427) @[lsu_bus_buffer.scala 151:148] + node _T_429 = bits(ld_byte_hitvec_hi_1, 3, 3) @[lsu_bus_buffer.scala 151:93] + node _T_430 = and(ld_byte_hitvec_hi_1, buf_age_younger[3]) @[lsu_bus_buffer.scala 151:122] + node _T_431 = orr(_T_430) @[lsu_bus_buffer.scala 151:144] + node _T_432 = eq(_T_431, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:99] + node _T_433 = and(_T_429, _T_432) @[lsu_bus_buffer.scala 151:97] + node _T_434 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[lsu_bus_buffer.scala 151:170] + node _T_435 = eq(_T_434, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:150] + node _T_436 = and(_T_433, _T_435) @[lsu_bus_buffer.scala 151:148] + node _T_437 = cat(_T_436, _T_428) @[Cat.scala 29:58] + node _T_438 = cat(_T_437, _T_420) @[Cat.scala 29:58] + node _T_439 = cat(_T_438, _T_412) @[Cat.scala 29:58] + node _T_440 = bits(ld_byte_hitvec_hi_2, 0, 0) @[lsu_bus_buffer.scala 151:93] + node _T_441 = and(ld_byte_hitvec_hi_2, buf_age_younger[0]) @[lsu_bus_buffer.scala 151:122] + node _T_442 = orr(_T_441) @[lsu_bus_buffer.scala 151:144] + node _T_443 = eq(_T_442, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:99] + node _T_444 = and(_T_440, _T_443) @[lsu_bus_buffer.scala 151:97] + node _T_445 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[lsu_bus_buffer.scala 151:170] + node _T_446 = eq(_T_445, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:150] + node _T_447 = and(_T_444, _T_446) @[lsu_bus_buffer.scala 151:148] + node _T_448 = bits(ld_byte_hitvec_hi_2, 1, 1) @[lsu_bus_buffer.scala 151:93] + node _T_449 = and(ld_byte_hitvec_hi_2, buf_age_younger[1]) @[lsu_bus_buffer.scala 151:122] + node _T_450 = orr(_T_449) @[lsu_bus_buffer.scala 151:144] + node _T_451 = eq(_T_450, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:99] + node _T_452 = and(_T_448, _T_451) @[lsu_bus_buffer.scala 151:97] + node _T_453 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[lsu_bus_buffer.scala 151:170] + node _T_454 = eq(_T_453, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:150] + node _T_455 = and(_T_452, _T_454) @[lsu_bus_buffer.scala 151:148] + node _T_456 = bits(ld_byte_hitvec_hi_2, 2, 2) @[lsu_bus_buffer.scala 151:93] + node _T_457 = and(ld_byte_hitvec_hi_2, buf_age_younger[2]) @[lsu_bus_buffer.scala 151:122] + node _T_458 = orr(_T_457) @[lsu_bus_buffer.scala 151:144] + node _T_459 = eq(_T_458, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:99] + node _T_460 = and(_T_456, _T_459) @[lsu_bus_buffer.scala 151:97] + node _T_461 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[lsu_bus_buffer.scala 151:170] + node _T_462 = eq(_T_461, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:150] + node _T_463 = and(_T_460, _T_462) @[lsu_bus_buffer.scala 151:148] + node _T_464 = bits(ld_byte_hitvec_hi_2, 3, 3) @[lsu_bus_buffer.scala 151:93] + node _T_465 = and(ld_byte_hitvec_hi_2, buf_age_younger[3]) @[lsu_bus_buffer.scala 151:122] + node _T_466 = orr(_T_465) @[lsu_bus_buffer.scala 151:144] + node _T_467 = eq(_T_466, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:99] + node _T_468 = and(_T_464, _T_467) @[lsu_bus_buffer.scala 151:97] + node _T_469 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[lsu_bus_buffer.scala 151:170] + node _T_470 = eq(_T_469, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:150] + node _T_471 = and(_T_468, _T_470) @[lsu_bus_buffer.scala 151:148] + node _T_472 = cat(_T_471, _T_463) @[Cat.scala 29:58] + node _T_473 = cat(_T_472, _T_455) @[Cat.scala 29:58] + node _T_474 = cat(_T_473, _T_447) @[Cat.scala 29:58] + node _T_475 = bits(ld_byte_hitvec_hi_3, 0, 0) @[lsu_bus_buffer.scala 151:93] + node _T_476 = and(ld_byte_hitvec_hi_3, buf_age_younger[0]) @[lsu_bus_buffer.scala 151:122] + node _T_477 = orr(_T_476) @[lsu_bus_buffer.scala 151:144] + node _T_478 = eq(_T_477, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:99] + node _T_479 = and(_T_475, _T_478) @[lsu_bus_buffer.scala 151:97] + node _T_480 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[lsu_bus_buffer.scala 151:170] + node _T_481 = eq(_T_480, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:150] + node _T_482 = and(_T_479, _T_481) @[lsu_bus_buffer.scala 151:148] + node _T_483 = bits(ld_byte_hitvec_hi_3, 1, 1) @[lsu_bus_buffer.scala 151:93] + node _T_484 = and(ld_byte_hitvec_hi_3, buf_age_younger[1]) @[lsu_bus_buffer.scala 151:122] + node _T_485 = orr(_T_484) @[lsu_bus_buffer.scala 151:144] + node _T_486 = eq(_T_485, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:99] + node _T_487 = and(_T_483, _T_486) @[lsu_bus_buffer.scala 151:97] + node _T_488 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[lsu_bus_buffer.scala 151:170] + node _T_489 = eq(_T_488, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:150] + node _T_490 = and(_T_487, _T_489) @[lsu_bus_buffer.scala 151:148] + node _T_491 = bits(ld_byte_hitvec_hi_3, 2, 2) @[lsu_bus_buffer.scala 151:93] + node _T_492 = and(ld_byte_hitvec_hi_3, buf_age_younger[2]) @[lsu_bus_buffer.scala 151:122] + node _T_493 = orr(_T_492) @[lsu_bus_buffer.scala 151:144] + node _T_494 = eq(_T_493, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:99] + node _T_495 = and(_T_491, _T_494) @[lsu_bus_buffer.scala 151:97] + node _T_496 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[lsu_bus_buffer.scala 151:170] + node _T_497 = eq(_T_496, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:150] + node _T_498 = and(_T_495, _T_497) @[lsu_bus_buffer.scala 151:148] + node _T_499 = bits(ld_byte_hitvec_hi_3, 3, 3) @[lsu_bus_buffer.scala 151:93] + node _T_500 = and(ld_byte_hitvec_hi_3, buf_age_younger[3]) @[lsu_bus_buffer.scala 151:122] + node _T_501 = orr(_T_500) @[lsu_bus_buffer.scala 151:144] + node _T_502 = eq(_T_501, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:99] + node _T_503 = and(_T_499, _T_502) @[lsu_bus_buffer.scala 151:97] + node _T_504 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[lsu_bus_buffer.scala 151:170] + node _T_505 = eq(_T_504, UInt<1>("h00")) @[lsu_bus_buffer.scala 151:150] + node _T_506 = and(_T_503, _T_505) @[lsu_bus_buffer.scala 151:148] + node _T_507 = cat(_T_506, _T_498) @[Cat.scala 29:58] + node _T_508 = cat(_T_507, _T_490) @[Cat.scala 29:58] + node _T_509 = cat(_T_508, _T_482) @[Cat.scala 29:58] + ld_byte_hitvecfn_hi[0] <= _T_404 @[lsu_bus_buffer.scala 151:23] + ld_byte_hitvecfn_hi[1] <= _T_439 @[lsu_bus_buffer.scala 151:23] + ld_byte_hitvecfn_hi[2] <= _T_474 @[lsu_bus_buffer.scala 151:23] + ld_byte_hitvecfn_hi[3] <= _T_509 @[lsu_bus_buffer.scala 151:23] + wire ibuf_addr : UInt<32> + ibuf_addr <= UInt<1>("h00") + wire ibuf_write : UInt<1> + ibuf_write <= UInt<1>("h00") + wire ibuf_valid : UInt<1> + ibuf_valid <= UInt<1>("h00") + node _T_510 = bits(io.lsu_addr_m, 31, 2) @[lsu_bus_buffer.scala 156:43] + node _T_511 = bits(ibuf_addr, 31, 2) @[lsu_bus_buffer.scala 156:64] + node _T_512 = eq(_T_510, _T_511) @[lsu_bus_buffer.scala 156:51] + node _T_513 = and(_T_512, ibuf_write) @[lsu_bus_buffer.scala 156:73] + node _T_514 = and(_T_513, ibuf_valid) @[lsu_bus_buffer.scala 156:86] + node ld_addr_ibuf_hit_lo = and(_T_514, io.lsu_busreq_m) @[lsu_bus_buffer.scala 156:99] + node _T_515 = bits(io.end_addr_m, 31, 2) @[lsu_bus_buffer.scala 157:43] + node _T_516 = bits(ibuf_addr, 31, 2) @[lsu_bus_buffer.scala 157:64] + node _T_517 = eq(_T_515, _T_516) @[lsu_bus_buffer.scala 157:51] + node _T_518 = and(_T_517, ibuf_write) @[lsu_bus_buffer.scala 157:73] + node _T_519 = and(_T_518, ibuf_valid) @[lsu_bus_buffer.scala 157:86] + node ld_addr_ibuf_hit_hi = and(_T_519, io.lsu_busreq_m) @[lsu_bus_buffer.scala 157:99] + wire ibuf_byteen : UInt<4> + ibuf_byteen <= UInt<1>("h00") + node _T_520 = bits(ld_addr_ibuf_hit_lo, 0, 0) @[Bitwise.scala 72:15] + node _T_521 = mux(_T_520, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_522 = and(_T_521, ibuf_byteen) @[lsu_bus_buffer.scala 161:55] + node _T_523 = and(_T_522, ldst_byteen_lo_m) @[lsu_bus_buffer.scala 161:69] + ld_byte_ibuf_hit_lo <= _T_523 @[lsu_bus_buffer.scala 161:23] + node _T_524 = bits(ld_addr_ibuf_hit_hi, 0, 0) @[Bitwise.scala 72:15] + node _T_525 = mux(_T_524, UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_526 = and(_T_525, ibuf_byteen) @[lsu_bus_buffer.scala 162:55] + node _T_527 = and(_T_526, ldst_byteen_hi_m) @[lsu_bus_buffer.scala 162:69] + ld_byte_ibuf_hit_hi <= _T_527 @[lsu_bus_buffer.scala 162:23] + wire buf_data : UInt<32>[4] @[lsu_bus_buffer.scala 164:22] + buf_data[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 165:12] + buf_data[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 165:12] + buf_data[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 165:12] + buf_data[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 165:12] + wire fwd_data : UInt<32> + fwd_data <= UInt<1>("h00") + node _T_528 = bits(ld_byte_ibuf_hit_lo, 0, 0) @[lsu_bus_buffer.scala 167:81] + node _T_529 = bits(_T_528, 0, 0) @[Bitwise.scala 72:15] + node _T_530 = mux(_T_529, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_531 = bits(ld_byte_ibuf_hit_lo, 1, 1) @[lsu_bus_buffer.scala 167:81] + node _T_532 = bits(_T_531, 0, 0) @[Bitwise.scala 72:15] + node _T_533 = mux(_T_532, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_534 = bits(ld_byte_ibuf_hit_lo, 2, 2) @[lsu_bus_buffer.scala 167:81] + node _T_535 = bits(_T_534, 0, 0) @[Bitwise.scala 72:15] + node _T_536 = mux(_T_535, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_537 = bits(ld_byte_ibuf_hit_lo, 3, 3) @[lsu_bus_buffer.scala 167:81] + node _T_538 = bits(_T_537, 0, 0) @[Bitwise.scala 72:15] + node _T_539 = mux(_T_538, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_540 = cat(_T_539, _T_536) @[Cat.scala 29:58] + node _T_541 = cat(_T_540, _T_533) @[Cat.scala 29:58] + node ld_fwddata_buf_lo_initial = cat(_T_541, _T_530) @[Cat.scala 29:58] + node _T_542 = bits(ld_byte_ibuf_hit_hi, 0, 0) @[lsu_bus_buffer.scala 168:81] + node _T_543 = bits(_T_542, 0, 0) @[Bitwise.scala 72:15] + node _T_544 = mux(_T_543, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_545 = bits(ld_byte_ibuf_hit_hi, 1, 1) @[lsu_bus_buffer.scala 168:81] + node _T_546 = bits(_T_545, 0, 0) @[Bitwise.scala 72:15] + node _T_547 = mux(_T_546, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_548 = bits(ld_byte_ibuf_hit_hi, 2, 2) @[lsu_bus_buffer.scala 168:81] + node _T_549 = bits(_T_548, 0, 0) @[Bitwise.scala 72:15] + node _T_550 = mux(_T_549, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_551 = bits(ld_byte_ibuf_hit_hi, 3, 3) @[lsu_bus_buffer.scala 168:81] + node _T_552 = bits(_T_551, 0, 0) @[Bitwise.scala 72:15] + node _T_553 = mux(_T_552, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_554 = cat(_T_553, _T_550) @[Cat.scala 29:58] + node _T_555 = cat(_T_554, _T_547) @[Cat.scala 29:58] + node ld_fwddata_buf_hi_initial = cat(_T_555, _T_544) @[Cat.scala 29:58] + node _T_556 = bits(ld_byte_hitvecfn_lo[3], 0, 0) @[lsu_bus_buffer.scala 169:86] + node _T_557 = bits(_T_556, 0, 0) @[Bitwise.scala 72:15] + node _T_558 = mux(_T_557, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_559 = bits(buf_data[0], 31, 24) @[lsu_bus_buffer.scala 169:104] + node _T_560 = and(_T_558, _T_559) @[lsu_bus_buffer.scala 169:91] + node _T_561 = bits(ld_byte_hitvecfn_lo[3], 1, 1) @[lsu_bus_buffer.scala 169:86] + node _T_562 = bits(_T_561, 0, 0) @[Bitwise.scala 72:15] + node _T_563 = mux(_T_562, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_564 = bits(buf_data[1], 31, 24) @[lsu_bus_buffer.scala 169:104] + node _T_565 = and(_T_563, _T_564) @[lsu_bus_buffer.scala 169:91] + node _T_566 = bits(ld_byte_hitvecfn_lo[3], 2, 2) @[lsu_bus_buffer.scala 169:86] + node _T_567 = bits(_T_566, 0, 0) @[Bitwise.scala 72:15] + node _T_568 = mux(_T_567, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_569 = bits(buf_data[2], 31, 24) @[lsu_bus_buffer.scala 169:104] + node _T_570 = and(_T_568, _T_569) @[lsu_bus_buffer.scala 169:91] + node _T_571 = bits(ld_byte_hitvecfn_lo[3], 3, 3) @[lsu_bus_buffer.scala 169:86] + node _T_572 = bits(_T_571, 0, 0) @[Bitwise.scala 72:15] + node _T_573 = mux(_T_572, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_574 = bits(buf_data[3], 31, 24) @[lsu_bus_buffer.scala 169:104] + node _T_575 = and(_T_573, _T_574) @[lsu_bus_buffer.scala 169:91] + node _T_576 = or(_T_560, _T_565) @[lsu_bus_buffer.scala 169:123] + node _T_577 = or(_T_576, _T_570) @[lsu_bus_buffer.scala 169:123] + node _T_578 = or(_T_577, _T_575) @[lsu_bus_buffer.scala 169:123] + node _T_579 = bits(ld_byte_hitvecfn_lo[2], 0, 0) @[lsu_bus_buffer.scala 170:60] + node _T_580 = bits(_T_579, 0, 0) @[Bitwise.scala 72:15] + node _T_581 = mux(_T_580, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_582 = bits(buf_data[0], 23, 16) @[lsu_bus_buffer.scala 170:78] + node _T_583 = and(_T_581, _T_582) @[lsu_bus_buffer.scala 170:65] + node _T_584 = bits(ld_byte_hitvecfn_lo[2], 1, 1) @[lsu_bus_buffer.scala 170:60] + node _T_585 = bits(_T_584, 0, 0) @[Bitwise.scala 72:15] + node _T_586 = mux(_T_585, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_587 = bits(buf_data[1], 23, 16) @[lsu_bus_buffer.scala 170:78] + node _T_588 = and(_T_586, _T_587) @[lsu_bus_buffer.scala 170:65] + node _T_589 = bits(ld_byte_hitvecfn_lo[2], 2, 2) @[lsu_bus_buffer.scala 170:60] + node _T_590 = bits(_T_589, 0, 0) @[Bitwise.scala 72:15] + node _T_591 = mux(_T_590, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_592 = bits(buf_data[2], 23, 16) @[lsu_bus_buffer.scala 170:78] + node _T_593 = and(_T_591, _T_592) @[lsu_bus_buffer.scala 170:65] + node _T_594 = bits(ld_byte_hitvecfn_lo[2], 3, 3) @[lsu_bus_buffer.scala 170:60] + node _T_595 = bits(_T_594, 0, 0) @[Bitwise.scala 72:15] + node _T_596 = mux(_T_595, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_597 = bits(buf_data[3], 23, 16) @[lsu_bus_buffer.scala 170:78] + node _T_598 = and(_T_596, _T_597) @[lsu_bus_buffer.scala 170:65] + node _T_599 = or(_T_583, _T_588) @[lsu_bus_buffer.scala 170:97] + node _T_600 = or(_T_599, _T_593) @[lsu_bus_buffer.scala 170:97] + node _T_601 = or(_T_600, _T_598) @[lsu_bus_buffer.scala 170:97] + node _T_602 = bits(ld_byte_hitvecfn_lo[1], 0, 0) @[lsu_bus_buffer.scala 171:60] + node _T_603 = bits(_T_602, 0, 0) @[Bitwise.scala 72:15] + node _T_604 = mux(_T_603, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_605 = bits(buf_data[0], 15, 8) @[lsu_bus_buffer.scala 171:78] + node _T_606 = and(_T_604, _T_605) @[lsu_bus_buffer.scala 171:65] + node _T_607 = bits(ld_byte_hitvecfn_lo[1], 1, 1) @[lsu_bus_buffer.scala 171:60] + node _T_608 = bits(_T_607, 0, 0) @[Bitwise.scala 72:15] + node _T_609 = mux(_T_608, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_610 = bits(buf_data[1], 15, 8) @[lsu_bus_buffer.scala 171:78] + node _T_611 = and(_T_609, _T_610) @[lsu_bus_buffer.scala 171:65] + node _T_612 = bits(ld_byte_hitvecfn_lo[1], 2, 2) @[lsu_bus_buffer.scala 171:60] + node _T_613 = bits(_T_612, 0, 0) @[Bitwise.scala 72:15] + node _T_614 = mux(_T_613, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_615 = bits(buf_data[2], 15, 8) @[lsu_bus_buffer.scala 171:78] + node _T_616 = and(_T_614, _T_615) @[lsu_bus_buffer.scala 171:65] + node _T_617 = bits(ld_byte_hitvecfn_lo[1], 3, 3) @[lsu_bus_buffer.scala 171:60] + node _T_618 = bits(_T_617, 0, 0) @[Bitwise.scala 72:15] + node _T_619 = mux(_T_618, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_620 = bits(buf_data[3], 15, 8) @[lsu_bus_buffer.scala 171:78] + node _T_621 = and(_T_619, _T_620) @[lsu_bus_buffer.scala 171:65] + node _T_622 = or(_T_606, _T_611) @[lsu_bus_buffer.scala 171:97] + node _T_623 = or(_T_622, _T_616) @[lsu_bus_buffer.scala 171:97] + node _T_624 = or(_T_623, _T_621) @[lsu_bus_buffer.scala 171:97] + node _T_625 = bits(ld_byte_hitvecfn_lo[0], 0, 0) @[lsu_bus_buffer.scala 172:60] + node _T_626 = bits(_T_625, 0, 0) @[Bitwise.scala 72:15] + node _T_627 = mux(_T_626, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_628 = bits(buf_data[0], 7, 0) @[lsu_bus_buffer.scala 172:78] + node _T_629 = and(_T_627, _T_628) @[lsu_bus_buffer.scala 172:65] + node _T_630 = bits(ld_byte_hitvecfn_lo[0], 1, 1) @[lsu_bus_buffer.scala 172:60] + node _T_631 = bits(_T_630, 0, 0) @[Bitwise.scala 72:15] + node _T_632 = mux(_T_631, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_633 = bits(buf_data[1], 7, 0) @[lsu_bus_buffer.scala 172:78] + node _T_634 = and(_T_632, _T_633) @[lsu_bus_buffer.scala 172:65] + node _T_635 = bits(ld_byte_hitvecfn_lo[0], 2, 2) @[lsu_bus_buffer.scala 172:60] + node _T_636 = bits(_T_635, 0, 0) @[Bitwise.scala 72:15] + node _T_637 = mux(_T_636, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_638 = bits(buf_data[2], 7, 0) @[lsu_bus_buffer.scala 172:78] + node _T_639 = and(_T_637, _T_638) @[lsu_bus_buffer.scala 172:65] + node _T_640 = bits(ld_byte_hitvecfn_lo[0], 3, 3) @[lsu_bus_buffer.scala 172:60] + node _T_641 = bits(_T_640, 0, 0) @[Bitwise.scala 72:15] + node _T_642 = mux(_T_641, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_643 = bits(buf_data[3], 7, 0) @[lsu_bus_buffer.scala 172:78] + node _T_644 = and(_T_642, _T_643) @[lsu_bus_buffer.scala 172:65] + node _T_645 = or(_T_629, _T_634) @[lsu_bus_buffer.scala 172:97] + node _T_646 = or(_T_645, _T_639) @[lsu_bus_buffer.scala 172:97] + node _T_647 = or(_T_646, _T_644) @[lsu_bus_buffer.scala 172:97] + node _T_648 = cat(_T_624, _T_647) @[Cat.scala 29:58] + node _T_649 = cat(_T_578, _T_601) @[Cat.scala 29:58] + node _T_650 = cat(_T_649, _T_648) @[Cat.scala 29:58] + node _T_651 = and(ld_fwddata_buf_lo_initial, ibuf_data) @[lsu_bus_buffer.scala 173:32] + node _T_652 = or(_T_650, _T_651) @[lsu_bus_buffer.scala 172:103] + io.ld_fwddata_buf_lo <= _T_652 @[lsu_bus_buffer.scala 169:24] + node _T_653 = bits(ld_byte_hitvecfn_hi[3], 0, 0) @[lsu_bus_buffer.scala 175:86] + node _T_654 = bits(_T_653, 0, 0) @[Bitwise.scala 72:15] + node _T_655 = mux(_T_654, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_656 = bits(buf_data[0], 31, 24) @[lsu_bus_buffer.scala 175:104] + node _T_657 = and(_T_655, _T_656) @[lsu_bus_buffer.scala 175:91] + node _T_658 = bits(ld_byte_hitvecfn_hi[3], 1, 1) @[lsu_bus_buffer.scala 175:86] + node _T_659 = bits(_T_658, 0, 0) @[Bitwise.scala 72:15] + node _T_660 = mux(_T_659, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_661 = bits(buf_data[1], 31, 24) @[lsu_bus_buffer.scala 175:104] + node _T_662 = and(_T_660, _T_661) @[lsu_bus_buffer.scala 175:91] + node _T_663 = bits(ld_byte_hitvecfn_hi[3], 2, 2) @[lsu_bus_buffer.scala 175:86] + node _T_664 = bits(_T_663, 0, 0) @[Bitwise.scala 72:15] + node _T_665 = mux(_T_664, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_666 = bits(buf_data[2], 31, 24) @[lsu_bus_buffer.scala 175:104] + node _T_667 = and(_T_665, _T_666) @[lsu_bus_buffer.scala 175:91] + node _T_668 = bits(ld_byte_hitvecfn_hi[3], 3, 3) @[lsu_bus_buffer.scala 175:86] + node _T_669 = bits(_T_668, 0, 0) @[Bitwise.scala 72:15] + node _T_670 = mux(_T_669, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_671 = bits(buf_data[3], 31, 24) @[lsu_bus_buffer.scala 175:104] + node _T_672 = and(_T_670, _T_671) @[lsu_bus_buffer.scala 175:91] + node _T_673 = or(_T_657, _T_662) @[lsu_bus_buffer.scala 175:123] + node _T_674 = or(_T_673, _T_667) @[lsu_bus_buffer.scala 175:123] + node _T_675 = or(_T_674, _T_672) @[lsu_bus_buffer.scala 175:123] + node _T_676 = bits(ld_byte_hitvecfn_hi[2], 0, 0) @[lsu_bus_buffer.scala 176:60] + node _T_677 = bits(_T_676, 0, 0) @[Bitwise.scala 72:15] + node _T_678 = mux(_T_677, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_679 = bits(buf_data[0], 23, 16) @[lsu_bus_buffer.scala 176:78] + node _T_680 = and(_T_678, _T_679) @[lsu_bus_buffer.scala 176:65] + node _T_681 = bits(ld_byte_hitvecfn_hi[2], 1, 1) @[lsu_bus_buffer.scala 176:60] + node _T_682 = bits(_T_681, 0, 0) @[Bitwise.scala 72:15] + node _T_683 = mux(_T_682, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_684 = bits(buf_data[1], 23, 16) @[lsu_bus_buffer.scala 176:78] + node _T_685 = and(_T_683, _T_684) @[lsu_bus_buffer.scala 176:65] + node _T_686 = bits(ld_byte_hitvecfn_hi[2], 2, 2) @[lsu_bus_buffer.scala 176:60] + node _T_687 = bits(_T_686, 0, 0) @[Bitwise.scala 72:15] + node _T_688 = mux(_T_687, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_689 = bits(buf_data[2], 23, 16) @[lsu_bus_buffer.scala 176:78] + node _T_690 = and(_T_688, _T_689) @[lsu_bus_buffer.scala 176:65] + node _T_691 = bits(ld_byte_hitvecfn_hi[2], 3, 3) @[lsu_bus_buffer.scala 176:60] + node _T_692 = bits(_T_691, 0, 0) @[Bitwise.scala 72:15] + node _T_693 = mux(_T_692, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_694 = bits(buf_data[3], 23, 16) @[lsu_bus_buffer.scala 176:78] + node _T_695 = and(_T_693, _T_694) @[lsu_bus_buffer.scala 176:65] + node _T_696 = or(_T_680, _T_685) @[lsu_bus_buffer.scala 176:97] + node _T_697 = or(_T_696, _T_690) @[lsu_bus_buffer.scala 176:97] + node _T_698 = or(_T_697, _T_695) @[lsu_bus_buffer.scala 176:97] + node _T_699 = bits(ld_byte_hitvecfn_hi[1], 0, 0) @[lsu_bus_buffer.scala 177:60] + node _T_700 = bits(_T_699, 0, 0) @[Bitwise.scala 72:15] + node _T_701 = mux(_T_700, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_702 = bits(buf_data[0], 15, 8) @[lsu_bus_buffer.scala 177:78] + node _T_703 = and(_T_701, _T_702) @[lsu_bus_buffer.scala 177:65] + node _T_704 = bits(ld_byte_hitvecfn_hi[1], 1, 1) @[lsu_bus_buffer.scala 177:60] + node _T_705 = bits(_T_704, 0, 0) @[Bitwise.scala 72:15] + node _T_706 = mux(_T_705, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_707 = bits(buf_data[1], 15, 8) @[lsu_bus_buffer.scala 177:78] + node _T_708 = and(_T_706, _T_707) @[lsu_bus_buffer.scala 177:65] + node _T_709 = bits(ld_byte_hitvecfn_hi[1], 2, 2) @[lsu_bus_buffer.scala 177:60] + node _T_710 = bits(_T_709, 0, 0) @[Bitwise.scala 72:15] + node _T_711 = mux(_T_710, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_712 = bits(buf_data[2], 15, 8) @[lsu_bus_buffer.scala 177:78] + node _T_713 = and(_T_711, _T_712) @[lsu_bus_buffer.scala 177:65] + node _T_714 = bits(ld_byte_hitvecfn_hi[1], 3, 3) @[lsu_bus_buffer.scala 177:60] + node _T_715 = bits(_T_714, 0, 0) @[Bitwise.scala 72:15] + node _T_716 = mux(_T_715, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_717 = bits(buf_data[3], 15, 8) @[lsu_bus_buffer.scala 177:78] + node _T_718 = and(_T_716, _T_717) @[lsu_bus_buffer.scala 177:65] + node _T_719 = or(_T_703, _T_708) @[lsu_bus_buffer.scala 177:97] + node _T_720 = or(_T_719, _T_713) @[lsu_bus_buffer.scala 177:97] + node _T_721 = or(_T_720, _T_718) @[lsu_bus_buffer.scala 177:97] + node _T_722 = bits(ld_byte_hitvecfn_hi[0], 0, 0) @[lsu_bus_buffer.scala 178:60] + node _T_723 = bits(_T_722, 0, 0) @[Bitwise.scala 72:15] + node _T_724 = mux(_T_723, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_725 = bits(buf_data[0], 7, 0) @[lsu_bus_buffer.scala 178:78] + node _T_726 = and(_T_724, _T_725) @[lsu_bus_buffer.scala 178:65] + node _T_727 = bits(ld_byte_hitvecfn_hi[0], 1, 1) @[lsu_bus_buffer.scala 178:60] + node _T_728 = bits(_T_727, 0, 0) @[Bitwise.scala 72:15] + node _T_729 = mux(_T_728, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_730 = bits(buf_data[1], 7, 0) @[lsu_bus_buffer.scala 178:78] + node _T_731 = and(_T_729, _T_730) @[lsu_bus_buffer.scala 178:65] + node _T_732 = bits(ld_byte_hitvecfn_hi[0], 2, 2) @[lsu_bus_buffer.scala 178:60] + node _T_733 = bits(_T_732, 0, 0) @[Bitwise.scala 72:15] + node _T_734 = mux(_T_733, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_735 = bits(buf_data[2], 7, 0) @[lsu_bus_buffer.scala 178:78] + node _T_736 = and(_T_734, _T_735) @[lsu_bus_buffer.scala 178:65] + node _T_737 = bits(ld_byte_hitvecfn_hi[0], 3, 3) @[lsu_bus_buffer.scala 178:60] + node _T_738 = bits(_T_737, 0, 0) @[Bitwise.scala 72:15] + node _T_739 = mux(_T_738, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_740 = bits(buf_data[3], 7, 0) @[lsu_bus_buffer.scala 178:78] + node _T_741 = and(_T_739, _T_740) @[lsu_bus_buffer.scala 178:65] + node _T_742 = or(_T_726, _T_731) @[lsu_bus_buffer.scala 178:97] + node _T_743 = or(_T_742, _T_736) @[lsu_bus_buffer.scala 178:97] + node _T_744 = or(_T_743, _T_741) @[lsu_bus_buffer.scala 178:97] + node _T_745 = cat(_T_721, _T_744) @[Cat.scala 29:58] + node _T_746 = cat(_T_675, _T_698) @[Cat.scala 29:58] + node _T_747 = cat(_T_746, _T_745) @[Cat.scala 29:58] + node _T_748 = and(ld_fwddata_buf_hi_initial, ibuf_data) @[lsu_bus_buffer.scala 179:32] + node _T_749 = or(_T_747, _T_748) @[lsu_bus_buffer.scala 178:103] + io.ld_fwddata_buf_hi <= _T_749 @[lsu_bus_buffer.scala 175:24] + node bus_coalescing_disable = or(io.tlu_busbuff.dec_tlu_wb_coalescing_disable, UInt<1>("h00")) @[lsu_bus_buffer.scala 181:77] + node _T_750 = mux(io.lsu_pkt_r.bits.by, UInt<4>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_751 = mux(io.lsu_pkt_r.bits.half, UInt<4>("h03"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_752 = mux(io.lsu_pkt_r.bits.word, UInt<4>("h0f"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_753 = or(_T_750, _T_751) @[Mux.scala 27:72] + node _T_754 = or(_T_753, _T_752) @[Mux.scala 27:72] + wire ldst_byteen_r : UInt<4> @[Mux.scala 27:72] + ldst_byteen_r <= _T_754 @[Mux.scala 27:72] + node _T_755 = bits(io.lsu_addr_r, 1, 0) @[lsu_bus_buffer.scala 186:50] + node _T_756 = eq(_T_755, UInt<1>("h00")) @[lsu_bus_buffer.scala 186:55] + node _T_757 = bits(io.lsu_addr_r, 1, 0) @[lsu_bus_buffer.scala 187:19] + node _T_758 = eq(_T_757, UInt<1>("h01")) @[lsu_bus_buffer.scala 187:24] + node _T_759 = bits(ldst_byteen_r, 3, 3) @[lsu_bus_buffer.scala 187:60] + node _T_760 = cat(UInt<3>("h00"), _T_759) @[Cat.scala 29:58] + node _T_761 = bits(io.lsu_addr_r, 1, 0) @[lsu_bus_buffer.scala 188:19] + node _T_762 = eq(_T_761, UInt<2>("h02")) @[lsu_bus_buffer.scala 188:24] + node _T_763 = bits(ldst_byteen_r, 3, 2) @[lsu_bus_buffer.scala 188:60] + node _T_764 = cat(UInt<2>("h00"), _T_763) @[Cat.scala 29:58] + node _T_765 = bits(io.lsu_addr_r, 1, 0) @[lsu_bus_buffer.scala 189:19] + node _T_766 = eq(_T_765, UInt<2>("h03")) @[lsu_bus_buffer.scala 189:24] + node _T_767 = bits(ldst_byteen_r, 3, 1) @[lsu_bus_buffer.scala 189:60] + node _T_768 = cat(UInt<1>("h00"), _T_767) @[Cat.scala 29:58] + node _T_769 = mux(_T_756, UInt<4>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_770 = mux(_T_758, _T_760, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_771 = mux(_T_762, _T_764, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_772 = mux(_T_766, _T_768, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_773 = or(_T_769, _T_770) @[Mux.scala 27:72] + node _T_774 = or(_T_773, _T_771) @[Mux.scala 27:72] + node _T_775 = or(_T_774, _T_772) @[Mux.scala 27:72] + wire ldst_byteen_hi_r : UInt<4> @[Mux.scala 27:72] + ldst_byteen_hi_r <= _T_775 @[Mux.scala 27:72] + node _T_776 = bits(io.lsu_addr_r, 1, 0) @[lsu_bus_buffer.scala 191:50] + node _T_777 = eq(_T_776, UInt<1>("h00")) @[lsu_bus_buffer.scala 191:55] + node _T_778 = bits(io.lsu_addr_r, 1, 0) @[lsu_bus_buffer.scala 192:19] + node _T_779 = eq(_T_778, UInt<1>("h01")) @[lsu_bus_buffer.scala 192:24] + node _T_780 = bits(ldst_byteen_r, 2, 0) @[lsu_bus_buffer.scala 192:50] + node _T_781 = cat(_T_780, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_782 = bits(io.lsu_addr_r, 1, 0) @[lsu_bus_buffer.scala 193:19] + node _T_783 = eq(_T_782, UInt<2>("h02")) @[lsu_bus_buffer.scala 193:24] + node _T_784 = bits(ldst_byteen_r, 1, 0) @[lsu_bus_buffer.scala 193:50] + node _T_785 = cat(_T_784, UInt<2>("h00")) @[Cat.scala 29:58] + node _T_786 = bits(io.lsu_addr_r, 1, 0) @[lsu_bus_buffer.scala 194:19] + node _T_787 = eq(_T_786, UInt<2>("h03")) @[lsu_bus_buffer.scala 194:24] + node _T_788 = bits(ldst_byteen_r, 0, 0) @[lsu_bus_buffer.scala 194:50] + node _T_789 = cat(_T_788, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_790 = mux(_T_777, ldst_byteen_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_791 = mux(_T_779, _T_781, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_792 = mux(_T_783, _T_785, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_793 = mux(_T_787, _T_789, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_794 = or(_T_790, _T_791) @[Mux.scala 27:72] + node _T_795 = or(_T_794, _T_792) @[Mux.scala 27:72] + node _T_796 = or(_T_795, _T_793) @[Mux.scala 27:72] + wire ldst_byteen_lo_r : UInt<4> @[Mux.scala 27:72] + ldst_byteen_lo_r <= _T_796 @[Mux.scala 27:72] + node _T_797 = bits(io.lsu_addr_r, 1, 0) @[lsu_bus_buffer.scala 196:49] + node _T_798 = eq(_T_797, UInt<1>("h00")) @[lsu_bus_buffer.scala 196:54] + node _T_799 = bits(io.lsu_addr_r, 1, 0) @[lsu_bus_buffer.scala 197:19] + node _T_800 = eq(_T_799, UInt<1>("h01")) @[lsu_bus_buffer.scala 197:24] + node _T_801 = bits(io.store_data_r, 31, 24) @[lsu_bus_buffer.scala 197:64] + node _T_802 = cat(UInt<24>("h00"), _T_801) @[Cat.scala 29:58] + node _T_803 = bits(io.lsu_addr_r, 1, 0) @[lsu_bus_buffer.scala 198:19] + node _T_804 = eq(_T_803, UInt<2>("h02")) @[lsu_bus_buffer.scala 198:24] + node _T_805 = bits(io.store_data_r, 31, 16) @[lsu_bus_buffer.scala 198:63] + node _T_806 = cat(UInt<16>("h00"), _T_805) @[Cat.scala 29:58] + node _T_807 = bits(io.lsu_addr_r, 1, 0) @[lsu_bus_buffer.scala 199:19] + node _T_808 = eq(_T_807, UInt<2>("h03")) @[lsu_bus_buffer.scala 199:24] + node _T_809 = bits(io.store_data_r, 31, 8) @[lsu_bus_buffer.scala 199:62] + node _T_810 = cat(UInt<8>("h00"), _T_809) @[Cat.scala 29:58] + node _T_811 = mux(_T_798, UInt<32>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_812 = mux(_T_800, _T_802, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_813 = mux(_T_804, _T_806, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_814 = mux(_T_808, _T_810, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_815 = or(_T_811, _T_812) @[Mux.scala 27:72] + node _T_816 = or(_T_815, _T_813) @[Mux.scala 27:72] + node _T_817 = or(_T_816, _T_814) @[Mux.scala 27:72] + wire store_data_hi_r : UInt<32> @[Mux.scala 27:72] + store_data_hi_r <= _T_817 @[Mux.scala 27:72] + node _T_818 = bits(io.lsu_addr_r, 1, 0) @[lsu_bus_buffer.scala 201:49] + node _T_819 = eq(_T_818, UInt<1>("h00")) @[lsu_bus_buffer.scala 201:54] + node _T_820 = bits(io.lsu_addr_r, 1, 0) @[lsu_bus_buffer.scala 202:19] + node _T_821 = eq(_T_820, UInt<1>("h01")) @[lsu_bus_buffer.scala 202:24] + node _T_822 = bits(io.store_data_r, 23, 0) @[lsu_bus_buffer.scala 202:52] + node _T_823 = cat(_T_822, UInt<8>("h00")) @[Cat.scala 29:58] + node _T_824 = bits(io.lsu_addr_r, 1, 0) @[lsu_bus_buffer.scala 203:19] + node _T_825 = eq(_T_824, UInt<2>("h02")) @[lsu_bus_buffer.scala 203:24] + node _T_826 = bits(io.store_data_r, 15, 0) @[lsu_bus_buffer.scala 203:52] + node _T_827 = cat(_T_826, UInt<16>("h00")) @[Cat.scala 29:58] + node _T_828 = bits(io.lsu_addr_r, 1, 0) @[lsu_bus_buffer.scala 204:19] + node _T_829 = eq(_T_828, UInt<2>("h03")) @[lsu_bus_buffer.scala 204:24] + node _T_830 = bits(io.store_data_r, 7, 0) @[lsu_bus_buffer.scala 204:52] + node _T_831 = cat(_T_830, UInt<24>("h00")) @[Cat.scala 29:58] + node _T_832 = mux(_T_819, io.store_data_r, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_833 = mux(_T_821, _T_823, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_834 = mux(_T_825, _T_827, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_835 = mux(_T_829, _T_831, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_836 = or(_T_832, _T_833) @[Mux.scala 27:72] + node _T_837 = or(_T_836, _T_834) @[Mux.scala 27:72] + node _T_838 = or(_T_837, _T_835) @[Mux.scala 27:72] + wire store_data_lo_r : UInt<32> @[Mux.scala 27:72] + store_data_lo_r <= _T_838 @[Mux.scala 27:72] + node _T_839 = bits(io.lsu_addr_r, 3, 3) @[lsu_bus_buffer.scala 207:36] + node _T_840 = bits(io.end_addr_r, 3, 3) @[lsu_bus_buffer.scala 207:57] + node ldst_samedw_r = eq(_T_839, _T_840) @[lsu_bus_buffer.scala 207:40] + node _T_841 = bits(io.lsu_addr_r, 1, 0) @[lsu_bus_buffer.scala 208:72] + node _T_842 = eq(_T_841, UInt<1>("h00")) @[lsu_bus_buffer.scala 208:79] + node _T_843 = bits(io.lsu_addr_r, 0, 0) @[lsu_bus_buffer.scala 209:45] + node _T_844 = eq(_T_843, UInt<1>("h00")) @[lsu_bus_buffer.scala 209:31] + node _T_845 = mux(io.lsu_pkt_r.bits.word, _T_842, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_846 = mux(io.lsu_pkt_r.bits.half, _T_844, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_847 = mux(io.lsu_pkt_r.bits.by, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_848 = or(_T_845, _T_846) @[Mux.scala 27:72] + node _T_849 = or(_T_848, _T_847) @[Mux.scala 27:72] + wire is_aligned_r : UInt<1> @[Mux.scala 27:72] + is_aligned_r <= _T_849 @[Mux.scala 27:72] + node _T_850 = or(io.lsu_pkt_r.bits.load, io.no_word_merge_r) @[lsu_bus_buffer.scala 211:60] + node _T_851 = and(io.lsu_busreq_r, _T_850) @[lsu_bus_buffer.scala 211:34] + node _T_852 = eq(ibuf_valid, UInt<1>("h00")) @[lsu_bus_buffer.scala 211:84] + node ibuf_byp = and(_T_851, _T_852) @[lsu_bus_buffer.scala 211:82] + node _T_853 = and(io.lsu_busreq_r, io.lsu_commit_r) @[lsu_bus_buffer.scala 212:36] + node _T_854 = eq(ibuf_byp, UInt<1>("h00")) @[lsu_bus_buffer.scala 212:56] + node ibuf_wr_en = and(_T_853, _T_854) @[lsu_bus_buffer.scala 212:54] + wire ibuf_drain_vld : UInt<1> + ibuf_drain_vld <= UInt<1>("h00") + node _T_855 = eq(ibuf_wr_en, UInt<1>("h00")) @[lsu_bus_buffer.scala 214:36] + node _T_856 = and(ibuf_drain_vld, _T_855) @[lsu_bus_buffer.scala 214:34] + node ibuf_rst = or(_T_856, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 214:49] + node _T_857 = eq(io.lsu_busreq_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 215:44] + node _T_858 = and(io.lsu_busreq_m, _T_857) @[lsu_bus_buffer.scala 215:42] + node _T_859 = and(_T_858, ibuf_valid) @[lsu_bus_buffer.scala 215:61] + node _T_860 = bits(ibuf_addr, 31, 2) @[lsu_bus_buffer.scala 215:112] + node _T_861 = bits(io.lsu_addr_m, 31, 2) @[lsu_bus_buffer.scala 215:137] + node _T_862 = neq(_T_860, _T_861) @[lsu_bus_buffer.scala 215:120] + node _T_863 = or(io.lsu_pkt_m.bits.load, _T_862) @[lsu_bus_buffer.scala 215:100] + node ibuf_force_drain = and(_T_859, _T_863) @[lsu_bus_buffer.scala 215:74] + wire ibuf_sideeffect : UInt<1> + ibuf_sideeffect <= UInt<1>("h00") + wire ibuf_timer : UInt<3> + ibuf_timer <= UInt<1>("h00") + wire ibuf_merge_en : UInt<1> + ibuf_merge_en <= UInt<1>("h00") + wire ibuf_merge_in : UInt<1> + ibuf_merge_in <= UInt<1>("h00") + node _T_864 = eq(ibuf_timer, UInt<3>("h07")) @[lsu_bus_buffer.scala 220:62] + node _T_865 = or(ibuf_wr_en, _T_864) @[lsu_bus_buffer.scala 220:48] + node _T_866 = and(ibuf_merge_en, ibuf_merge_in) @[lsu_bus_buffer.scala 220:98] + node _T_867 = eq(_T_866, UInt<1>("h00")) @[lsu_bus_buffer.scala 220:82] + node _T_868 = and(_T_865, _T_867) @[lsu_bus_buffer.scala 220:80] + node _T_869 = or(_T_868, ibuf_byp) @[lsu_bus_buffer.scala 221:5] + node _T_870 = or(_T_869, ibuf_force_drain) @[lsu_bus_buffer.scala 221:16] + node _T_871 = or(_T_870, ibuf_sideeffect) @[lsu_bus_buffer.scala 221:35] + node _T_872 = eq(ibuf_write, UInt<1>("h00")) @[lsu_bus_buffer.scala 221:55] + node _T_873 = or(_T_871, _T_872) @[lsu_bus_buffer.scala 221:53] + node _T_874 = or(_T_873, bus_coalescing_disable) @[lsu_bus_buffer.scala 221:67] + node _T_875 = and(ibuf_valid, _T_874) @[lsu_bus_buffer.scala 220:32] + ibuf_drain_vld <= _T_875 @[lsu_bus_buffer.scala 220:18] + wire ibuf_tag : UInt<2> + ibuf_tag <= UInt<1>("h00") + wire WrPtr1_r : UInt<2> + WrPtr1_r <= UInt<1>("h00") + wire WrPtr0_r : UInt<2> + WrPtr0_r <= UInt<1>("h00") + node _T_876 = and(ibuf_merge_en, ibuf_merge_in) @[lsu_bus_buffer.scala 226:39] + node _T_877 = mux(io.ldst_dual_r, WrPtr1_r, WrPtr0_r) @[lsu_bus_buffer.scala 226:69] + node ibuf_tag_in = mux(_T_876, ibuf_tag, _T_877) @[lsu_bus_buffer.scala 226:24] + node ibuf_sz_in = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] + node ibuf_addr_in = mux(io.ldst_dual_r, io.end_addr_r, io.lsu_addr_r) @[lsu_bus_buffer.scala 229:25] + node _T_878 = and(ibuf_merge_en, ibuf_merge_in) @[lsu_bus_buffer.scala 230:42] + node _T_879 = bits(ibuf_byteen, 3, 0) @[lsu_bus_buffer.scala 230:70] + node _T_880 = bits(ldst_byteen_lo_r, 3, 0) @[lsu_bus_buffer.scala 230:95] + node _T_881 = or(_T_879, _T_880) @[lsu_bus_buffer.scala 230:77] + node _T_882 = bits(ldst_byteen_hi_r, 3, 0) @[lsu_bus_buffer.scala 231:41] + node _T_883 = bits(ldst_byteen_lo_r, 3, 0) @[lsu_bus_buffer.scala 231:65] + node _T_884 = mux(io.ldst_dual_r, _T_882, _T_883) @[lsu_bus_buffer.scala 231:8] + node ibuf_byteen_in = mux(_T_878, _T_881, _T_884) @[lsu_bus_buffer.scala 230:27] + node _T_885 = and(ibuf_merge_en, ibuf_merge_in) @[lsu_bus_buffer.scala 234:61] + node _T_886 = bits(ldst_byteen_lo_r, 0, 0) @[lsu_bus_buffer.scala 235:25] + node _T_887 = bits(store_data_lo_r, 7, 0) @[lsu_bus_buffer.scala 235:45] + node _T_888 = bits(ibuf_data, 7, 0) @[lsu_bus_buffer.scala 235:76] + node _T_889 = mux(_T_886, _T_887, _T_888) @[lsu_bus_buffer.scala 235:8] + node _T_890 = bits(store_data_hi_r, 7, 0) @[lsu_bus_buffer.scala 236:40] + node _T_891 = bits(store_data_lo_r, 7, 0) @[lsu_bus_buffer.scala 236:77] + node _T_892 = mux(io.ldst_dual_r, _T_890, _T_891) @[lsu_bus_buffer.scala 236:8] + node _T_893 = mux(_T_885, _T_889, _T_892) @[lsu_bus_buffer.scala 234:46] + node _T_894 = and(ibuf_merge_en, ibuf_merge_in) @[lsu_bus_buffer.scala 234:61] + node _T_895 = bits(ldst_byteen_lo_r, 1, 1) @[lsu_bus_buffer.scala 235:25] + node _T_896 = bits(store_data_lo_r, 15, 8) @[lsu_bus_buffer.scala 235:45] + node _T_897 = bits(ibuf_data, 15, 8) @[lsu_bus_buffer.scala 235:76] + node _T_898 = mux(_T_895, _T_896, _T_897) @[lsu_bus_buffer.scala 235:8] + node _T_899 = bits(store_data_hi_r, 15, 8) @[lsu_bus_buffer.scala 236:40] + node _T_900 = bits(store_data_lo_r, 15, 8) @[lsu_bus_buffer.scala 236:77] + node _T_901 = mux(io.ldst_dual_r, _T_899, _T_900) @[lsu_bus_buffer.scala 236:8] + node _T_902 = mux(_T_894, _T_898, _T_901) @[lsu_bus_buffer.scala 234:46] + node _T_903 = and(ibuf_merge_en, ibuf_merge_in) @[lsu_bus_buffer.scala 234:61] + node _T_904 = bits(ldst_byteen_lo_r, 2, 2) @[lsu_bus_buffer.scala 235:25] + node _T_905 = bits(store_data_lo_r, 23, 16) @[lsu_bus_buffer.scala 235:45] + node _T_906 = bits(ibuf_data, 23, 16) @[lsu_bus_buffer.scala 235:76] + node _T_907 = mux(_T_904, _T_905, _T_906) @[lsu_bus_buffer.scala 235:8] + node _T_908 = bits(store_data_hi_r, 23, 16) @[lsu_bus_buffer.scala 236:40] + node _T_909 = bits(store_data_lo_r, 23, 16) @[lsu_bus_buffer.scala 236:77] + node _T_910 = mux(io.ldst_dual_r, _T_908, _T_909) @[lsu_bus_buffer.scala 236:8] + node _T_911 = mux(_T_903, _T_907, _T_910) @[lsu_bus_buffer.scala 234:46] + node _T_912 = and(ibuf_merge_en, ibuf_merge_in) @[lsu_bus_buffer.scala 234:61] + node _T_913 = bits(ldst_byteen_lo_r, 3, 3) @[lsu_bus_buffer.scala 235:25] + node _T_914 = bits(store_data_lo_r, 31, 24) @[lsu_bus_buffer.scala 235:45] + node _T_915 = bits(ibuf_data, 31, 24) @[lsu_bus_buffer.scala 235:76] + node _T_916 = mux(_T_913, _T_914, _T_915) @[lsu_bus_buffer.scala 235:8] + node _T_917 = bits(store_data_hi_r, 31, 24) @[lsu_bus_buffer.scala 236:40] + node _T_918 = bits(store_data_lo_r, 31, 24) @[lsu_bus_buffer.scala 236:77] + node _T_919 = mux(io.ldst_dual_r, _T_917, _T_918) @[lsu_bus_buffer.scala 236:8] + node _T_920 = mux(_T_912, _T_916, _T_919) @[lsu_bus_buffer.scala 234:46] + node _T_921 = cat(_T_920, _T_911) @[Cat.scala 29:58] + node _T_922 = cat(_T_921, _T_902) @[Cat.scala 29:58] + node ibuf_data_in = cat(_T_922, _T_893) @[Cat.scala 29:58] + node _T_923 = lt(ibuf_timer, UInt<3>("h07")) @[lsu_bus_buffer.scala 237:60] + node _T_924 = bits(_T_923, 0, 0) @[lsu_bus_buffer.scala 237:81] + node _T_925 = add(ibuf_timer, UInt<1>("h01")) @[lsu_bus_buffer.scala 237:95] + node _T_926 = tail(_T_925, 1) @[lsu_bus_buffer.scala 237:95] + node _T_927 = mux(_T_924, _T_926, ibuf_timer) @[lsu_bus_buffer.scala 237:47] + node ibuf_timer_in = mux(ibuf_wr_en, UInt<1>("h00"), _T_927) @[lsu_bus_buffer.scala 237:26] + node _T_928 = and(io.lsu_busreq_r, io.lsu_commit_r) @[lsu_bus_buffer.scala 239:36] + node _T_929 = and(_T_928, io.lsu_pkt_r.bits.store) @[lsu_bus_buffer.scala 239:54] + node _T_930 = and(_T_929, ibuf_valid) @[lsu_bus_buffer.scala 239:80] + node _T_931 = and(_T_930, ibuf_write) @[lsu_bus_buffer.scala 239:93] + node _T_932 = bits(io.lsu_addr_r, 31, 2) @[lsu_bus_buffer.scala 239:122] + node _T_933 = bits(ibuf_addr, 31, 2) @[lsu_bus_buffer.scala 239:142] + node _T_934 = eq(_T_932, _T_933) @[lsu_bus_buffer.scala 239:129] + node _T_935 = and(_T_931, _T_934) @[lsu_bus_buffer.scala 239:106] + node _T_936 = eq(io.is_sideeffects_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 239:152] + node _T_937 = and(_T_935, _T_936) @[lsu_bus_buffer.scala 239:150] + node _T_938 = eq(bus_coalescing_disable, UInt<1>("h00")) @[lsu_bus_buffer.scala 239:175] + node _T_939 = and(_T_937, _T_938) @[lsu_bus_buffer.scala 239:173] + ibuf_merge_en <= _T_939 @[lsu_bus_buffer.scala 239:17] + node _T_940 = eq(io.ldst_dual_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 240:20] + ibuf_merge_in <= _T_940 @[lsu_bus_buffer.scala 240:17] + node _T_941 = eq(ibuf_merge_in, UInt<1>("h00")) @[lsu_bus_buffer.scala 241:65] + node _T_942 = and(ibuf_merge_en, _T_941) @[lsu_bus_buffer.scala 241:63] + node _T_943 = bits(ibuf_byteen, 0, 0) @[lsu_bus_buffer.scala 241:92] + node _T_944 = bits(ldst_byteen_lo_r, 0, 0) @[lsu_bus_buffer.scala 241:114] + node _T_945 = or(_T_943, _T_944) @[lsu_bus_buffer.scala 241:96] + node _T_946 = bits(ibuf_byteen, 0, 0) @[lsu_bus_buffer.scala 241:130] + node _T_947 = mux(_T_942, _T_945, _T_946) @[lsu_bus_buffer.scala 241:48] + node _T_948 = eq(ibuf_merge_in, UInt<1>("h00")) @[lsu_bus_buffer.scala 241:65] + node _T_949 = and(ibuf_merge_en, _T_948) @[lsu_bus_buffer.scala 241:63] + node _T_950 = bits(ibuf_byteen, 1, 1) @[lsu_bus_buffer.scala 241:92] + node _T_951 = bits(ldst_byteen_lo_r, 1, 1) @[lsu_bus_buffer.scala 241:114] + node _T_952 = or(_T_950, _T_951) @[lsu_bus_buffer.scala 241:96] + node _T_953 = bits(ibuf_byteen, 1, 1) @[lsu_bus_buffer.scala 241:130] + node _T_954 = mux(_T_949, _T_952, _T_953) @[lsu_bus_buffer.scala 241:48] + node _T_955 = eq(ibuf_merge_in, UInt<1>("h00")) @[lsu_bus_buffer.scala 241:65] + node _T_956 = and(ibuf_merge_en, _T_955) @[lsu_bus_buffer.scala 241:63] + node _T_957 = bits(ibuf_byteen, 2, 2) @[lsu_bus_buffer.scala 241:92] + node _T_958 = bits(ldst_byteen_lo_r, 2, 2) @[lsu_bus_buffer.scala 241:114] + node _T_959 = or(_T_957, _T_958) @[lsu_bus_buffer.scala 241:96] + node _T_960 = bits(ibuf_byteen, 2, 2) @[lsu_bus_buffer.scala 241:130] + node _T_961 = mux(_T_956, _T_959, _T_960) @[lsu_bus_buffer.scala 241:48] + node _T_962 = eq(ibuf_merge_in, UInt<1>("h00")) @[lsu_bus_buffer.scala 241:65] + node _T_963 = and(ibuf_merge_en, _T_962) @[lsu_bus_buffer.scala 241:63] + node _T_964 = bits(ibuf_byteen, 3, 3) @[lsu_bus_buffer.scala 241:92] + node _T_965 = bits(ldst_byteen_lo_r, 3, 3) @[lsu_bus_buffer.scala 241:114] + node _T_966 = or(_T_964, _T_965) @[lsu_bus_buffer.scala 241:96] + node _T_967 = bits(ibuf_byteen, 3, 3) @[lsu_bus_buffer.scala 241:130] + node _T_968 = mux(_T_963, _T_966, _T_967) @[lsu_bus_buffer.scala 241:48] + node _T_969 = cat(_T_968, _T_961) @[Cat.scala 29:58] + node _T_970 = cat(_T_969, _T_954) @[Cat.scala 29:58] + node ibuf_byteen_out = cat(_T_970, _T_947) @[Cat.scala 29:58] + node _T_971 = eq(ibuf_merge_in, UInt<1>("h00")) @[lsu_bus_buffer.scala 242:62] + node _T_972 = and(ibuf_merge_en, _T_971) @[lsu_bus_buffer.scala 242:60] + node _T_973 = bits(ldst_byteen_lo_r, 0, 0) @[lsu_bus_buffer.scala 242:98] + node _T_974 = bits(store_data_lo_r, 7, 0) @[lsu_bus_buffer.scala 242:118] + node _T_975 = bits(ibuf_data, 7, 0) @[lsu_bus_buffer.scala 242:143] + node _T_976 = mux(_T_973, _T_974, _T_975) @[lsu_bus_buffer.scala 242:81] + node _T_977 = bits(ibuf_data, 7, 0) @[lsu_bus_buffer.scala 242:169] + node _T_978 = mux(_T_972, _T_976, _T_977) @[lsu_bus_buffer.scala 242:45] + node _T_979 = eq(ibuf_merge_in, UInt<1>("h00")) @[lsu_bus_buffer.scala 242:62] + node _T_980 = and(ibuf_merge_en, _T_979) @[lsu_bus_buffer.scala 242:60] + node _T_981 = bits(ldst_byteen_lo_r, 1, 1) @[lsu_bus_buffer.scala 242:98] + node _T_982 = bits(store_data_lo_r, 15, 8) @[lsu_bus_buffer.scala 242:118] + node _T_983 = bits(ibuf_data, 15, 8) @[lsu_bus_buffer.scala 242:143] + node _T_984 = mux(_T_981, _T_982, _T_983) @[lsu_bus_buffer.scala 242:81] + node _T_985 = bits(ibuf_data, 15, 8) @[lsu_bus_buffer.scala 242:169] + node _T_986 = mux(_T_980, _T_984, _T_985) @[lsu_bus_buffer.scala 242:45] + node _T_987 = eq(ibuf_merge_in, UInt<1>("h00")) @[lsu_bus_buffer.scala 242:62] + node _T_988 = and(ibuf_merge_en, _T_987) @[lsu_bus_buffer.scala 242:60] + node _T_989 = bits(ldst_byteen_lo_r, 2, 2) @[lsu_bus_buffer.scala 242:98] + node _T_990 = bits(store_data_lo_r, 23, 16) @[lsu_bus_buffer.scala 242:118] + node _T_991 = bits(ibuf_data, 23, 16) @[lsu_bus_buffer.scala 242:143] + node _T_992 = mux(_T_989, _T_990, _T_991) @[lsu_bus_buffer.scala 242:81] + node _T_993 = bits(ibuf_data, 23, 16) @[lsu_bus_buffer.scala 242:169] + node _T_994 = mux(_T_988, _T_992, _T_993) @[lsu_bus_buffer.scala 242:45] + node _T_995 = eq(ibuf_merge_in, UInt<1>("h00")) @[lsu_bus_buffer.scala 242:62] + node _T_996 = and(ibuf_merge_en, _T_995) @[lsu_bus_buffer.scala 242:60] + node _T_997 = bits(ldst_byteen_lo_r, 3, 3) @[lsu_bus_buffer.scala 242:98] + node _T_998 = bits(store_data_lo_r, 31, 24) @[lsu_bus_buffer.scala 242:118] + node _T_999 = bits(ibuf_data, 31, 24) @[lsu_bus_buffer.scala 242:143] + node _T_1000 = mux(_T_997, _T_998, _T_999) @[lsu_bus_buffer.scala 242:81] + node _T_1001 = bits(ibuf_data, 31, 24) @[lsu_bus_buffer.scala 242:169] + node _T_1002 = mux(_T_996, _T_1000, _T_1001) @[lsu_bus_buffer.scala 242:45] + node _T_1003 = cat(_T_1002, _T_994) @[Cat.scala 29:58] + node _T_1004 = cat(_T_1003, _T_986) @[Cat.scala 29:58] + node ibuf_data_out = cat(_T_1004, _T_978) @[Cat.scala 29:58] + node _T_1005 = mux(ibuf_wr_en, UInt<1>("h01"), ibuf_valid) @[lsu_bus_buffer.scala 244:58] + node _T_1006 = eq(ibuf_rst, UInt<1>("h00")) @[lsu_bus_buffer.scala 244:93] + node _T_1007 = and(_T_1005, _T_1006) @[lsu_bus_buffer.scala 244:91] + reg _T_1008 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 244:54] + _T_1008 <= _T_1007 @[lsu_bus_buffer.scala 244:54] + ibuf_valid <= _T_1008 @[lsu_bus_buffer.scala 244:14] + reg _T_1009 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when ibuf_wr_en : @[Reg.scala 28:19] + _T_1009 <= ibuf_tag_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ibuf_tag <= _T_1009 @[lsu_bus_buffer.scala 245:12] + reg ibuf_dualtag : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when ibuf_wr_en : @[Reg.scala 28:19] + ibuf_dualtag <= WrPtr0_r @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + reg ibuf_dual : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when ibuf_wr_en : @[Reg.scala 28:19] + ibuf_dual <= io.ldst_dual_r @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + reg ibuf_samedw : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when ibuf_wr_en : @[Reg.scala 28:19] + ibuf_samedw <= ldst_samedw_r @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + reg ibuf_nomerge : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when ibuf_wr_en : @[Reg.scala 28:19] + ibuf_nomerge <= io.no_dword_merge_r @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + reg _T_1010 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when ibuf_wr_en : @[Reg.scala 28:19] + _T_1010 <= io.is_sideeffects_r @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ibuf_sideeffect <= _T_1010 @[lsu_bus_buffer.scala 250:19] + reg ibuf_unsign : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when ibuf_wr_en : @[Reg.scala 28:19] + ibuf_unsign <= io.lsu_pkt_r.bits.unsign @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + reg _T_1011 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when ibuf_wr_en : @[Reg.scala 28:19] + _T_1011 <= io.lsu_pkt_r.bits.store @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ibuf_write <= _T_1011 @[lsu_bus_buffer.scala 252:14] + reg ibuf_sz : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when ibuf_wr_en : @[Reg.scala 28:19] + ibuf_sz <= ibuf_sz_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + inst rvclkhdr of rvclkhdr @[lib.scala 404:23] + rvclkhdr.clock <= clock + rvclkhdr.reset <= reset + rvclkhdr.io.clk <= clock @[lib.scala 406:18] + rvclkhdr.io.en <= ibuf_wr_en @[lib.scala 407:17] + rvclkhdr.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24] + reg _T_1012 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when ibuf_wr_en : @[Reg.scala 28:19] + _T_1012 <= ibuf_addr_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ibuf_addr <= _T_1012 @[lsu_bus_buffer.scala 254:13] + reg _T_1013 : UInt, io.lsu_bus_ibuf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when ibuf_wr_en : @[Reg.scala 28:19] + _T_1013 <= ibuf_byteen_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ibuf_byteen <= _T_1013 @[lsu_bus_buffer.scala 255:15] + inst rvclkhdr_1 of rvclkhdr_1 @[lib.scala 404:23] + rvclkhdr_1.clock <= clock + rvclkhdr_1.reset <= reset + rvclkhdr_1.io.clk <= clock @[lib.scala 406:18] + rvclkhdr_1.io.en <= ibuf_wr_en @[lib.scala 407:17] + rvclkhdr_1.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24] + reg _T_1014 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when ibuf_wr_en : @[Reg.scala 28:19] + _T_1014 <= ibuf_data_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + ibuf_data <= _T_1014 @[lsu_bus_buffer.scala 256:13] + reg _T_1015 : UInt, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 257:55] + _T_1015 <= ibuf_timer_in @[lsu_bus_buffer.scala 257:55] + ibuf_timer <= _T_1015 @[lsu_bus_buffer.scala 257:14] + wire buf_numvld_wrcmd_any : UInt<4> + buf_numvld_wrcmd_any <= UInt<1>("h00") + wire buf_numvld_cmd_any : UInt<4> + buf_numvld_cmd_any <= UInt<1>("h00") + wire obuf_wr_timer : UInt<3> + obuf_wr_timer <= UInt<1>("h00") + wire buf_nomerge : UInt<1>[4] @[lsu_bus_buffer.scala 261:25] + buf_nomerge[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 262:15] + buf_nomerge[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 262:15] + buf_nomerge[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 262:15] + buf_nomerge[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 262:15] + wire buf_sideeffect : UInt<4> + buf_sideeffect <= UInt<1>("h00") + wire obuf_force_wr_en : UInt<1> + obuf_force_wr_en <= UInt<1>("h00") + wire obuf_wr_en : UInt<1> + obuf_wr_en <= UInt<1>("h00") + node _T_1016 = eq(buf_numvld_wrcmd_any, UInt<1>("h01")) @[lsu_bus_buffer.scala 267:43] + node _T_1017 = eq(buf_numvld_cmd_any, UInt<1>("h01")) @[lsu_bus_buffer.scala 267:72] + node _T_1018 = and(_T_1016, _T_1017) @[lsu_bus_buffer.scala 267:51] + node _T_1019 = neq(obuf_wr_timer, UInt<3>("h07")) @[lsu_bus_buffer.scala 267:97] + node _T_1020 = and(_T_1018, _T_1019) @[lsu_bus_buffer.scala 267:80] + node _T_1021 = eq(bus_coalescing_disable, UInt<1>("h00")) @[lsu_bus_buffer.scala 268:5] + node _T_1022 = and(_T_1020, _T_1021) @[lsu_bus_buffer.scala 267:114] + node _T_1023 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 268:114] + node _T_1024 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 268:114] + node _T_1025 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 268:114] + node _T_1026 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 268:114] + node _T_1027 = mux(_T_1023, buf_nomerge[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1028 = mux(_T_1024, buf_nomerge[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1029 = mux(_T_1025, buf_nomerge[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1030 = mux(_T_1026, buf_nomerge[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1031 = or(_T_1027, _T_1028) @[Mux.scala 27:72] + node _T_1032 = or(_T_1031, _T_1029) @[Mux.scala 27:72] + node _T_1033 = or(_T_1032, _T_1030) @[Mux.scala 27:72] + wire _T_1034 : UInt<1> @[Mux.scala 27:72] + _T_1034 <= _T_1033 @[Mux.scala 27:72] + node _T_1035 = eq(_T_1034, UInt<1>("h00")) @[lsu_bus_buffer.scala 268:31] + node _T_1036 = and(_T_1022, _T_1035) @[lsu_bus_buffer.scala 268:29] + node _T_1037 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 269:88] + node _T_1038 = bits(buf_sideeffect, 0, 0) @[lsu_bus_buffer.scala 269:111] + node _T_1039 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 269:88] + node _T_1040 = bits(buf_sideeffect, 1, 1) @[lsu_bus_buffer.scala 269:111] + node _T_1041 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 269:88] + node _T_1042 = bits(buf_sideeffect, 2, 2) @[lsu_bus_buffer.scala 269:111] + node _T_1043 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 269:88] + node _T_1044 = bits(buf_sideeffect, 3, 3) @[lsu_bus_buffer.scala 269:111] + node _T_1045 = mux(_T_1037, _T_1038, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1046 = mux(_T_1039, _T_1040, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1047 = mux(_T_1041, _T_1042, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1048 = mux(_T_1043, _T_1044, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1049 = or(_T_1045, _T_1046) @[Mux.scala 27:72] + node _T_1050 = or(_T_1049, _T_1047) @[Mux.scala 27:72] + node _T_1051 = or(_T_1050, _T_1048) @[Mux.scala 27:72] + wire _T_1052 : UInt<1> @[Mux.scala 27:72] + _T_1052 <= _T_1051 @[Mux.scala 27:72] + node _T_1053 = eq(_T_1052, UInt<1>("h00")) @[lsu_bus_buffer.scala 269:5] + node _T_1054 = and(_T_1036, _T_1053) @[lsu_bus_buffer.scala 268:140] + node _T_1055 = eq(obuf_force_wr_en, UInt<1>("h00")) @[lsu_bus_buffer.scala 269:119] + node obuf_wr_wait = and(_T_1054, _T_1055) @[lsu_bus_buffer.scala 269:117] + node _T_1056 = orr(buf_numvld_cmd_any) @[lsu_bus_buffer.scala 270:75] + node _T_1057 = lt(obuf_wr_timer, UInt<3>("h07")) @[lsu_bus_buffer.scala 270:95] + node _T_1058 = and(_T_1056, _T_1057) @[lsu_bus_buffer.scala 270:79] + node _T_1059 = add(obuf_wr_timer, UInt<1>("h01")) @[lsu_bus_buffer.scala 270:123] + node _T_1060 = tail(_T_1059, 1) @[lsu_bus_buffer.scala 270:123] + node _T_1061 = mux(_T_1058, _T_1060, obuf_wr_timer) @[lsu_bus_buffer.scala 270:55] + node obuf_wr_timer_in = mux(obuf_wr_en, UInt<3>("h00"), _T_1061) @[lsu_bus_buffer.scala 270:29] + node _T_1062 = eq(io.lsu_busreq_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 271:41] + node _T_1063 = and(io.lsu_busreq_m, _T_1062) @[lsu_bus_buffer.scala 271:39] + node _T_1064 = eq(ibuf_valid, UInt<1>("h00")) @[lsu_bus_buffer.scala 271:60] + node _T_1065 = and(_T_1063, _T_1064) @[lsu_bus_buffer.scala 271:58] + node _T_1066 = eq(buf_numvld_cmd_any, UInt<1>("h01")) @[lsu_bus_buffer.scala 271:93] + node _T_1067 = and(_T_1065, _T_1066) @[lsu_bus_buffer.scala 271:72] + node _T_1068 = bits(io.lsu_addr_m, 31, 2) @[lsu_bus_buffer.scala 271:117] + node _T_1069 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 271:208] + node _T_1070 = bits(buf_addr[0], 31, 2) @[lsu_bus_buffer.scala 271:228] + node _T_1071 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 271:208] + node _T_1072 = bits(buf_addr[1], 31, 2) @[lsu_bus_buffer.scala 271:228] + node _T_1073 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 271:208] + node _T_1074 = bits(buf_addr[2], 31, 2) @[lsu_bus_buffer.scala 271:228] + node _T_1075 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 271:208] + node _T_1076 = bits(buf_addr[3], 31, 2) @[lsu_bus_buffer.scala 271:228] + node _T_1077 = mux(_T_1069, _T_1070, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1078 = mux(_T_1071, _T_1072, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1079 = mux(_T_1073, _T_1074, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1080 = mux(_T_1075, _T_1076, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1081 = or(_T_1077, _T_1078) @[Mux.scala 27:72] + node _T_1082 = or(_T_1081, _T_1079) @[Mux.scala 27:72] + node _T_1083 = or(_T_1082, _T_1080) @[Mux.scala 27:72] + wire _T_1084 : UInt<30> @[Mux.scala 27:72] + _T_1084 <= _T_1083 @[Mux.scala 27:72] + node _T_1085 = neq(_T_1068, _T_1084) @[lsu_bus_buffer.scala 271:123] + node _T_1086 = and(_T_1067, _T_1085) @[lsu_bus_buffer.scala 271:101] + obuf_force_wr_en <= _T_1086 @[lsu_bus_buffer.scala 271:20] + wire buf_numvld_pend_any : UInt<4> + buf_numvld_pend_any <= UInt<1>("h00") + node _T_1087 = eq(buf_numvld_pend_any, UInt<1>("h00")) @[lsu_bus_buffer.scala 273:53] + node _T_1088 = and(ibuf_byp, _T_1087) @[lsu_bus_buffer.scala 273:31] + node _T_1089 = eq(io.lsu_pkt_r.bits.store, UInt<1>("h00")) @[lsu_bus_buffer.scala 273:64] + node _T_1090 = or(_T_1089, io.no_dword_merge_r) @[lsu_bus_buffer.scala 273:89] + node ibuf_buf_byp = and(_T_1088, _T_1090) @[lsu_bus_buffer.scala 273:61] + wire bus_sideeffect_pend : UInt<1> + bus_sideeffect_pend <= UInt<1>("h00") + wire found_cmdptr0 : UInt<1> + found_cmdptr0 <= UInt<1>("h00") + wire buf_cmd_state_bus_en : UInt<1>[4] @[lsu_bus_buffer.scala 276:34] + buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 277:24] + buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 277:24] + buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 277:24] + buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 277:24] + wire buf_dual : UInt<1>[4] @[lsu_bus_buffer.scala 278:22] + buf_dual[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 279:12] + buf_dual[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 279:12] + buf_dual[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 279:12] + buf_dual[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 279:12] + wire buf_samedw : UInt<1>[4] @[lsu_bus_buffer.scala 280:24] + buf_samedw[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 281:14] + buf_samedw[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 281:14] + buf_samedw[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 281:14] + buf_samedw[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 281:14] + wire found_cmdptr1 : UInt<1> + found_cmdptr1 <= UInt<1>("h00") + wire bus_cmd_ready : UInt<1> + bus_cmd_ready <= UInt<1>("h00") + wire obuf_valid : UInt<1> + obuf_valid <= UInt<1>("h00") + wire obuf_nosend : UInt<1> + obuf_nosend <= UInt<1>("h00") + wire bus_addr_match_pending : UInt<1> + bus_addr_match_pending <= UInt<1>("h00") + node _T_1091 = and(ibuf_buf_byp, io.lsu_commit_r) @[lsu_bus_buffer.scala 289:32] + node _T_1092 = and(io.is_sideeffects_r, bus_sideeffect_pend) @[lsu_bus_buffer.scala 289:74] + node _T_1093 = eq(_T_1092, UInt<1>("h00")) @[lsu_bus_buffer.scala 289:52] + node _T_1094 = and(_T_1091, _T_1093) @[lsu_bus_buffer.scala 289:50] + node _T_1095 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_1096 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_1097 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_1098 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_1099 = mux(_T_1095, buf_state[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1100 = mux(_T_1096, buf_state[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1101 = mux(_T_1097, buf_state[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1102 = mux(_T_1098, buf_state[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1103 = or(_T_1099, _T_1100) @[Mux.scala 27:72] + node _T_1104 = or(_T_1103, _T_1101) @[Mux.scala 27:72] + node _T_1105 = or(_T_1104, _T_1102) @[Mux.scala 27:72] + wire _T_1106 : UInt<3> @[Mux.scala 27:72] + _T_1106 <= _T_1105 @[Mux.scala 27:72] + node _T_1107 = eq(_T_1106, UInt<3>("h02")) @[lsu_bus_buffer.scala 290:36] + node _T_1108 = and(_T_1107, found_cmdptr0) @[lsu_bus_buffer.scala 290:47] + node _T_1109 = cat(buf_cmd_state_bus_en[3], buf_cmd_state_bus_en[2]) @[Cat.scala 29:58] + node _T_1110 = cat(_T_1109, buf_cmd_state_bus_en[1]) @[Cat.scala 29:58] + node _T_1111 = cat(_T_1110, buf_cmd_state_bus_en[0]) @[Cat.scala 29:58] + node _T_1112 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_1113 = bits(_T_1111, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_1114 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_1115 = bits(_T_1111, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_1116 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_1117 = bits(_T_1111, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_1118 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_1119 = bits(_T_1111, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_1120 = mux(_T_1112, _T_1113, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1121 = mux(_T_1114, _T_1115, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1122 = mux(_T_1116, _T_1117, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1123 = mux(_T_1118, _T_1119, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1124 = or(_T_1120, _T_1121) @[Mux.scala 27:72] + node _T_1125 = or(_T_1124, _T_1122) @[Mux.scala 27:72] + node _T_1126 = or(_T_1125, _T_1123) @[Mux.scala 27:72] + wire _T_1127 : UInt<1> @[Mux.scala 27:72] + _T_1127 <= _T_1126 @[Mux.scala 27:72] + node _T_1128 = eq(_T_1127, UInt<1>("h00")) @[lsu_bus_buffer.scala 291:23] + node _T_1129 = and(_T_1108, _T_1128) @[lsu_bus_buffer.scala 291:21] + node _T_1130 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_1131 = bits(buf_sideeffect, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_1132 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_1133 = bits(buf_sideeffect, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_1134 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_1135 = bits(buf_sideeffect, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_1136 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_1137 = bits(buf_sideeffect, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_1138 = mux(_T_1130, _T_1131, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1139 = mux(_T_1132, _T_1133, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1140 = mux(_T_1134, _T_1135, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1141 = mux(_T_1136, _T_1137, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1142 = or(_T_1138, _T_1139) @[Mux.scala 27:72] + node _T_1143 = or(_T_1142, _T_1140) @[Mux.scala 27:72] + node _T_1144 = or(_T_1143, _T_1141) @[Mux.scala 27:72] + wire _T_1145 : UInt<1> @[Mux.scala 27:72] + _T_1145 <= _T_1144 @[Mux.scala 27:72] + node _T_1146 = and(_T_1145, bus_sideeffect_pend) @[lsu_bus_buffer.scala 291:141] + node _T_1147 = eq(_T_1146, UInt<1>("h00")) @[lsu_bus_buffer.scala 291:105] + node _T_1148 = and(_T_1129, _T_1147) @[lsu_bus_buffer.scala 291:103] + node _T_1149 = cat(buf_dual[3], buf_dual[2]) @[Cat.scala 29:58] + node _T_1150 = cat(_T_1149, buf_dual[1]) @[Cat.scala 29:58] + node _T_1151 = cat(_T_1150, buf_dual[0]) @[Cat.scala 29:58] + node _T_1152 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_1153 = bits(_T_1151, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_1154 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_1155 = bits(_T_1151, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_1156 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_1157 = bits(_T_1151, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_1158 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_1159 = bits(_T_1151, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_1160 = mux(_T_1152, _T_1153, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1161 = mux(_T_1154, _T_1155, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1162 = mux(_T_1156, _T_1157, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1163 = mux(_T_1158, _T_1159, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1164 = or(_T_1160, _T_1161) @[Mux.scala 27:72] + node _T_1165 = or(_T_1164, _T_1162) @[Mux.scala 27:72] + node _T_1166 = or(_T_1165, _T_1163) @[Mux.scala 27:72] + wire _T_1167 : UInt<1> @[Mux.scala 27:72] + _T_1167 <= _T_1166 @[Mux.scala 27:72] + node _T_1168 = cat(buf_samedw[3], buf_samedw[2]) @[Cat.scala 29:58] + node _T_1169 = cat(_T_1168, buf_samedw[1]) @[Cat.scala 29:58] + node _T_1170 = cat(_T_1169, buf_samedw[0]) @[Cat.scala 29:58] + node _T_1171 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_1172 = bits(_T_1170, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_1173 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_1174 = bits(_T_1170, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_1175 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_1176 = bits(_T_1170, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_1177 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_1178 = bits(_T_1170, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_1179 = mux(_T_1171, _T_1172, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1180 = mux(_T_1173, _T_1174, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1181 = mux(_T_1175, _T_1176, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1182 = mux(_T_1177, _T_1178, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1183 = or(_T_1179, _T_1180) @[Mux.scala 27:72] + node _T_1184 = or(_T_1183, _T_1181) @[Mux.scala 27:72] + node _T_1185 = or(_T_1184, _T_1182) @[Mux.scala 27:72] + wire _T_1186 : UInt<1> @[Mux.scala 27:72] + _T_1186 <= _T_1185 @[Mux.scala 27:72] + node _T_1187 = and(_T_1167, _T_1186) @[lsu_bus_buffer.scala 292:77] + node _T_1188 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_1189 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_1190 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_1191 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_1192 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_1193 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_1194 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_1195 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_1196 = mux(_T_1188, _T_1189, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1197 = mux(_T_1190, _T_1191, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1198 = mux(_T_1192, _T_1193, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1199 = mux(_T_1194, _T_1195, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1200 = or(_T_1196, _T_1197) @[Mux.scala 27:72] + node _T_1201 = or(_T_1200, _T_1198) @[Mux.scala 27:72] + node _T_1202 = or(_T_1201, _T_1199) @[Mux.scala 27:72] + wire _T_1203 : UInt<1> @[Mux.scala 27:72] + _T_1203 <= _T_1202 @[Mux.scala 27:72] + node _T_1204 = eq(_T_1203, UInt<1>("h00")) @[lsu_bus_buffer.scala 292:150] + node _T_1205 = and(_T_1187, _T_1204) @[lsu_bus_buffer.scala 292:148] + node _T_1206 = eq(_T_1205, UInt<1>("h00")) @[lsu_bus_buffer.scala 292:8] + node _T_1207 = or(_T_1206, found_cmdptr1) @[lsu_bus_buffer.scala 292:181] + node _T_1208 = cat(buf_nomerge[3], buf_nomerge[2]) @[Cat.scala 29:58] + node _T_1209 = cat(_T_1208, buf_nomerge[1]) @[Cat.scala 29:58] + node _T_1210 = cat(_T_1209, buf_nomerge[0]) @[Cat.scala 29:58] + node _T_1211 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_1212 = bits(_T_1210, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_1213 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_1214 = bits(_T_1210, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_1215 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_1216 = bits(_T_1210, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_1217 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_1218 = bits(_T_1210, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_1219 = mux(_T_1211, _T_1212, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1220 = mux(_T_1213, _T_1214, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1221 = mux(_T_1215, _T_1216, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1222 = mux(_T_1217, _T_1218, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1223 = or(_T_1219, _T_1220) @[Mux.scala 27:72] + node _T_1224 = or(_T_1223, _T_1221) @[Mux.scala 27:72] + node _T_1225 = or(_T_1224, _T_1222) @[Mux.scala 27:72] + wire _T_1226 : UInt<1> @[Mux.scala 27:72] + _T_1226 <= _T_1225 @[Mux.scala 27:72] + node _T_1227 = or(_T_1207, _T_1226) @[lsu_bus_buffer.scala 292:197] + node _T_1228 = or(_T_1227, obuf_force_wr_en) @[lsu_bus_buffer.scala 292:269] + node _T_1229 = and(_T_1148, _T_1228) @[lsu_bus_buffer.scala 291:164] + node _T_1230 = or(_T_1094, _T_1229) @[lsu_bus_buffer.scala 289:98] + node _T_1231 = eq(obuf_valid, UInt<1>("h00")) @[lsu_bus_buffer.scala 293:48] + node _T_1232 = or(bus_cmd_ready, _T_1231) @[lsu_bus_buffer.scala 293:46] + node _T_1233 = or(_T_1232, obuf_nosend) @[lsu_bus_buffer.scala 293:60] + node _T_1234 = and(_T_1230, _T_1233) @[lsu_bus_buffer.scala 293:29] + node _T_1235 = eq(obuf_wr_wait, UInt<1>("h00")) @[lsu_bus_buffer.scala 293:77] + node _T_1236 = and(_T_1234, _T_1235) @[lsu_bus_buffer.scala 293:75] + node _T_1237 = eq(bus_addr_match_pending, UInt<1>("h00")) @[lsu_bus_buffer.scala 293:94] + node _T_1238 = and(_T_1236, _T_1237) @[lsu_bus_buffer.scala 293:92] + node _T_1239 = and(_T_1238, io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 293:118] + obuf_wr_en <= _T_1239 @[lsu_bus_buffer.scala 289:14] + wire bus_cmd_sent : UInt<1> + bus_cmd_sent <= UInt<1>("h00") + node _T_1240 = and(obuf_valid, obuf_nosend) @[lsu_bus_buffer.scala 296:47] + node _T_1241 = or(bus_cmd_sent, _T_1240) @[lsu_bus_buffer.scala 296:33] + node _T_1242 = eq(obuf_wr_en, UInt<1>("h00")) @[lsu_bus_buffer.scala 296:65] + node _T_1243 = and(_T_1241, _T_1242) @[lsu_bus_buffer.scala 296:63] + node _T_1244 = and(_T_1243, io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 296:77] + node obuf_rst = or(_T_1244, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 296:98] + node _T_1245 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_1246 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_1247 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_1248 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_1249 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_1250 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_1251 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_1252 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_1253 = mux(_T_1245, _T_1246, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1254 = mux(_T_1247, _T_1248, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1255 = mux(_T_1249, _T_1250, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1256 = mux(_T_1251, _T_1252, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1257 = or(_T_1253, _T_1254) @[Mux.scala 27:72] + node _T_1258 = or(_T_1257, _T_1255) @[Mux.scala 27:72] + node _T_1259 = or(_T_1258, _T_1256) @[Mux.scala 27:72] + wire _T_1260 : UInt<1> @[Mux.scala 27:72] + _T_1260 <= _T_1259 @[Mux.scala 27:72] + node obuf_write_in = mux(ibuf_buf_byp, io.lsu_pkt_r.bits.store, _T_1260) @[lsu_bus_buffer.scala 297:26] + node _T_1261 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_1262 = bits(buf_sideeffect, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_1263 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_1264 = bits(buf_sideeffect, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_1265 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_1266 = bits(buf_sideeffect, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_1267 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_1268 = bits(buf_sideeffect, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_1269 = mux(_T_1261, _T_1262, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1270 = mux(_T_1263, _T_1264, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1271 = mux(_T_1265, _T_1266, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1272 = mux(_T_1267, _T_1268, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1273 = or(_T_1269, _T_1270) @[Mux.scala 27:72] + node _T_1274 = or(_T_1273, _T_1271) @[Mux.scala 27:72] + node _T_1275 = or(_T_1274, _T_1272) @[Mux.scala 27:72] + wire _T_1276 : UInt<1> @[Mux.scala 27:72] + _T_1276 <= _T_1275 @[Mux.scala 27:72] + node obuf_sideeffect_in = mux(ibuf_buf_byp, io.is_sideeffects_r, _T_1276) @[lsu_bus_buffer.scala 298:31] + node _T_1277 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_1278 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_1279 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_1280 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_1281 = mux(_T_1277, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1282 = mux(_T_1278, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1283 = mux(_T_1279, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1284 = mux(_T_1280, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1285 = or(_T_1281, _T_1282) @[Mux.scala 27:72] + node _T_1286 = or(_T_1285, _T_1283) @[Mux.scala 27:72] + node _T_1287 = or(_T_1286, _T_1284) @[Mux.scala 27:72] + wire _T_1288 : UInt<32> @[Mux.scala 27:72] + _T_1288 <= _T_1287 @[Mux.scala 27:72] + node obuf_addr_in = mux(ibuf_buf_byp, io.lsu_addr_r, _T_1288) @[lsu_bus_buffer.scala 299:25] + wire buf_sz : UInt<2>[4] @[lsu_bus_buffer.scala 300:20] + buf_sz[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 301:10] + buf_sz[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 301:10] + buf_sz[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 301:10] + buf_sz[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 301:10] + node _T_1289 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] + node _T_1290 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_1291 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_1292 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_1293 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_1294 = mux(_T_1290, buf_sz[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1295 = mux(_T_1291, buf_sz[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1296 = mux(_T_1292, buf_sz[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1297 = mux(_T_1293, buf_sz[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1298 = or(_T_1294, _T_1295) @[Mux.scala 27:72] + node _T_1299 = or(_T_1298, _T_1296) @[Mux.scala 27:72] + node _T_1300 = or(_T_1299, _T_1297) @[Mux.scala 27:72] + wire _T_1301 : UInt<2> @[Mux.scala 27:72] + _T_1301 <= _T_1300 @[Mux.scala 27:72] + node obuf_sz_in = mux(ibuf_buf_byp, _T_1289, _T_1301) @[lsu_bus_buffer.scala 302:23] + wire obuf_merge_en : UInt<1> + obuf_merge_en <= UInt<1>("h00") + node obuf_tag0_in = mux(ibuf_buf_byp, WrPtr0_r, CmdPtr0) @[lsu_bus_buffer.scala 305:25] + node obuf_tag1_in = mux(ibuf_buf_byp, WrPtr1_r, CmdPtr1) @[lsu_bus_buffer.scala 307:25] + wire obuf_cmd_done : UInt<1> + obuf_cmd_done <= UInt<1>("h00") + wire bus_wcmd_sent : UInt<1> + bus_wcmd_sent <= UInt<1>("h00") + node _T_1302 = or(obuf_wr_en, obuf_rst) @[lsu_bus_buffer.scala 310:39] + node _T_1303 = eq(_T_1302, UInt<1>("h00")) @[lsu_bus_buffer.scala 310:26] + node _T_1304 = or(obuf_cmd_done, bus_wcmd_sent) @[lsu_bus_buffer.scala 310:68] + node obuf_cmd_done_in = and(_T_1303, _T_1304) @[lsu_bus_buffer.scala 310:51] + wire obuf_data_done : UInt<1> + obuf_data_done <= UInt<1>("h00") + wire bus_wdata_sent : UInt<1> + bus_wdata_sent <= UInt<1>("h00") + node _T_1305 = or(obuf_wr_en, obuf_rst) @[lsu_bus_buffer.scala 313:40] + node _T_1306 = eq(_T_1305, UInt<1>("h00")) @[lsu_bus_buffer.scala 313:27] + node _T_1307 = or(obuf_data_done, bus_wdata_sent) @[lsu_bus_buffer.scala 313:70] + node obuf_data_done_in = and(_T_1306, _T_1307) @[lsu_bus_buffer.scala 313:52] + node _T_1308 = bits(obuf_sz_in, 1, 0) @[lsu_bus_buffer.scala 314:67] + node _T_1309 = eq(_T_1308, UInt<1>("h00")) @[lsu_bus_buffer.scala 314:72] + node _T_1310 = bits(obuf_sz_in, 0, 0) @[lsu_bus_buffer.scala 314:92] + node _T_1311 = bits(obuf_addr_in, 0, 0) @[lsu_bus_buffer.scala 314:111] + node _T_1312 = eq(_T_1311, UInt<1>("h00")) @[lsu_bus_buffer.scala 314:98] + node _T_1313 = and(_T_1310, _T_1312) @[lsu_bus_buffer.scala 314:96] + node _T_1314 = or(_T_1309, _T_1313) @[lsu_bus_buffer.scala 314:79] + node _T_1315 = bits(obuf_sz_in, 1, 1) @[lsu_bus_buffer.scala 314:129] + node _T_1316 = bits(obuf_addr_in, 1, 0) @[lsu_bus_buffer.scala 314:147] + node _T_1317 = orr(_T_1316) @[lsu_bus_buffer.scala 314:153] + node _T_1318 = eq(_T_1317, UInt<1>("h00")) @[lsu_bus_buffer.scala 314:134] + node _T_1319 = and(_T_1315, _T_1318) @[lsu_bus_buffer.scala 314:132] + node _T_1320 = or(_T_1314, _T_1319) @[lsu_bus_buffer.scala 314:116] + node obuf_aligned_in = mux(ibuf_buf_byp, is_aligned_r, _T_1320) @[lsu_bus_buffer.scala 314:28] + wire obuf_nosend_in : UInt<1> + obuf_nosend_in <= UInt<1>("h00") + wire obuf_rdrsp_pend : UInt<1> + obuf_rdrsp_pend <= UInt<1>("h00") + wire bus_rsp_read : UInt<1> + bus_rsp_read <= UInt<1>("h00") + wire bus_rsp_read_tag : UInt<3> + bus_rsp_read_tag <= UInt<1>("h00") + wire obuf_rdrsp_tag : UInt<3> + obuf_rdrsp_tag <= UInt<1>("h00") + wire obuf_write : UInt<1> + obuf_write <= UInt<1>("h00") + node _T_1321 = eq(obuf_nosend_in, UInt<1>("h00")) @[lsu_bus_buffer.scala 322:45] + node _T_1322 = and(obuf_wr_en, _T_1321) @[lsu_bus_buffer.scala 322:43] + node _T_1323 = eq(_T_1322, UInt<1>("h00")) @[lsu_bus_buffer.scala 322:30] + node _T_1324 = and(_T_1323, obuf_rdrsp_pend) @[lsu_bus_buffer.scala 322:62] + node _T_1325 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 322:117] + node _T_1326 = and(bus_rsp_read, _T_1325) @[lsu_bus_buffer.scala 322:97] + node _T_1327 = eq(_T_1326, UInt<1>("h00")) @[lsu_bus_buffer.scala 322:82] + node _T_1328 = and(_T_1324, _T_1327) @[lsu_bus_buffer.scala 322:80] + node _T_1329 = eq(obuf_write, UInt<1>("h00")) @[lsu_bus_buffer.scala 322:157] + node _T_1330 = and(bus_cmd_sent, _T_1329) @[lsu_bus_buffer.scala 322:155] + node _T_1331 = or(_T_1328, _T_1330) @[lsu_bus_buffer.scala 322:139] + node _T_1332 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 322:173] + node obuf_rdrsp_pend_in = and(_T_1331, _T_1332) @[lsu_bus_buffer.scala 322:171] + node obuf_rdrsp_pend_en = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 323:47] + wire obuf_tag0 : UInt<3> + obuf_tag0 <= UInt<1>("h00") + node _T_1333 = eq(obuf_write, UInt<1>("h00")) @[lsu_bus_buffer.scala 325:46] + node _T_1334 = and(bus_cmd_sent, _T_1333) @[lsu_bus_buffer.scala 325:44] + node obuf_rdrsp_tag_in = mux(_T_1334, obuf_tag0, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 325:30] + wire obuf_addr : UInt<32> + obuf_addr <= UInt<1>("h00") + wire obuf_sideeffect : UInt<1> + obuf_sideeffect <= UInt<1>("h00") + node _T_1335 = bits(obuf_addr_in, 31, 3) @[lsu_bus_buffer.scala 328:34] + node _T_1336 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 328:52] + node _T_1337 = eq(_T_1335, _T_1336) @[lsu_bus_buffer.scala 328:40] + node _T_1338 = and(_T_1337, obuf_aligned_in) @[lsu_bus_buffer.scala 328:60] + node _T_1339 = eq(obuf_sideeffect, UInt<1>("h00")) @[lsu_bus_buffer.scala 328:80] + node _T_1340 = and(_T_1338, _T_1339) @[lsu_bus_buffer.scala 328:78] + node _T_1341 = eq(obuf_write, UInt<1>("h00")) @[lsu_bus_buffer.scala 328:99] + node _T_1342 = and(_T_1340, _T_1341) @[lsu_bus_buffer.scala 328:97] + node _T_1343 = eq(obuf_write_in, UInt<1>("h00")) @[lsu_bus_buffer.scala 328:113] + node _T_1344 = and(_T_1342, _T_1343) @[lsu_bus_buffer.scala 328:111] + node _T_1345 = eq(io.tlu_busbuff.dec_tlu_external_ldfwd_disable, UInt<1>("h00")) @[lsu_bus_buffer.scala 328:130] + node _T_1346 = and(_T_1344, _T_1345) @[lsu_bus_buffer.scala 328:128] + node _T_1347 = eq(obuf_nosend, UInt<1>("h00")) @[lsu_bus_buffer.scala 329:20] + node _T_1348 = and(obuf_valid, _T_1347) @[lsu_bus_buffer.scala 329:18] + node _T_1349 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 329:90] + node _T_1350 = and(bus_rsp_read, _T_1349) @[lsu_bus_buffer.scala 329:70] + node _T_1351 = eq(_T_1350, UInt<1>("h00")) @[lsu_bus_buffer.scala 329:55] + node _T_1352 = and(obuf_rdrsp_pend, _T_1351) @[lsu_bus_buffer.scala 329:53] + node _T_1353 = or(_T_1348, _T_1352) @[lsu_bus_buffer.scala 329:34] + node _T_1354 = and(_T_1346, _T_1353) @[lsu_bus_buffer.scala 328:177] + obuf_nosend_in <= _T_1354 @[lsu_bus_buffer.scala 328:18] + node _T_1355 = bits(io.lsu_addr_r, 2, 2) @[lsu_bus_buffer.scala 330:60] + node _T_1356 = cat(ldst_byteen_lo_r, UInt<4>("h00")) @[Cat.scala 29:58] + node _T_1357 = cat(UInt<4>("h00"), ldst_byteen_lo_r) @[Cat.scala 29:58] + node _T_1358 = mux(_T_1355, _T_1356, _T_1357) @[lsu_bus_buffer.scala 330:46] + node _T_1359 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_1360 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_1361 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_1362 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_1363 = mux(_T_1359, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1364 = mux(_T_1360, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1365 = mux(_T_1361, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1366 = mux(_T_1362, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1367 = or(_T_1363, _T_1364) @[Mux.scala 27:72] + node _T_1368 = or(_T_1367, _T_1365) @[Mux.scala 27:72] + node _T_1369 = or(_T_1368, _T_1366) @[Mux.scala 27:72] + wire _T_1370 : UInt<32> @[Mux.scala 27:72] + _T_1370 <= _T_1369 @[Mux.scala 27:72] + node _T_1371 = bits(_T_1370, 2, 2) @[lsu_bus_buffer.scala 331:36] + node _T_1372 = bits(_T_1371, 0, 0) @[lsu_bus_buffer.scala 331:46] + node _T_1373 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_1374 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_1375 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_1376 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_1377 = mux(_T_1373, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1378 = mux(_T_1374, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1379 = mux(_T_1375, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1380 = mux(_T_1376, buf_byteen[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1381 = or(_T_1377, _T_1378) @[Mux.scala 27:72] + node _T_1382 = or(_T_1381, _T_1379) @[Mux.scala 27:72] + node _T_1383 = or(_T_1382, _T_1380) @[Mux.scala 27:72] + wire _T_1384 : UInt<4> @[Mux.scala 27:72] + _T_1384 <= _T_1383 @[Mux.scala 27:72] + node _T_1385 = cat(_T_1384, UInt<4>("h00")) @[Cat.scala 29:58] + node _T_1386 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_1387 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_1388 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_1389 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_1390 = mux(_T_1386, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1391 = mux(_T_1387, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1392 = mux(_T_1388, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1393 = mux(_T_1389, buf_byteen[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1394 = or(_T_1390, _T_1391) @[Mux.scala 27:72] + node _T_1395 = or(_T_1394, _T_1392) @[Mux.scala 27:72] + node _T_1396 = or(_T_1395, _T_1393) @[Mux.scala 27:72] + wire _T_1397 : UInt<4> @[Mux.scala 27:72] + _T_1397 <= _T_1396 @[Mux.scala 27:72] + node _T_1398 = cat(UInt<4>("h00"), _T_1397) @[Cat.scala 29:58] + node _T_1399 = mux(_T_1372, _T_1385, _T_1398) @[lsu_bus_buffer.scala 331:8] + node obuf_byteen0_in = mux(ibuf_buf_byp, _T_1358, _T_1399) @[lsu_bus_buffer.scala 330:28] + node _T_1400 = bits(io.end_addr_r, 2, 2) @[lsu_bus_buffer.scala 332:60] + node _T_1401 = cat(ldst_byteen_hi_r, UInt<4>("h00")) @[Cat.scala 29:58] + node _T_1402 = cat(UInt<4>("h00"), ldst_byteen_hi_r) @[Cat.scala 29:58] + node _T_1403 = mux(_T_1400, _T_1401, _T_1402) @[lsu_bus_buffer.scala 332:46] + node _T_1404 = eq(CmdPtr1, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_1405 = eq(CmdPtr1, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_1406 = eq(CmdPtr1, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_1407 = eq(CmdPtr1, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_1408 = mux(_T_1404, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1409 = mux(_T_1405, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1410 = mux(_T_1406, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1411 = mux(_T_1407, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1412 = or(_T_1408, _T_1409) @[Mux.scala 27:72] + node _T_1413 = or(_T_1412, _T_1410) @[Mux.scala 27:72] + node _T_1414 = or(_T_1413, _T_1411) @[Mux.scala 27:72] + wire _T_1415 : UInt<32> @[Mux.scala 27:72] + _T_1415 <= _T_1414 @[Mux.scala 27:72] + node _T_1416 = bits(_T_1415, 2, 2) @[lsu_bus_buffer.scala 333:36] + node _T_1417 = bits(_T_1416, 0, 0) @[lsu_bus_buffer.scala 333:46] + node _T_1418 = eq(CmdPtr1, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_1419 = eq(CmdPtr1, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_1420 = eq(CmdPtr1, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_1421 = eq(CmdPtr1, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_1422 = mux(_T_1418, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1423 = mux(_T_1419, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1424 = mux(_T_1420, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1425 = mux(_T_1421, buf_byteen[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1426 = or(_T_1422, _T_1423) @[Mux.scala 27:72] + node _T_1427 = or(_T_1426, _T_1424) @[Mux.scala 27:72] + node _T_1428 = or(_T_1427, _T_1425) @[Mux.scala 27:72] + wire _T_1429 : UInt<4> @[Mux.scala 27:72] + _T_1429 <= _T_1428 @[Mux.scala 27:72] + node _T_1430 = cat(_T_1429, UInt<4>("h00")) @[Cat.scala 29:58] + node _T_1431 = eq(CmdPtr1, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_1432 = eq(CmdPtr1, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_1433 = eq(CmdPtr1, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_1434 = eq(CmdPtr1, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_1435 = mux(_T_1431, buf_byteen[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1436 = mux(_T_1432, buf_byteen[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1437 = mux(_T_1433, buf_byteen[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1438 = mux(_T_1434, buf_byteen[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1439 = or(_T_1435, _T_1436) @[Mux.scala 27:72] + node _T_1440 = or(_T_1439, _T_1437) @[Mux.scala 27:72] + node _T_1441 = or(_T_1440, _T_1438) @[Mux.scala 27:72] + wire _T_1442 : UInt<4> @[Mux.scala 27:72] + _T_1442 <= _T_1441 @[Mux.scala 27:72] + node _T_1443 = cat(UInt<4>("h00"), _T_1442) @[Cat.scala 29:58] + node _T_1444 = mux(_T_1417, _T_1430, _T_1443) @[lsu_bus_buffer.scala 333:8] + node obuf_byteen1_in = mux(ibuf_buf_byp, _T_1403, _T_1444) @[lsu_bus_buffer.scala 332:28] + node _T_1445 = bits(io.lsu_addr_r, 2, 2) @[lsu_bus_buffer.scala 335:58] + node _T_1446 = cat(store_data_lo_r, UInt<32>("h00")) @[Cat.scala 29:58] + node _T_1447 = cat(UInt<32>("h00"), store_data_lo_r) @[Cat.scala 29:58] + node _T_1448 = mux(_T_1445, _T_1446, _T_1447) @[lsu_bus_buffer.scala 335:44] + node _T_1449 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_1450 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_1451 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_1452 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_1453 = mux(_T_1449, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1454 = mux(_T_1450, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1455 = mux(_T_1451, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1456 = mux(_T_1452, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1457 = or(_T_1453, _T_1454) @[Mux.scala 27:72] + node _T_1458 = or(_T_1457, _T_1455) @[Mux.scala 27:72] + node _T_1459 = or(_T_1458, _T_1456) @[Mux.scala 27:72] + wire _T_1460 : UInt<32> @[Mux.scala 27:72] + _T_1460 <= _T_1459 @[Mux.scala 27:72] + node _T_1461 = bits(_T_1460, 2, 2) @[lsu_bus_buffer.scala 336:36] + node _T_1462 = bits(_T_1461, 0, 0) @[lsu_bus_buffer.scala 336:46] + node _T_1463 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_1464 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_1465 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_1466 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_1467 = mux(_T_1463, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1468 = mux(_T_1464, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1469 = mux(_T_1465, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1470 = mux(_T_1466, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1471 = or(_T_1467, _T_1468) @[Mux.scala 27:72] + node _T_1472 = or(_T_1471, _T_1469) @[Mux.scala 27:72] + node _T_1473 = or(_T_1472, _T_1470) @[Mux.scala 27:72] + wire _T_1474 : UInt<32> @[Mux.scala 27:72] + _T_1474 <= _T_1473 @[Mux.scala 27:72] + node _T_1475 = cat(_T_1474, UInt<32>("h00")) @[Cat.scala 29:58] + node _T_1476 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_1477 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_1478 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_1479 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_1480 = mux(_T_1476, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1481 = mux(_T_1477, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1482 = mux(_T_1478, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1483 = mux(_T_1479, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1484 = or(_T_1480, _T_1481) @[Mux.scala 27:72] + node _T_1485 = or(_T_1484, _T_1482) @[Mux.scala 27:72] + node _T_1486 = or(_T_1485, _T_1483) @[Mux.scala 27:72] + wire _T_1487 : UInt<32> @[Mux.scala 27:72] + _T_1487 <= _T_1486 @[Mux.scala 27:72] + node _T_1488 = cat(UInt<32>("h00"), _T_1487) @[Cat.scala 29:58] + node _T_1489 = mux(_T_1462, _T_1475, _T_1488) @[lsu_bus_buffer.scala 336:8] + node obuf_data0_in = mux(ibuf_buf_byp, _T_1448, _T_1489) @[lsu_bus_buffer.scala 335:26] + node _T_1490 = bits(io.end_addr_r, 2, 2) @[lsu_bus_buffer.scala 337:58] + node _T_1491 = cat(store_data_hi_r, UInt<32>("h00")) @[Cat.scala 29:58] + node _T_1492 = cat(UInt<32>("h00"), store_data_hi_r) @[Cat.scala 29:58] + node _T_1493 = mux(_T_1490, _T_1491, _T_1492) @[lsu_bus_buffer.scala 337:44] + node _T_1494 = eq(CmdPtr1, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_1495 = eq(CmdPtr1, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_1496 = eq(CmdPtr1, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_1497 = eq(CmdPtr1, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_1498 = mux(_T_1494, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1499 = mux(_T_1495, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1500 = mux(_T_1496, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1501 = mux(_T_1497, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1502 = or(_T_1498, _T_1499) @[Mux.scala 27:72] + node _T_1503 = or(_T_1502, _T_1500) @[Mux.scala 27:72] + node _T_1504 = or(_T_1503, _T_1501) @[Mux.scala 27:72] + wire _T_1505 : UInt<32> @[Mux.scala 27:72] + _T_1505 <= _T_1504 @[Mux.scala 27:72] + node _T_1506 = bits(_T_1505, 2, 2) @[lsu_bus_buffer.scala 338:36] + node _T_1507 = bits(_T_1506, 0, 0) @[lsu_bus_buffer.scala 338:46] + node _T_1508 = eq(CmdPtr1, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_1509 = eq(CmdPtr1, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_1510 = eq(CmdPtr1, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_1511 = eq(CmdPtr1, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_1512 = mux(_T_1508, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1513 = mux(_T_1509, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1514 = mux(_T_1510, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1515 = mux(_T_1511, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1516 = or(_T_1512, _T_1513) @[Mux.scala 27:72] + node _T_1517 = or(_T_1516, _T_1514) @[Mux.scala 27:72] + node _T_1518 = or(_T_1517, _T_1515) @[Mux.scala 27:72] + wire _T_1519 : UInt<32> @[Mux.scala 27:72] + _T_1519 <= _T_1518 @[Mux.scala 27:72] + node _T_1520 = cat(_T_1519, UInt<32>("h00")) @[Cat.scala 29:58] + node _T_1521 = eq(CmdPtr1, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_1522 = eq(CmdPtr1, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_1523 = eq(CmdPtr1, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_1524 = eq(CmdPtr1, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_1525 = mux(_T_1521, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1526 = mux(_T_1522, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1527 = mux(_T_1523, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1528 = mux(_T_1524, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1529 = or(_T_1525, _T_1526) @[Mux.scala 27:72] + node _T_1530 = or(_T_1529, _T_1527) @[Mux.scala 27:72] + node _T_1531 = or(_T_1530, _T_1528) @[Mux.scala 27:72] + wire _T_1532 : UInt<32> @[Mux.scala 27:72] + _T_1532 <= _T_1531 @[Mux.scala 27:72] + node _T_1533 = cat(UInt<32>("h00"), _T_1532) @[Cat.scala 29:58] + node _T_1534 = mux(_T_1507, _T_1520, _T_1533) @[lsu_bus_buffer.scala 338:8] + node obuf_data1_in = mux(ibuf_buf_byp, _T_1493, _T_1534) @[lsu_bus_buffer.scala 337:26] + node _T_1535 = bits(obuf_byteen0_in, 0, 0) @[lsu_bus_buffer.scala 339:59] + node _T_1536 = bits(obuf_byteen1_in, 0, 0) @[lsu_bus_buffer.scala 339:97] + node _T_1537 = and(obuf_merge_en, _T_1536) @[lsu_bus_buffer.scala 339:80] + node _T_1538 = or(_T_1535, _T_1537) @[lsu_bus_buffer.scala 339:63] + node _T_1539 = bits(obuf_byteen0_in, 1, 1) @[lsu_bus_buffer.scala 339:59] + node _T_1540 = bits(obuf_byteen1_in, 1, 1) @[lsu_bus_buffer.scala 339:97] + node _T_1541 = and(obuf_merge_en, _T_1540) @[lsu_bus_buffer.scala 339:80] + node _T_1542 = or(_T_1539, _T_1541) @[lsu_bus_buffer.scala 339:63] + node _T_1543 = bits(obuf_byteen0_in, 2, 2) @[lsu_bus_buffer.scala 339:59] + node _T_1544 = bits(obuf_byteen1_in, 2, 2) @[lsu_bus_buffer.scala 339:97] + node _T_1545 = and(obuf_merge_en, _T_1544) @[lsu_bus_buffer.scala 339:80] + node _T_1546 = or(_T_1543, _T_1545) @[lsu_bus_buffer.scala 339:63] + node _T_1547 = bits(obuf_byteen0_in, 3, 3) @[lsu_bus_buffer.scala 339:59] + node _T_1548 = bits(obuf_byteen1_in, 3, 3) @[lsu_bus_buffer.scala 339:97] + node _T_1549 = and(obuf_merge_en, _T_1548) @[lsu_bus_buffer.scala 339:80] + node _T_1550 = or(_T_1547, _T_1549) @[lsu_bus_buffer.scala 339:63] + node _T_1551 = bits(obuf_byteen0_in, 4, 4) @[lsu_bus_buffer.scala 339:59] + node _T_1552 = bits(obuf_byteen1_in, 4, 4) @[lsu_bus_buffer.scala 339:97] + node _T_1553 = and(obuf_merge_en, _T_1552) @[lsu_bus_buffer.scala 339:80] + node _T_1554 = or(_T_1551, _T_1553) @[lsu_bus_buffer.scala 339:63] + node _T_1555 = bits(obuf_byteen0_in, 5, 5) @[lsu_bus_buffer.scala 339:59] + node _T_1556 = bits(obuf_byteen1_in, 5, 5) @[lsu_bus_buffer.scala 339:97] + node _T_1557 = and(obuf_merge_en, _T_1556) @[lsu_bus_buffer.scala 339:80] + node _T_1558 = or(_T_1555, _T_1557) @[lsu_bus_buffer.scala 339:63] + node _T_1559 = bits(obuf_byteen0_in, 6, 6) @[lsu_bus_buffer.scala 339:59] + node _T_1560 = bits(obuf_byteen1_in, 6, 6) @[lsu_bus_buffer.scala 339:97] + node _T_1561 = and(obuf_merge_en, _T_1560) @[lsu_bus_buffer.scala 339:80] + node _T_1562 = or(_T_1559, _T_1561) @[lsu_bus_buffer.scala 339:63] + node _T_1563 = bits(obuf_byteen0_in, 7, 7) @[lsu_bus_buffer.scala 339:59] + node _T_1564 = bits(obuf_byteen1_in, 7, 7) @[lsu_bus_buffer.scala 339:97] + node _T_1565 = and(obuf_merge_en, _T_1564) @[lsu_bus_buffer.scala 339:80] + node _T_1566 = or(_T_1563, _T_1565) @[lsu_bus_buffer.scala 339:63] + node _T_1567 = cat(_T_1566, _T_1562) @[Cat.scala 29:58] + node _T_1568 = cat(_T_1567, _T_1558) @[Cat.scala 29:58] + node _T_1569 = cat(_T_1568, _T_1554) @[Cat.scala 29:58] + node _T_1570 = cat(_T_1569, _T_1550) @[Cat.scala 29:58] + node _T_1571 = cat(_T_1570, _T_1546) @[Cat.scala 29:58] + node _T_1572 = cat(_T_1571, _T_1542) @[Cat.scala 29:58] + node obuf_byteen_in = cat(_T_1572, _T_1538) @[Cat.scala 29:58] + node _T_1573 = bits(obuf_byteen1_in, 0, 0) @[lsu_bus_buffer.scala 340:76] + node _T_1574 = and(obuf_merge_en, _T_1573) @[lsu_bus_buffer.scala 340:59] + node _T_1575 = bits(obuf_data1_in, 7, 0) @[lsu_bus_buffer.scala 340:94] + node _T_1576 = bits(obuf_data0_in, 7, 0) @[lsu_bus_buffer.scala 340:123] + node _T_1577 = mux(_T_1574, _T_1575, _T_1576) @[lsu_bus_buffer.scala 340:44] + node _T_1578 = bits(obuf_byteen1_in, 1, 1) @[lsu_bus_buffer.scala 340:76] + node _T_1579 = and(obuf_merge_en, _T_1578) @[lsu_bus_buffer.scala 340:59] + node _T_1580 = bits(obuf_data1_in, 15, 8) @[lsu_bus_buffer.scala 340:94] + node _T_1581 = bits(obuf_data0_in, 15, 8) @[lsu_bus_buffer.scala 340:123] + node _T_1582 = mux(_T_1579, _T_1580, _T_1581) @[lsu_bus_buffer.scala 340:44] + node _T_1583 = bits(obuf_byteen1_in, 2, 2) @[lsu_bus_buffer.scala 340:76] + node _T_1584 = and(obuf_merge_en, _T_1583) @[lsu_bus_buffer.scala 340:59] + node _T_1585 = bits(obuf_data1_in, 23, 16) @[lsu_bus_buffer.scala 340:94] + node _T_1586 = bits(obuf_data0_in, 23, 16) @[lsu_bus_buffer.scala 340:123] + node _T_1587 = mux(_T_1584, _T_1585, _T_1586) @[lsu_bus_buffer.scala 340:44] + node _T_1588 = bits(obuf_byteen1_in, 3, 3) @[lsu_bus_buffer.scala 340:76] + node _T_1589 = and(obuf_merge_en, _T_1588) @[lsu_bus_buffer.scala 340:59] + node _T_1590 = bits(obuf_data1_in, 31, 24) @[lsu_bus_buffer.scala 340:94] + node _T_1591 = bits(obuf_data0_in, 31, 24) @[lsu_bus_buffer.scala 340:123] + node _T_1592 = mux(_T_1589, _T_1590, _T_1591) @[lsu_bus_buffer.scala 340:44] + node _T_1593 = bits(obuf_byteen1_in, 4, 4) @[lsu_bus_buffer.scala 340:76] + node _T_1594 = and(obuf_merge_en, _T_1593) @[lsu_bus_buffer.scala 340:59] + node _T_1595 = bits(obuf_data1_in, 39, 32) @[lsu_bus_buffer.scala 340:94] + node _T_1596 = bits(obuf_data0_in, 39, 32) @[lsu_bus_buffer.scala 340:123] + node _T_1597 = mux(_T_1594, _T_1595, _T_1596) @[lsu_bus_buffer.scala 340:44] + node _T_1598 = bits(obuf_byteen1_in, 5, 5) @[lsu_bus_buffer.scala 340:76] + node _T_1599 = and(obuf_merge_en, _T_1598) @[lsu_bus_buffer.scala 340:59] + node _T_1600 = bits(obuf_data1_in, 47, 40) @[lsu_bus_buffer.scala 340:94] + node _T_1601 = bits(obuf_data0_in, 47, 40) @[lsu_bus_buffer.scala 340:123] + node _T_1602 = mux(_T_1599, _T_1600, _T_1601) @[lsu_bus_buffer.scala 340:44] + node _T_1603 = bits(obuf_byteen1_in, 6, 6) @[lsu_bus_buffer.scala 340:76] + node _T_1604 = and(obuf_merge_en, _T_1603) @[lsu_bus_buffer.scala 340:59] + node _T_1605 = bits(obuf_data1_in, 55, 48) @[lsu_bus_buffer.scala 340:94] + node _T_1606 = bits(obuf_data0_in, 55, 48) @[lsu_bus_buffer.scala 340:123] + node _T_1607 = mux(_T_1604, _T_1605, _T_1606) @[lsu_bus_buffer.scala 340:44] + node _T_1608 = bits(obuf_byteen1_in, 7, 7) @[lsu_bus_buffer.scala 340:76] + node _T_1609 = and(obuf_merge_en, _T_1608) @[lsu_bus_buffer.scala 340:59] + node _T_1610 = bits(obuf_data1_in, 63, 56) @[lsu_bus_buffer.scala 340:94] + node _T_1611 = bits(obuf_data0_in, 63, 56) @[lsu_bus_buffer.scala 340:123] + node _T_1612 = mux(_T_1609, _T_1610, _T_1611) @[lsu_bus_buffer.scala 340:44] + node _T_1613 = cat(_T_1612, _T_1607) @[Cat.scala 29:58] + node _T_1614 = cat(_T_1613, _T_1602) @[Cat.scala 29:58] + node _T_1615 = cat(_T_1614, _T_1597) @[Cat.scala 29:58] + node _T_1616 = cat(_T_1615, _T_1592) @[Cat.scala 29:58] + node _T_1617 = cat(_T_1616, _T_1587) @[Cat.scala 29:58] + node _T_1618 = cat(_T_1617, _T_1582) @[Cat.scala 29:58] + node obuf_data_in = cat(_T_1618, _T_1577) @[Cat.scala 29:58] + wire buf_dualhi : UInt<1>[4] @[lsu_bus_buffer.scala 342:24] + buf_dualhi[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 343:14] + buf_dualhi[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 343:14] + buf_dualhi[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 343:14] + buf_dualhi[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 343:14] + node _T_1619 = neq(CmdPtr0, CmdPtr1) @[lsu_bus_buffer.scala 344:30] + node _T_1620 = and(_T_1619, found_cmdptr0) @[lsu_bus_buffer.scala 344:43] + node _T_1621 = and(_T_1620, found_cmdptr1) @[lsu_bus_buffer.scala 344:59] + node _T_1622 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_1623 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_1624 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_1625 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_1626 = mux(_T_1622, buf_state[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1627 = mux(_T_1623, buf_state[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1628 = mux(_T_1624, buf_state[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1629 = mux(_T_1625, buf_state[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1630 = or(_T_1626, _T_1627) @[Mux.scala 27:72] + node _T_1631 = or(_T_1630, _T_1628) @[Mux.scala 27:72] + node _T_1632 = or(_T_1631, _T_1629) @[Mux.scala 27:72] + wire _T_1633 : UInt<3> @[Mux.scala 27:72] + _T_1633 <= _T_1632 @[Mux.scala 27:72] + node _T_1634 = eq(_T_1633, UInt<3>("h02")) @[lsu_bus_buffer.scala 344:107] + node _T_1635 = and(_T_1621, _T_1634) @[lsu_bus_buffer.scala 344:75] + node _T_1636 = eq(CmdPtr1, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_1637 = eq(CmdPtr1, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_1638 = eq(CmdPtr1, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_1639 = eq(CmdPtr1, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_1640 = mux(_T_1636, buf_state[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1641 = mux(_T_1637, buf_state[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1642 = mux(_T_1638, buf_state[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1643 = mux(_T_1639, buf_state[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1644 = or(_T_1640, _T_1641) @[Mux.scala 27:72] + node _T_1645 = or(_T_1644, _T_1642) @[Mux.scala 27:72] + node _T_1646 = or(_T_1645, _T_1643) @[Mux.scala 27:72] + wire _T_1647 : UInt<3> @[Mux.scala 27:72] + _T_1647 <= _T_1646 @[Mux.scala 27:72] + node _T_1648 = eq(_T_1647, UInt<3>("h02")) @[lsu_bus_buffer.scala 344:150] + node _T_1649 = and(_T_1635, _T_1648) @[lsu_bus_buffer.scala 344:118] + node _T_1650 = cat(buf_cmd_state_bus_en[3], buf_cmd_state_bus_en[2]) @[Cat.scala 29:58] + node _T_1651 = cat(_T_1650, buf_cmd_state_bus_en[1]) @[Cat.scala 29:58] + node _T_1652 = cat(_T_1651, buf_cmd_state_bus_en[0]) @[Cat.scala 29:58] + node _T_1653 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_1654 = bits(_T_1652, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_1655 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_1656 = bits(_T_1652, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_1657 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_1658 = bits(_T_1652, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_1659 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_1660 = bits(_T_1652, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_1661 = mux(_T_1653, _T_1654, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1662 = mux(_T_1655, _T_1656, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1663 = mux(_T_1657, _T_1658, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1664 = mux(_T_1659, _T_1660, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1665 = or(_T_1661, _T_1662) @[Mux.scala 27:72] + node _T_1666 = or(_T_1665, _T_1663) @[Mux.scala 27:72] + node _T_1667 = or(_T_1666, _T_1664) @[Mux.scala 27:72] + wire _T_1668 : UInt<1> @[Mux.scala 27:72] + _T_1668 <= _T_1667 @[Mux.scala 27:72] + node _T_1669 = eq(_T_1668, UInt<1>("h00")) @[lsu_bus_buffer.scala 345:5] + node _T_1670 = and(_T_1649, _T_1669) @[lsu_bus_buffer.scala 344:161] + node _T_1671 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_1672 = bits(buf_sideeffect, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_1673 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_1674 = bits(buf_sideeffect, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_1675 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_1676 = bits(buf_sideeffect, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_1677 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_1678 = bits(buf_sideeffect, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_1679 = mux(_T_1671, _T_1672, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1680 = mux(_T_1673, _T_1674, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1681 = mux(_T_1675, _T_1676, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1682 = mux(_T_1677, _T_1678, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1683 = or(_T_1679, _T_1680) @[Mux.scala 27:72] + node _T_1684 = or(_T_1683, _T_1681) @[Mux.scala 27:72] + node _T_1685 = or(_T_1684, _T_1682) @[Mux.scala 27:72] + wire _T_1686 : UInt<1> @[Mux.scala 27:72] + _T_1686 <= _T_1685 @[Mux.scala 27:72] + node _T_1687 = eq(_T_1686, UInt<1>("h00")) @[lsu_bus_buffer.scala 345:87] + node _T_1688 = and(_T_1670, _T_1687) @[lsu_bus_buffer.scala 345:85] + node _T_1689 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_1690 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_1691 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_1692 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_1693 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_1694 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_1695 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_1696 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_1697 = mux(_T_1689, _T_1690, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1698 = mux(_T_1691, _T_1692, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1699 = mux(_T_1693, _T_1694, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1700 = mux(_T_1695, _T_1696, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1701 = or(_T_1697, _T_1698) @[Mux.scala 27:72] + node _T_1702 = or(_T_1701, _T_1699) @[Mux.scala 27:72] + node _T_1703 = or(_T_1702, _T_1700) @[Mux.scala 27:72] + wire _T_1704 : UInt<1> @[Mux.scala 27:72] + _T_1704 <= _T_1703 @[Mux.scala 27:72] + node _T_1705 = eq(_T_1704, UInt<1>("h00")) @[lsu_bus_buffer.scala 346:6] + node _T_1706 = cat(buf_dual[3], buf_dual[2]) @[Cat.scala 29:58] + node _T_1707 = cat(_T_1706, buf_dual[1]) @[Cat.scala 29:58] + node _T_1708 = cat(_T_1707, buf_dual[0]) @[Cat.scala 29:58] + node _T_1709 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_1710 = bits(_T_1708, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_1711 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_1712 = bits(_T_1708, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_1713 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_1714 = bits(_T_1708, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_1715 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_1716 = bits(_T_1708, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_1717 = mux(_T_1709, _T_1710, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1718 = mux(_T_1711, _T_1712, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1719 = mux(_T_1713, _T_1714, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1720 = mux(_T_1715, _T_1716, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1721 = or(_T_1717, _T_1718) @[Mux.scala 27:72] + node _T_1722 = or(_T_1721, _T_1719) @[Mux.scala 27:72] + node _T_1723 = or(_T_1722, _T_1720) @[Mux.scala 27:72] + wire _T_1724 : UInt<1> @[Mux.scala 27:72] + _T_1724 <= _T_1723 @[Mux.scala 27:72] + node _T_1725 = and(_T_1705, _T_1724) @[lsu_bus_buffer.scala 346:36] + node _T_1726 = cat(buf_dualhi[3], buf_dualhi[2]) @[Cat.scala 29:58] + node _T_1727 = cat(_T_1726, buf_dualhi[1]) @[Cat.scala 29:58] + node _T_1728 = cat(_T_1727, buf_dualhi[0]) @[Cat.scala 29:58] + node _T_1729 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_1730 = bits(_T_1728, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_1731 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_1732 = bits(_T_1728, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_1733 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_1734 = bits(_T_1728, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_1735 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_1736 = bits(_T_1728, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_1737 = mux(_T_1729, _T_1730, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1738 = mux(_T_1731, _T_1732, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1739 = mux(_T_1733, _T_1734, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1740 = mux(_T_1735, _T_1736, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1741 = or(_T_1737, _T_1738) @[Mux.scala 27:72] + node _T_1742 = or(_T_1741, _T_1739) @[Mux.scala 27:72] + node _T_1743 = or(_T_1742, _T_1740) @[Mux.scala 27:72] + wire _T_1744 : UInt<1> @[Mux.scala 27:72] + _T_1744 <= _T_1743 @[Mux.scala 27:72] + node _T_1745 = eq(_T_1744, UInt<1>("h00")) @[lsu_bus_buffer.scala 346:107] + node _T_1746 = and(_T_1725, _T_1745) @[lsu_bus_buffer.scala 346:105] + node _T_1747 = cat(buf_samedw[3], buf_samedw[2]) @[Cat.scala 29:58] + node _T_1748 = cat(_T_1747, buf_samedw[1]) @[Cat.scala 29:58] + node _T_1749 = cat(_T_1748, buf_samedw[0]) @[Cat.scala 29:58] + node _T_1750 = eq(CmdPtr0, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_1751 = bits(_T_1749, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_1752 = eq(CmdPtr0, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_1753 = bits(_T_1749, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_1754 = eq(CmdPtr0, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_1755 = bits(_T_1749, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_1756 = eq(CmdPtr0, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_1757 = bits(_T_1749, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_1758 = mux(_T_1750, _T_1751, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1759 = mux(_T_1752, _T_1753, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1760 = mux(_T_1754, _T_1755, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1761 = mux(_T_1756, _T_1757, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_1762 = or(_T_1758, _T_1759) @[Mux.scala 27:72] + node _T_1763 = or(_T_1762, _T_1760) @[Mux.scala 27:72] + node _T_1764 = or(_T_1763, _T_1761) @[Mux.scala 27:72] + wire _T_1765 : UInt<1> @[Mux.scala 27:72] + _T_1765 <= _T_1764 @[Mux.scala 27:72] + node _T_1766 = and(_T_1746, _T_1765) @[lsu_bus_buffer.scala 346:177] + node _T_1767 = and(_T_1688, _T_1766) @[lsu_bus_buffer.scala 345:122] + node _T_1768 = and(ibuf_buf_byp, ldst_samedw_r) @[lsu_bus_buffer.scala 347:19] + node _T_1769 = and(_T_1768, io.ldst_dual_r) @[lsu_bus_buffer.scala 347:35] + node _T_1770 = or(_T_1767, _T_1769) @[lsu_bus_buffer.scala 346:250] + obuf_merge_en <= _T_1770 @[lsu_bus_buffer.scala 344:17] + reg obuf_wr_enQ : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when io.lsu_busm_clken : @[Reg.scala 28:19] + obuf_wr_enQ <= obuf_wr_en @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_1771 = mux(obuf_wr_en, UInt<1>("h01"), obuf_valid) @[lsu_bus_buffer.scala 349:58] + node _T_1772 = eq(obuf_rst, UInt<1>("h00")) @[lsu_bus_buffer.scala 349:93] + node _T_1773 = and(_T_1771, _T_1772) @[lsu_bus_buffer.scala 349:91] + reg _T_1774 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 349:54] + _T_1774 <= _T_1773 @[lsu_bus_buffer.scala 349:54] + obuf_valid <= _T_1774 @[lsu_bus_buffer.scala 349:14] + reg _T_1775 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when obuf_wr_en : @[Reg.scala 28:19] + _T_1775 <= obuf_nosend_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + obuf_nosend <= _T_1775 @[lsu_bus_buffer.scala 350:15] + reg _T_1776 : UInt<1>, io.lsu_free_c2_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when obuf_rdrsp_pend_en : @[Reg.scala 28:19] + _T_1776 <= obuf_rdrsp_pend_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + obuf_rdrsp_pend <= _T_1776 @[lsu_bus_buffer.scala 351:19] + reg _T_1777 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when io.lsu_busm_clken : @[Reg.scala 28:19] + _T_1777 <= obuf_cmd_done_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + obuf_cmd_done <= _T_1777 @[lsu_bus_buffer.scala 352:17] + reg _T_1778 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when io.lsu_busm_clken : @[Reg.scala 28:19] + _T_1778 <= obuf_data_done_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + obuf_data_done <= _T_1778 @[lsu_bus_buffer.scala 353:18] + reg _T_1779 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when io.lsu_busm_clken : @[Reg.scala 28:19] + _T_1779 <= obuf_rdrsp_tag_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + obuf_rdrsp_tag <= _T_1779 @[lsu_bus_buffer.scala 354:18] + node _T_1780 = and(io.lsu_bus_obuf_c1_clken, obuf_wr_en) @[lib.scala 388:57] + reg _T_1781 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1780 : @[Reg.scala 28:19] + _T_1781 <= obuf_tag0_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + obuf_tag0 <= _T_1781 @[lsu_bus_buffer.scala 356:13] + node _T_1782 = and(io.lsu_bus_obuf_c1_clken, obuf_wr_en) @[lib.scala 388:57] + reg obuf_tag1 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1782 : @[Reg.scala 28:19] + obuf_tag1 <= obuf_tag1_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_1783 = and(io.lsu_bus_obuf_c1_clken, obuf_wr_en) @[lib.scala 388:57] + reg obuf_merge : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1783 : @[Reg.scala 28:19] + obuf_merge <= obuf_merge_en @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_1784 = and(io.lsu_bus_obuf_c1_clken, obuf_wr_en) @[lib.scala 388:57] + reg _T_1785 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1784 : @[Reg.scala 28:19] + _T_1785 <= obuf_write_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + obuf_write <= _T_1785 @[lsu_bus_buffer.scala 359:14] + node _T_1786 = and(io.lsu_bus_obuf_c1_clken, obuf_wr_en) @[lib.scala 388:57] + reg _T_1787 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1786 : @[Reg.scala 28:19] + _T_1787 <= obuf_sideeffect_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + obuf_sideeffect <= _T_1787 @[lsu_bus_buffer.scala 360:19] + node _T_1788 = and(io.lsu_bus_obuf_c1_clken, obuf_wr_en) @[lib.scala 388:57] + reg obuf_sz : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1788 : @[Reg.scala 28:19] + obuf_sz <= obuf_sz_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_1789 = and(io.lsu_bus_obuf_c1_clken, obuf_wr_en) @[lib.scala 388:57] + reg obuf_byteen : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_1789 : @[Reg.scala 28:19] + obuf_byteen <= obuf_byteen_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + inst rvclkhdr_2 of rvclkhdr_2 @[lib.scala 404:23] + rvclkhdr_2.clock <= clock + rvclkhdr_2.reset <= reset + rvclkhdr_2.io.clk <= clock @[lib.scala 406:18] + rvclkhdr_2.io.en <= obuf_wr_en @[lib.scala 407:17] + rvclkhdr_2.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24] + reg _T_1790 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when obuf_wr_en : @[Reg.scala 28:19] + _T_1790 <= obuf_addr_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + obuf_addr <= _T_1790 @[lsu_bus_buffer.scala 363:13] + inst rvclkhdr_3 of rvclkhdr_3 @[lib.scala 404:23] + rvclkhdr_3.clock <= clock + rvclkhdr_3.reset <= reset + rvclkhdr_3.io.clk <= clock @[lib.scala 406:18] + rvclkhdr_3.io.en <= obuf_wr_en @[lib.scala 407:17] + rvclkhdr_3.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24] + reg obuf_data : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when obuf_wr_en : @[Reg.scala 28:19] + obuf_data <= obuf_data_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + reg _T_1791 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when obuf_wr_en : @[Reg.scala 28:19] + _T_1791 <= obuf_wr_timer_in @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + obuf_wr_timer <= _T_1791 @[lsu_bus_buffer.scala 365:17] + wire WrPtr0_m : UInt<2> + WrPtr0_m <= UInt<1>("h00") + node _T_1792 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 369:65] + node _T_1793 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 370:30] + node _T_1794 = and(ibuf_valid, _T_1793) @[lsu_bus_buffer.scala 370:19] + node _T_1795 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 371:18] + node _T_1796 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 371:57] + node _T_1797 = and(io.ldst_dual_r, _T_1796) @[lsu_bus_buffer.scala 371:45] + node _T_1798 = or(_T_1795, _T_1797) @[lsu_bus_buffer.scala 371:27] + node _T_1799 = and(io.lsu_busreq_r, _T_1798) @[lsu_bus_buffer.scala 370:58] + node _T_1800 = or(_T_1794, _T_1799) @[lsu_bus_buffer.scala 370:39] + node _T_1801 = eq(_T_1800, UInt<1>("h00")) @[lsu_bus_buffer.scala 370:5] + node _T_1802 = and(_T_1792, _T_1801) @[lsu_bus_buffer.scala 369:76] + node _T_1803 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 369:65] + node _T_1804 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 370:30] + node _T_1805 = and(ibuf_valid, _T_1804) @[lsu_bus_buffer.scala 370:19] + node _T_1806 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 371:18] + node _T_1807 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 371:57] + node _T_1808 = and(io.ldst_dual_r, _T_1807) @[lsu_bus_buffer.scala 371:45] + node _T_1809 = or(_T_1806, _T_1808) @[lsu_bus_buffer.scala 371:27] + node _T_1810 = and(io.lsu_busreq_r, _T_1809) @[lsu_bus_buffer.scala 370:58] + node _T_1811 = or(_T_1805, _T_1810) @[lsu_bus_buffer.scala 370:39] + node _T_1812 = eq(_T_1811, UInt<1>("h00")) @[lsu_bus_buffer.scala 370:5] + node _T_1813 = and(_T_1803, _T_1812) @[lsu_bus_buffer.scala 369:76] + node _T_1814 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 369:65] + node _T_1815 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 370:30] + node _T_1816 = and(ibuf_valid, _T_1815) @[lsu_bus_buffer.scala 370:19] + node _T_1817 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 371:18] + node _T_1818 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 371:57] + node _T_1819 = and(io.ldst_dual_r, _T_1818) @[lsu_bus_buffer.scala 371:45] + node _T_1820 = or(_T_1817, _T_1819) @[lsu_bus_buffer.scala 371:27] + node _T_1821 = and(io.lsu_busreq_r, _T_1820) @[lsu_bus_buffer.scala 370:58] + node _T_1822 = or(_T_1816, _T_1821) @[lsu_bus_buffer.scala 370:39] + node _T_1823 = eq(_T_1822, UInt<1>("h00")) @[lsu_bus_buffer.scala 370:5] + node _T_1824 = and(_T_1814, _T_1823) @[lsu_bus_buffer.scala 369:76] + node _T_1825 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 369:65] + node _T_1826 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 370:30] + node _T_1827 = and(ibuf_valid, _T_1826) @[lsu_bus_buffer.scala 370:19] + node _T_1828 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 371:18] + node _T_1829 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 371:57] + node _T_1830 = and(io.ldst_dual_r, _T_1829) @[lsu_bus_buffer.scala 371:45] + node _T_1831 = or(_T_1828, _T_1830) @[lsu_bus_buffer.scala 371:27] + node _T_1832 = and(io.lsu_busreq_r, _T_1831) @[lsu_bus_buffer.scala 370:58] + node _T_1833 = or(_T_1827, _T_1832) @[lsu_bus_buffer.scala 370:39] + node _T_1834 = eq(_T_1833, UInt<1>("h00")) @[lsu_bus_buffer.scala 370:5] + node _T_1835 = and(_T_1825, _T_1834) @[lsu_bus_buffer.scala 369:76] + node _T_1836 = mux(_T_1835, UInt<2>("h03"), UInt<2>("h03")) @[Mux.scala 98:16] + node _T_1837 = mux(_T_1824, UInt<2>("h02"), _T_1836) @[Mux.scala 98:16] + node _T_1838 = mux(_T_1813, UInt<1>("h01"), _T_1837) @[Mux.scala 98:16] + node _T_1839 = mux(_T_1802, UInt<1>("h00"), _T_1838) @[Mux.scala 98:16] + WrPtr0_m <= _T_1839 @[lsu_bus_buffer.scala 369:12] + wire WrPtr1_m : UInt<2> + WrPtr1_m <= UInt<1>("h00") + node _T_1840 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 375:65] + node _T_1841 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 375:103] + node _T_1842 = and(ibuf_valid, _T_1841) @[lsu_bus_buffer.scala 375:92] + node _T_1843 = eq(WrPtr0_m, UInt<1>("h00")) @[lsu_bus_buffer.scala 376:33] + node _T_1844 = and(io.lsu_busreq_m, _T_1843) @[lsu_bus_buffer.scala 376:22] + node _T_1845 = or(_T_1842, _T_1844) @[lsu_bus_buffer.scala 375:112] + node _T_1846 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 377:36] + node _T_1847 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 378:34] + node _T_1848 = and(io.ldst_dual_r, _T_1847) @[lsu_bus_buffer.scala 378:23] + node _T_1849 = or(_T_1846, _T_1848) @[lsu_bus_buffer.scala 377:46] + node _T_1850 = and(io.lsu_busreq_r, _T_1849) @[lsu_bus_buffer.scala 377:22] + node _T_1851 = or(_T_1845, _T_1850) @[lsu_bus_buffer.scala 376:42] + node _T_1852 = eq(_T_1851, UInt<1>("h00")) @[lsu_bus_buffer.scala 375:78] + node _T_1853 = and(_T_1840, _T_1852) @[lsu_bus_buffer.scala 375:76] + node _T_1854 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 375:65] + node _T_1855 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 375:103] + node _T_1856 = and(ibuf_valid, _T_1855) @[lsu_bus_buffer.scala 375:92] + node _T_1857 = eq(WrPtr0_m, UInt<1>("h01")) @[lsu_bus_buffer.scala 376:33] + node _T_1858 = and(io.lsu_busreq_m, _T_1857) @[lsu_bus_buffer.scala 376:22] + node _T_1859 = or(_T_1856, _T_1858) @[lsu_bus_buffer.scala 375:112] + node _T_1860 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 377:36] + node _T_1861 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 378:34] + node _T_1862 = and(io.ldst_dual_r, _T_1861) @[lsu_bus_buffer.scala 378:23] + node _T_1863 = or(_T_1860, _T_1862) @[lsu_bus_buffer.scala 377:46] + node _T_1864 = and(io.lsu_busreq_r, _T_1863) @[lsu_bus_buffer.scala 377:22] + node _T_1865 = or(_T_1859, _T_1864) @[lsu_bus_buffer.scala 376:42] + node _T_1866 = eq(_T_1865, UInt<1>("h00")) @[lsu_bus_buffer.scala 375:78] + node _T_1867 = and(_T_1854, _T_1866) @[lsu_bus_buffer.scala 375:76] + node _T_1868 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 375:65] + node _T_1869 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 375:103] + node _T_1870 = and(ibuf_valid, _T_1869) @[lsu_bus_buffer.scala 375:92] + node _T_1871 = eq(WrPtr0_m, UInt<2>("h02")) @[lsu_bus_buffer.scala 376:33] + node _T_1872 = and(io.lsu_busreq_m, _T_1871) @[lsu_bus_buffer.scala 376:22] + node _T_1873 = or(_T_1870, _T_1872) @[lsu_bus_buffer.scala 375:112] + node _T_1874 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 377:36] + node _T_1875 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 378:34] + node _T_1876 = and(io.ldst_dual_r, _T_1875) @[lsu_bus_buffer.scala 378:23] + node _T_1877 = or(_T_1874, _T_1876) @[lsu_bus_buffer.scala 377:46] + node _T_1878 = and(io.lsu_busreq_r, _T_1877) @[lsu_bus_buffer.scala 377:22] + node _T_1879 = or(_T_1873, _T_1878) @[lsu_bus_buffer.scala 376:42] + node _T_1880 = eq(_T_1879, UInt<1>("h00")) @[lsu_bus_buffer.scala 375:78] + node _T_1881 = and(_T_1868, _T_1880) @[lsu_bus_buffer.scala 375:76] + node _T_1882 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 375:65] + node _T_1883 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 375:103] + node _T_1884 = and(ibuf_valid, _T_1883) @[lsu_bus_buffer.scala 375:92] + node _T_1885 = eq(WrPtr0_m, UInt<2>("h03")) @[lsu_bus_buffer.scala 376:33] + node _T_1886 = and(io.lsu_busreq_m, _T_1885) @[lsu_bus_buffer.scala 376:22] + node _T_1887 = or(_T_1884, _T_1886) @[lsu_bus_buffer.scala 375:112] + node _T_1888 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 377:36] + node _T_1889 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 378:34] + node _T_1890 = and(io.ldst_dual_r, _T_1889) @[lsu_bus_buffer.scala 378:23] + node _T_1891 = or(_T_1888, _T_1890) @[lsu_bus_buffer.scala 377:46] + node _T_1892 = and(io.lsu_busreq_r, _T_1891) @[lsu_bus_buffer.scala 377:22] + node _T_1893 = or(_T_1887, _T_1892) @[lsu_bus_buffer.scala 376:42] + node _T_1894 = eq(_T_1893, UInt<1>("h00")) @[lsu_bus_buffer.scala 375:78] + node _T_1895 = and(_T_1882, _T_1894) @[lsu_bus_buffer.scala 375:76] + node _T_1896 = mux(_T_1895, UInt<2>("h03"), UInt<2>("h03")) @[Mux.scala 98:16] + node _T_1897 = mux(_T_1881, UInt<2>("h02"), _T_1896) @[Mux.scala 98:16] + node _T_1898 = mux(_T_1867, UInt<1>("h01"), _T_1897) @[Mux.scala 98:16] + node _T_1899 = mux(_T_1853, UInt<1>("h00"), _T_1898) @[Mux.scala 98:16] + WrPtr1_m <= _T_1899 @[lsu_bus_buffer.scala 375:12] + wire buf_age : UInt<4>[4] @[lsu_bus_buffer.scala 380:21] + buf_age[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 381:11] + buf_age[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 381:11] + buf_age[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 381:11] + buf_age[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 381:11] + node _T_1900 = orr(buf_age[0]) @[lsu_bus_buffer.scala 383:58] + node _T_1901 = eq(_T_1900, UInt<1>("h00")) @[lsu_bus_buffer.scala 383:45] + node _T_1902 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 383:78] + node _T_1903 = and(_T_1901, _T_1902) @[lsu_bus_buffer.scala 383:63] + node _T_1904 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 383:90] + node _T_1905 = and(_T_1903, _T_1904) @[lsu_bus_buffer.scala 383:88] + node _T_1906 = orr(buf_age[1]) @[lsu_bus_buffer.scala 383:58] + node _T_1907 = eq(_T_1906, UInt<1>("h00")) @[lsu_bus_buffer.scala 383:45] + node _T_1908 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 383:78] + node _T_1909 = and(_T_1907, _T_1908) @[lsu_bus_buffer.scala 383:63] + node _T_1910 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 383:90] + node _T_1911 = and(_T_1909, _T_1910) @[lsu_bus_buffer.scala 383:88] + node _T_1912 = orr(buf_age[2]) @[lsu_bus_buffer.scala 383:58] + node _T_1913 = eq(_T_1912, UInt<1>("h00")) @[lsu_bus_buffer.scala 383:45] + node _T_1914 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 383:78] + node _T_1915 = and(_T_1913, _T_1914) @[lsu_bus_buffer.scala 383:63] + node _T_1916 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 383:90] + node _T_1917 = and(_T_1915, _T_1916) @[lsu_bus_buffer.scala 383:88] + node _T_1918 = orr(buf_age[3]) @[lsu_bus_buffer.scala 383:58] + node _T_1919 = eq(_T_1918, UInt<1>("h00")) @[lsu_bus_buffer.scala 383:45] + node _T_1920 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 383:78] + node _T_1921 = and(_T_1919, _T_1920) @[lsu_bus_buffer.scala 383:63] + node _T_1922 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 383:90] + node _T_1923 = and(_T_1921, _T_1922) @[lsu_bus_buffer.scala 383:88] + node _T_1924 = cat(_T_1923, _T_1917) @[Cat.scala 29:58] + node _T_1925 = cat(_T_1924, _T_1911) @[Cat.scala 29:58] + node CmdPtr0Dec = cat(_T_1925, _T_1905) @[Cat.scala 29:58] + node _T_1926 = not(CmdPtr0Dec) @[lsu_bus_buffer.scala 384:62] + node _T_1927 = and(buf_age[0], _T_1926) @[lsu_bus_buffer.scala 384:59] + node _T_1928 = orr(_T_1927) @[lsu_bus_buffer.scala 384:76] + node _T_1929 = eq(_T_1928, UInt<1>("h00")) @[lsu_bus_buffer.scala 384:45] + node _T_1930 = bits(CmdPtr0Dec, 0, 0) @[lsu_bus_buffer.scala 384:94] + node _T_1931 = eq(_T_1930, UInt<1>("h00")) @[lsu_bus_buffer.scala 384:83] + node _T_1932 = and(_T_1929, _T_1931) @[lsu_bus_buffer.scala 384:81] + node _T_1933 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 384:113] + node _T_1934 = and(_T_1932, _T_1933) @[lsu_bus_buffer.scala 384:98] + node _T_1935 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 384:125] + node _T_1936 = and(_T_1934, _T_1935) @[lsu_bus_buffer.scala 384:123] + node _T_1937 = not(CmdPtr0Dec) @[lsu_bus_buffer.scala 384:62] + node _T_1938 = and(buf_age[1], _T_1937) @[lsu_bus_buffer.scala 384:59] + node _T_1939 = orr(_T_1938) @[lsu_bus_buffer.scala 384:76] + node _T_1940 = eq(_T_1939, UInt<1>("h00")) @[lsu_bus_buffer.scala 384:45] + node _T_1941 = bits(CmdPtr0Dec, 1, 1) @[lsu_bus_buffer.scala 384:94] + node _T_1942 = eq(_T_1941, UInt<1>("h00")) @[lsu_bus_buffer.scala 384:83] + node _T_1943 = and(_T_1940, _T_1942) @[lsu_bus_buffer.scala 384:81] + node _T_1944 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 384:113] + node _T_1945 = and(_T_1943, _T_1944) @[lsu_bus_buffer.scala 384:98] + node _T_1946 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 384:125] + node _T_1947 = and(_T_1945, _T_1946) @[lsu_bus_buffer.scala 384:123] + node _T_1948 = not(CmdPtr0Dec) @[lsu_bus_buffer.scala 384:62] + node _T_1949 = and(buf_age[2], _T_1948) @[lsu_bus_buffer.scala 384:59] + node _T_1950 = orr(_T_1949) @[lsu_bus_buffer.scala 384:76] + node _T_1951 = eq(_T_1950, UInt<1>("h00")) @[lsu_bus_buffer.scala 384:45] + node _T_1952 = bits(CmdPtr0Dec, 2, 2) @[lsu_bus_buffer.scala 384:94] + node _T_1953 = eq(_T_1952, UInt<1>("h00")) @[lsu_bus_buffer.scala 384:83] + node _T_1954 = and(_T_1951, _T_1953) @[lsu_bus_buffer.scala 384:81] + node _T_1955 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 384:113] + node _T_1956 = and(_T_1954, _T_1955) @[lsu_bus_buffer.scala 384:98] + node _T_1957 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 384:125] + node _T_1958 = and(_T_1956, _T_1957) @[lsu_bus_buffer.scala 384:123] + node _T_1959 = not(CmdPtr0Dec) @[lsu_bus_buffer.scala 384:62] + node _T_1960 = and(buf_age[3], _T_1959) @[lsu_bus_buffer.scala 384:59] + node _T_1961 = orr(_T_1960) @[lsu_bus_buffer.scala 384:76] + node _T_1962 = eq(_T_1961, UInt<1>("h00")) @[lsu_bus_buffer.scala 384:45] + node _T_1963 = bits(CmdPtr0Dec, 3, 3) @[lsu_bus_buffer.scala 384:94] + node _T_1964 = eq(_T_1963, UInt<1>("h00")) @[lsu_bus_buffer.scala 384:83] + node _T_1965 = and(_T_1962, _T_1964) @[lsu_bus_buffer.scala 384:81] + node _T_1966 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 384:113] + node _T_1967 = and(_T_1965, _T_1966) @[lsu_bus_buffer.scala 384:98] + node _T_1968 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 384:125] + node _T_1969 = and(_T_1967, _T_1968) @[lsu_bus_buffer.scala 384:123] + node _T_1970 = cat(_T_1969, _T_1958) @[Cat.scala 29:58] + node _T_1971 = cat(_T_1970, _T_1947) @[Cat.scala 29:58] + node CmdPtr1Dec = cat(_T_1971, _T_1936) @[Cat.scala 29:58] + wire buf_rsp_pickage : UInt<4>[4] @[lsu_bus_buffer.scala 385:29] + buf_rsp_pickage[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 386:19] + buf_rsp_pickage[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 386:19] + buf_rsp_pickage[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 386:19] + buf_rsp_pickage[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 386:19] + node _T_1972 = orr(buf_rsp_pickage[0]) @[lsu_bus_buffer.scala 387:65] + node _T_1973 = eq(_T_1972, UInt<1>("h00")) @[lsu_bus_buffer.scala 387:44] + node _T_1974 = eq(buf_state[0], UInt<3>("h05")) @[lsu_bus_buffer.scala 387:85] + node _T_1975 = and(_T_1973, _T_1974) @[lsu_bus_buffer.scala 387:70] + node _T_1976 = orr(buf_rsp_pickage[1]) @[lsu_bus_buffer.scala 387:65] + node _T_1977 = eq(_T_1976, UInt<1>("h00")) @[lsu_bus_buffer.scala 387:44] + node _T_1978 = eq(buf_state[1], UInt<3>("h05")) @[lsu_bus_buffer.scala 387:85] + node _T_1979 = and(_T_1977, _T_1978) @[lsu_bus_buffer.scala 387:70] + node _T_1980 = orr(buf_rsp_pickage[2]) @[lsu_bus_buffer.scala 387:65] + node _T_1981 = eq(_T_1980, UInt<1>("h00")) @[lsu_bus_buffer.scala 387:44] + node _T_1982 = eq(buf_state[2], UInt<3>("h05")) @[lsu_bus_buffer.scala 387:85] + node _T_1983 = and(_T_1981, _T_1982) @[lsu_bus_buffer.scala 387:70] + node _T_1984 = orr(buf_rsp_pickage[3]) @[lsu_bus_buffer.scala 387:65] + node _T_1985 = eq(_T_1984, UInt<1>("h00")) @[lsu_bus_buffer.scala 387:44] + node _T_1986 = eq(buf_state[3], UInt<3>("h05")) @[lsu_bus_buffer.scala 387:85] + node _T_1987 = and(_T_1985, _T_1986) @[lsu_bus_buffer.scala 387:70] + node _T_1988 = cat(_T_1987, _T_1983) @[Cat.scala 29:58] + node _T_1989 = cat(_T_1988, _T_1979) @[Cat.scala 29:58] + node RspPtrDec = cat(_T_1989, _T_1975) @[Cat.scala 29:58] + node _T_1990 = orr(CmdPtr0Dec) @[lsu_bus_buffer.scala 388:31] + found_cmdptr0 <= _T_1990 @[lsu_bus_buffer.scala 388:17] + node _T_1991 = orr(CmdPtr1Dec) @[lsu_bus_buffer.scala 389:31] + found_cmdptr1 <= _T_1991 @[lsu_bus_buffer.scala 389:17] + wire RspPtr : UInt<2> + RspPtr <= UInt<1>("h00") + node _T_1992 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_1993 = cat(_T_1992, CmdPtr0Dec) @[Cat.scala 29:58] + node _T_1994 = bits(_T_1993, 4, 4) @[lsu_bus_buffer.scala 391:39] + node _T_1995 = bits(_T_1993, 5, 5) @[lsu_bus_buffer.scala 391:45] + node _T_1996 = or(_T_1994, _T_1995) @[lsu_bus_buffer.scala 391:42] + node _T_1997 = bits(_T_1993, 6, 6) @[lsu_bus_buffer.scala 391:51] + node _T_1998 = or(_T_1996, _T_1997) @[lsu_bus_buffer.scala 391:48] + node _T_1999 = bits(_T_1993, 7, 7) @[lsu_bus_buffer.scala 391:57] + node _T_2000 = or(_T_1998, _T_1999) @[lsu_bus_buffer.scala 391:54] + node _T_2001 = bits(_T_1993, 2, 2) @[lsu_bus_buffer.scala 391:64] + node _T_2002 = bits(_T_1993, 3, 3) @[lsu_bus_buffer.scala 391:70] + node _T_2003 = or(_T_2001, _T_2002) @[lsu_bus_buffer.scala 391:67] + node _T_2004 = bits(_T_1993, 6, 6) @[lsu_bus_buffer.scala 391:76] + node _T_2005 = or(_T_2003, _T_2004) @[lsu_bus_buffer.scala 391:73] + node _T_2006 = bits(_T_1993, 7, 7) @[lsu_bus_buffer.scala 391:82] + node _T_2007 = or(_T_2005, _T_2006) @[lsu_bus_buffer.scala 391:79] + node _T_2008 = bits(_T_1993, 1, 1) @[lsu_bus_buffer.scala 391:89] + node _T_2009 = bits(_T_1993, 3, 3) @[lsu_bus_buffer.scala 391:95] + node _T_2010 = or(_T_2008, _T_2009) @[lsu_bus_buffer.scala 391:92] + node _T_2011 = bits(_T_1993, 5, 5) @[lsu_bus_buffer.scala 391:101] + node _T_2012 = or(_T_2010, _T_2011) @[lsu_bus_buffer.scala 391:98] + node _T_2013 = bits(_T_1993, 7, 7) @[lsu_bus_buffer.scala 391:107] + node _T_2014 = or(_T_2012, _T_2013) @[lsu_bus_buffer.scala 391:104] + node _T_2015 = cat(_T_2000, _T_2007) @[Cat.scala 29:58] + node _T_2016 = cat(_T_2015, _T_2014) @[Cat.scala 29:58] + CmdPtr0 <= _T_2016 @[lsu_bus_buffer.scala 396:11] + node _T_2017 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_2018 = cat(_T_2017, CmdPtr1Dec) @[Cat.scala 29:58] + node _T_2019 = bits(_T_2018, 4, 4) @[lsu_bus_buffer.scala 391:39] + node _T_2020 = bits(_T_2018, 5, 5) @[lsu_bus_buffer.scala 391:45] + node _T_2021 = or(_T_2019, _T_2020) @[lsu_bus_buffer.scala 391:42] + node _T_2022 = bits(_T_2018, 6, 6) @[lsu_bus_buffer.scala 391:51] + node _T_2023 = or(_T_2021, _T_2022) @[lsu_bus_buffer.scala 391:48] + node _T_2024 = bits(_T_2018, 7, 7) @[lsu_bus_buffer.scala 391:57] + node _T_2025 = or(_T_2023, _T_2024) @[lsu_bus_buffer.scala 391:54] + node _T_2026 = bits(_T_2018, 2, 2) @[lsu_bus_buffer.scala 391:64] + node _T_2027 = bits(_T_2018, 3, 3) @[lsu_bus_buffer.scala 391:70] + node _T_2028 = or(_T_2026, _T_2027) @[lsu_bus_buffer.scala 391:67] + node _T_2029 = bits(_T_2018, 6, 6) @[lsu_bus_buffer.scala 391:76] + node _T_2030 = or(_T_2028, _T_2029) @[lsu_bus_buffer.scala 391:73] + node _T_2031 = bits(_T_2018, 7, 7) @[lsu_bus_buffer.scala 391:82] + node _T_2032 = or(_T_2030, _T_2031) @[lsu_bus_buffer.scala 391:79] + node _T_2033 = bits(_T_2018, 1, 1) @[lsu_bus_buffer.scala 391:89] + node _T_2034 = bits(_T_2018, 3, 3) @[lsu_bus_buffer.scala 391:95] + node _T_2035 = or(_T_2033, _T_2034) @[lsu_bus_buffer.scala 391:92] + node _T_2036 = bits(_T_2018, 5, 5) @[lsu_bus_buffer.scala 391:101] + node _T_2037 = or(_T_2035, _T_2036) @[lsu_bus_buffer.scala 391:98] + node _T_2038 = bits(_T_2018, 7, 7) @[lsu_bus_buffer.scala 391:107] + node _T_2039 = or(_T_2037, _T_2038) @[lsu_bus_buffer.scala 391:104] + node _T_2040 = cat(_T_2025, _T_2032) @[Cat.scala 29:58] + node _T_2041 = cat(_T_2040, _T_2039) @[Cat.scala 29:58] + CmdPtr1 <= _T_2041 @[lsu_bus_buffer.scala 398:11] + node _T_2042 = mux(UInt<1>("h00"), UInt<4>("h0f"), UInt<4>("h00")) @[Bitwise.scala 72:12] + node _T_2043 = cat(_T_2042, RspPtrDec) @[Cat.scala 29:58] + node _T_2044 = bits(_T_2043, 4, 4) @[lsu_bus_buffer.scala 391:39] + node _T_2045 = bits(_T_2043, 5, 5) @[lsu_bus_buffer.scala 391:45] + node _T_2046 = or(_T_2044, _T_2045) @[lsu_bus_buffer.scala 391:42] + node _T_2047 = bits(_T_2043, 6, 6) @[lsu_bus_buffer.scala 391:51] + node _T_2048 = or(_T_2046, _T_2047) @[lsu_bus_buffer.scala 391:48] + node _T_2049 = bits(_T_2043, 7, 7) @[lsu_bus_buffer.scala 391:57] + node _T_2050 = or(_T_2048, _T_2049) @[lsu_bus_buffer.scala 391:54] + node _T_2051 = bits(_T_2043, 2, 2) @[lsu_bus_buffer.scala 391:64] + node _T_2052 = bits(_T_2043, 3, 3) @[lsu_bus_buffer.scala 391:70] + node _T_2053 = or(_T_2051, _T_2052) @[lsu_bus_buffer.scala 391:67] + node _T_2054 = bits(_T_2043, 6, 6) @[lsu_bus_buffer.scala 391:76] + node _T_2055 = or(_T_2053, _T_2054) @[lsu_bus_buffer.scala 391:73] + node _T_2056 = bits(_T_2043, 7, 7) @[lsu_bus_buffer.scala 391:82] + node _T_2057 = or(_T_2055, _T_2056) @[lsu_bus_buffer.scala 391:79] + node _T_2058 = bits(_T_2043, 1, 1) @[lsu_bus_buffer.scala 391:89] + node _T_2059 = bits(_T_2043, 3, 3) @[lsu_bus_buffer.scala 391:95] + node _T_2060 = or(_T_2058, _T_2059) @[lsu_bus_buffer.scala 391:92] + node _T_2061 = bits(_T_2043, 5, 5) @[lsu_bus_buffer.scala 391:101] + node _T_2062 = or(_T_2060, _T_2061) @[lsu_bus_buffer.scala 391:98] + node _T_2063 = bits(_T_2043, 7, 7) @[lsu_bus_buffer.scala 391:107] + node _T_2064 = or(_T_2062, _T_2063) @[lsu_bus_buffer.scala 391:104] + node _T_2065 = cat(_T_2050, _T_2057) @[Cat.scala 29:58] + node _T_2066 = cat(_T_2065, _T_2064) @[Cat.scala 29:58] + RspPtr <= _T_2066 @[lsu_bus_buffer.scala 399:10] + wire buf_state_en : UInt<1>[4] @[lsu_bus_buffer.scala 400:26] + buf_state_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 401:16] + buf_state_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 401:16] + buf_state_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 401:16] + buf_state_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 401:16] + wire buf_rspageQ : UInt<4>[4] @[lsu_bus_buffer.scala 402:25] + buf_rspageQ[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 403:15] + buf_rspageQ[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 403:15] + buf_rspageQ[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 403:15] + buf_rspageQ[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 403:15] + wire buf_rspage_set : UInt<4>[4] @[lsu_bus_buffer.scala 404:28] + buf_rspage_set[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 405:18] + buf_rspage_set[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 405:18] + buf_rspage_set[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 405:18] + buf_rspage_set[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 405:18] + wire buf_rspage_in : UInt<4>[4] @[lsu_bus_buffer.scala 406:27] + buf_rspage_in[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 407:17] + buf_rspage_in[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 407:17] + buf_rspage_in[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 407:17] + buf_rspage_in[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 407:17] + wire buf_rspage : UInt<4>[4] @[lsu_bus_buffer.scala 408:24] + buf_rspage[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 409:14] + buf_rspage[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 409:14] + buf_rspage[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 409:14] + buf_rspage[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 409:14] + node _T_2067 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2068 = and(_T_2067, buf_state_en[0]) @[lsu_bus_buffer.scala 411:94] + node _T_2069 = eq(buf_state[0], UInt<3>("h01")) @[lsu_bus_buffer.scala 412:20] + node _T_2070 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 412:47] + node _T_2071 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 412:59] + node _T_2072 = and(_T_2070, _T_2071) @[lsu_bus_buffer.scala 412:57] + node _T_2073 = or(_T_2069, _T_2072) @[lsu_bus_buffer.scala 412:31] + node _T_2074 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 413:23] + node _T_2075 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 413:53] + node _T_2076 = and(_T_2074, _T_2075) @[lsu_bus_buffer.scala 413:41] + node _T_2077 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 413:83] + node _T_2078 = and(_T_2076, _T_2077) @[lsu_bus_buffer.scala 413:71] + node _T_2079 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 413:104] + node _T_2080 = and(_T_2078, _T_2079) @[lsu_bus_buffer.scala 413:92] + node _T_2081 = or(_T_2073, _T_2080) @[lsu_bus_buffer.scala 412:86] + node _T_2082 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 414:17] + node _T_2083 = and(_T_2082, io.ldst_dual_r) @[lsu_bus_buffer.scala 414:35] + node _T_2084 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:64] + node _T_2085 = and(_T_2083, _T_2084) @[lsu_bus_buffer.scala 414:52] + node _T_2086 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:85] + node _T_2087 = and(_T_2085, _T_2086) @[lsu_bus_buffer.scala 414:73] + node _T_2088 = or(_T_2081, _T_2087) @[lsu_bus_buffer.scala 413:114] + node _T_2089 = and(_T_2068, _T_2088) @[lsu_bus_buffer.scala 411:113] + node _T_2090 = bits(buf_age[0], 0, 0) @[lsu_bus_buffer.scala 414:109] + node _T_2091 = or(_T_2089, _T_2090) @[lsu_bus_buffer.scala 414:97] + node _T_2092 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2093 = and(_T_2092, buf_state_en[0]) @[lsu_bus_buffer.scala 411:94] + node _T_2094 = eq(buf_state[1], UInt<3>("h01")) @[lsu_bus_buffer.scala 412:20] + node _T_2095 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 412:47] + node _T_2096 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 412:59] + node _T_2097 = and(_T_2095, _T_2096) @[lsu_bus_buffer.scala 412:57] + node _T_2098 = or(_T_2094, _T_2097) @[lsu_bus_buffer.scala 412:31] + node _T_2099 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 413:23] + node _T_2100 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 413:53] + node _T_2101 = and(_T_2099, _T_2100) @[lsu_bus_buffer.scala 413:41] + node _T_2102 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 413:83] + node _T_2103 = and(_T_2101, _T_2102) @[lsu_bus_buffer.scala 413:71] + node _T_2104 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 413:104] + node _T_2105 = and(_T_2103, _T_2104) @[lsu_bus_buffer.scala 413:92] + node _T_2106 = or(_T_2098, _T_2105) @[lsu_bus_buffer.scala 412:86] + node _T_2107 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 414:17] + node _T_2108 = and(_T_2107, io.ldst_dual_r) @[lsu_bus_buffer.scala 414:35] + node _T_2109 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:64] + node _T_2110 = and(_T_2108, _T_2109) @[lsu_bus_buffer.scala 414:52] + node _T_2111 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 414:85] + node _T_2112 = and(_T_2110, _T_2111) @[lsu_bus_buffer.scala 414:73] + node _T_2113 = or(_T_2106, _T_2112) @[lsu_bus_buffer.scala 413:114] + node _T_2114 = and(_T_2093, _T_2113) @[lsu_bus_buffer.scala 411:113] + node _T_2115 = bits(buf_age[0], 1, 1) @[lsu_bus_buffer.scala 414:109] + node _T_2116 = or(_T_2114, _T_2115) @[lsu_bus_buffer.scala 414:97] + node _T_2117 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2118 = and(_T_2117, buf_state_en[0]) @[lsu_bus_buffer.scala 411:94] + node _T_2119 = eq(buf_state[2], UInt<3>("h01")) @[lsu_bus_buffer.scala 412:20] + node _T_2120 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 412:47] + node _T_2121 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 412:59] + node _T_2122 = and(_T_2120, _T_2121) @[lsu_bus_buffer.scala 412:57] + node _T_2123 = or(_T_2119, _T_2122) @[lsu_bus_buffer.scala 412:31] + node _T_2124 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 413:23] + node _T_2125 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 413:53] + node _T_2126 = and(_T_2124, _T_2125) @[lsu_bus_buffer.scala 413:41] + node _T_2127 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 413:83] + node _T_2128 = and(_T_2126, _T_2127) @[lsu_bus_buffer.scala 413:71] + node _T_2129 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 413:104] + node _T_2130 = and(_T_2128, _T_2129) @[lsu_bus_buffer.scala 413:92] + node _T_2131 = or(_T_2123, _T_2130) @[lsu_bus_buffer.scala 412:86] + node _T_2132 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 414:17] + node _T_2133 = and(_T_2132, io.ldst_dual_r) @[lsu_bus_buffer.scala 414:35] + node _T_2134 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:64] + node _T_2135 = and(_T_2133, _T_2134) @[lsu_bus_buffer.scala 414:52] + node _T_2136 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 414:85] + node _T_2137 = and(_T_2135, _T_2136) @[lsu_bus_buffer.scala 414:73] + node _T_2138 = or(_T_2131, _T_2137) @[lsu_bus_buffer.scala 413:114] + node _T_2139 = and(_T_2118, _T_2138) @[lsu_bus_buffer.scala 411:113] + node _T_2140 = bits(buf_age[0], 2, 2) @[lsu_bus_buffer.scala 414:109] + node _T_2141 = or(_T_2139, _T_2140) @[lsu_bus_buffer.scala 414:97] + node _T_2142 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2143 = and(_T_2142, buf_state_en[0]) @[lsu_bus_buffer.scala 411:94] + node _T_2144 = eq(buf_state[3], UInt<3>("h01")) @[lsu_bus_buffer.scala 412:20] + node _T_2145 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 412:47] + node _T_2146 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 412:59] + node _T_2147 = and(_T_2145, _T_2146) @[lsu_bus_buffer.scala 412:57] + node _T_2148 = or(_T_2144, _T_2147) @[lsu_bus_buffer.scala 412:31] + node _T_2149 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 413:23] + node _T_2150 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 413:53] + node _T_2151 = and(_T_2149, _T_2150) @[lsu_bus_buffer.scala 413:41] + node _T_2152 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 413:83] + node _T_2153 = and(_T_2151, _T_2152) @[lsu_bus_buffer.scala 413:71] + node _T_2154 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 413:104] + node _T_2155 = and(_T_2153, _T_2154) @[lsu_bus_buffer.scala 413:92] + node _T_2156 = or(_T_2148, _T_2155) @[lsu_bus_buffer.scala 412:86] + node _T_2157 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 414:17] + node _T_2158 = and(_T_2157, io.ldst_dual_r) @[lsu_bus_buffer.scala 414:35] + node _T_2159 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:64] + node _T_2160 = and(_T_2158, _T_2159) @[lsu_bus_buffer.scala 414:52] + node _T_2161 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 414:85] + node _T_2162 = and(_T_2160, _T_2161) @[lsu_bus_buffer.scala 414:73] + node _T_2163 = or(_T_2156, _T_2162) @[lsu_bus_buffer.scala 413:114] + node _T_2164 = and(_T_2143, _T_2163) @[lsu_bus_buffer.scala 411:113] + node _T_2165 = bits(buf_age[0], 3, 3) @[lsu_bus_buffer.scala 414:109] + node _T_2166 = or(_T_2164, _T_2165) @[lsu_bus_buffer.scala 414:97] + node _T_2167 = cat(_T_2166, _T_2141) @[Cat.scala 29:58] + node _T_2168 = cat(_T_2167, _T_2116) @[Cat.scala 29:58] + node buf_age_in_0 = cat(_T_2168, _T_2091) @[Cat.scala 29:58] + node _T_2169 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2170 = and(_T_2169, buf_state_en[1]) @[lsu_bus_buffer.scala 411:94] + node _T_2171 = eq(buf_state[0], UInt<3>("h01")) @[lsu_bus_buffer.scala 412:20] + node _T_2172 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 412:47] + node _T_2173 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 412:59] + node _T_2174 = and(_T_2172, _T_2173) @[lsu_bus_buffer.scala 412:57] + node _T_2175 = or(_T_2171, _T_2174) @[lsu_bus_buffer.scala 412:31] + node _T_2176 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 413:23] + node _T_2177 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 413:53] + node _T_2178 = and(_T_2176, _T_2177) @[lsu_bus_buffer.scala 413:41] + node _T_2179 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 413:83] + node _T_2180 = and(_T_2178, _T_2179) @[lsu_bus_buffer.scala 413:71] + node _T_2181 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 413:104] + node _T_2182 = and(_T_2180, _T_2181) @[lsu_bus_buffer.scala 413:92] + node _T_2183 = or(_T_2175, _T_2182) @[lsu_bus_buffer.scala 412:86] + node _T_2184 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 414:17] + node _T_2185 = and(_T_2184, io.ldst_dual_r) @[lsu_bus_buffer.scala 414:35] + node _T_2186 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 414:64] + node _T_2187 = and(_T_2185, _T_2186) @[lsu_bus_buffer.scala 414:52] + node _T_2188 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:85] + node _T_2189 = and(_T_2187, _T_2188) @[lsu_bus_buffer.scala 414:73] + node _T_2190 = or(_T_2183, _T_2189) @[lsu_bus_buffer.scala 413:114] + node _T_2191 = and(_T_2170, _T_2190) @[lsu_bus_buffer.scala 411:113] + node _T_2192 = bits(buf_age[1], 0, 0) @[lsu_bus_buffer.scala 414:109] + node _T_2193 = or(_T_2191, _T_2192) @[lsu_bus_buffer.scala 414:97] + node _T_2194 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2195 = and(_T_2194, buf_state_en[1]) @[lsu_bus_buffer.scala 411:94] + node _T_2196 = eq(buf_state[1], UInt<3>("h01")) @[lsu_bus_buffer.scala 412:20] + node _T_2197 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 412:47] + node _T_2198 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 412:59] + node _T_2199 = and(_T_2197, _T_2198) @[lsu_bus_buffer.scala 412:57] + node _T_2200 = or(_T_2196, _T_2199) @[lsu_bus_buffer.scala 412:31] + node _T_2201 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 413:23] + node _T_2202 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 413:53] + node _T_2203 = and(_T_2201, _T_2202) @[lsu_bus_buffer.scala 413:41] + node _T_2204 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 413:83] + node _T_2205 = and(_T_2203, _T_2204) @[lsu_bus_buffer.scala 413:71] + node _T_2206 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 413:104] + node _T_2207 = and(_T_2205, _T_2206) @[lsu_bus_buffer.scala 413:92] + node _T_2208 = or(_T_2200, _T_2207) @[lsu_bus_buffer.scala 412:86] + node _T_2209 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 414:17] + node _T_2210 = and(_T_2209, io.ldst_dual_r) @[lsu_bus_buffer.scala 414:35] + node _T_2211 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 414:64] + node _T_2212 = and(_T_2210, _T_2211) @[lsu_bus_buffer.scala 414:52] + node _T_2213 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 414:85] + node _T_2214 = and(_T_2212, _T_2213) @[lsu_bus_buffer.scala 414:73] + node _T_2215 = or(_T_2208, _T_2214) @[lsu_bus_buffer.scala 413:114] + node _T_2216 = and(_T_2195, _T_2215) @[lsu_bus_buffer.scala 411:113] + node _T_2217 = bits(buf_age[1], 1, 1) @[lsu_bus_buffer.scala 414:109] + node _T_2218 = or(_T_2216, _T_2217) @[lsu_bus_buffer.scala 414:97] + node _T_2219 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2220 = and(_T_2219, buf_state_en[1]) @[lsu_bus_buffer.scala 411:94] + node _T_2221 = eq(buf_state[2], UInt<3>("h01")) @[lsu_bus_buffer.scala 412:20] + node _T_2222 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 412:47] + node _T_2223 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 412:59] + node _T_2224 = and(_T_2222, _T_2223) @[lsu_bus_buffer.scala 412:57] + node _T_2225 = or(_T_2221, _T_2224) @[lsu_bus_buffer.scala 412:31] + node _T_2226 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 413:23] + node _T_2227 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 413:53] + node _T_2228 = and(_T_2226, _T_2227) @[lsu_bus_buffer.scala 413:41] + node _T_2229 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 413:83] + node _T_2230 = and(_T_2228, _T_2229) @[lsu_bus_buffer.scala 413:71] + node _T_2231 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 413:104] + node _T_2232 = and(_T_2230, _T_2231) @[lsu_bus_buffer.scala 413:92] + node _T_2233 = or(_T_2225, _T_2232) @[lsu_bus_buffer.scala 412:86] + node _T_2234 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 414:17] + node _T_2235 = and(_T_2234, io.ldst_dual_r) @[lsu_bus_buffer.scala 414:35] + node _T_2236 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 414:64] + node _T_2237 = and(_T_2235, _T_2236) @[lsu_bus_buffer.scala 414:52] + node _T_2238 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 414:85] + node _T_2239 = and(_T_2237, _T_2238) @[lsu_bus_buffer.scala 414:73] + node _T_2240 = or(_T_2233, _T_2239) @[lsu_bus_buffer.scala 413:114] + node _T_2241 = and(_T_2220, _T_2240) @[lsu_bus_buffer.scala 411:113] + node _T_2242 = bits(buf_age[1], 2, 2) @[lsu_bus_buffer.scala 414:109] + node _T_2243 = or(_T_2241, _T_2242) @[lsu_bus_buffer.scala 414:97] + node _T_2244 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2245 = and(_T_2244, buf_state_en[1]) @[lsu_bus_buffer.scala 411:94] + node _T_2246 = eq(buf_state[3], UInt<3>("h01")) @[lsu_bus_buffer.scala 412:20] + node _T_2247 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 412:47] + node _T_2248 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 412:59] + node _T_2249 = and(_T_2247, _T_2248) @[lsu_bus_buffer.scala 412:57] + node _T_2250 = or(_T_2246, _T_2249) @[lsu_bus_buffer.scala 412:31] + node _T_2251 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 413:23] + node _T_2252 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 413:53] + node _T_2253 = and(_T_2251, _T_2252) @[lsu_bus_buffer.scala 413:41] + node _T_2254 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 413:83] + node _T_2255 = and(_T_2253, _T_2254) @[lsu_bus_buffer.scala 413:71] + node _T_2256 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 413:104] + node _T_2257 = and(_T_2255, _T_2256) @[lsu_bus_buffer.scala 413:92] + node _T_2258 = or(_T_2250, _T_2257) @[lsu_bus_buffer.scala 412:86] + node _T_2259 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 414:17] + node _T_2260 = and(_T_2259, io.ldst_dual_r) @[lsu_bus_buffer.scala 414:35] + node _T_2261 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 414:64] + node _T_2262 = and(_T_2260, _T_2261) @[lsu_bus_buffer.scala 414:52] + node _T_2263 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 414:85] + node _T_2264 = and(_T_2262, _T_2263) @[lsu_bus_buffer.scala 414:73] + node _T_2265 = or(_T_2258, _T_2264) @[lsu_bus_buffer.scala 413:114] + node _T_2266 = and(_T_2245, _T_2265) @[lsu_bus_buffer.scala 411:113] + node _T_2267 = bits(buf_age[1], 3, 3) @[lsu_bus_buffer.scala 414:109] + node _T_2268 = or(_T_2266, _T_2267) @[lsu_bus_buffer.scala 414:97] + node _T_2269 = cat(_T_2268, _T_2243) @[Cat.scala 29:58] + node _T_2270 = cat(_T_2269, _T_2218) @[Cat.scala 29:58] + node buf_age_in_1 = cat(_T_2270, _T_2193) @[Cat.scala 29:58] + node _T_2271 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2272 = and(_T_2271, buf_state_en[2]) @[lsu_bus_buffer.scala 411:94] + node _T_2273 = eq(buf_state[0], UInt<3>("h01")) @[lsu_bus_buffer.scala 412:20] + node _T_2274 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 412:47] + node _T_2275 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 412:59] + node _T_2276 = and(_T_2274, _T_2275) @[lsu_bus_buffer.scala 412:57] + node _T_2277 = or(_T_2273, _T_2276) @[lsu_bus_buffer.scala 412:31] + node _T_2278 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 413:23] + node _T_2279 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 413:53] + node _T_2280 = and(_T_2278, _T_2279) @[lsu_bus_buffer.scala 413:41] + node _T_2281 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 413:83] + node _T_2282 = and(_T_2280, _T_2281) @[lsu_bus_buffer.scala 413:71] + node _T_2283 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 413:104] + node _T_2284 = and(_T_2282, _T_2283) @[lsu_bus_buffer.scala 413:92] + node _T_2285 = or(_T_2277, _T_2284) @[lsu_bus_buffer.scala 412:86] + node _T_2286 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 414:17] + node _T_2287 = and(_T_2286, io.ldst_dual_r) @[lsu_bus_buffer.scala 414:35] + node _T_2288 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 414:64] + node _T_2289 = and(_T_2287, _T_2288) @[lsu_bus_buffer.scala 414:52] + node _T_2290 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:85] + node _T_2291 = and(_T_2289, _T_2290) @[lsu_bus_buffer.scala 414:73] + node _T_2292 = or(_T_2285, _T_2291) @[lsu_bus_buffer.scala 413:114] + node _T_2293 = and(_T_2272, _T_2292) @[lsu_bus_buffer.scala 411:113] + node _T_2294 = bits(buf_age[2], 0, 0) @[lsu_bus_buffer.scala 414:109] + node _T_2295 = or(_T_2293, _T_2294) @[lsu_bus_buffer.scala 414:97] + node _T_2296 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2297 = and(_T_2296, buf_state_en[2]) @[lsu_bus_buffer.scala 411:94] + node _T_2298 = eq(buf_state[1], UInt<3>("h01")) @[lsu_bus_buffer.scala 412:20] + node _T_2299 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 412:47] + node _T_2300 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 412:59] + node _T_2301 = and(_T_2299, _T_2300) @[lsu_bus_buffer.scala 412:57] + node _T_2302 = or(_T_2298, _T_2301) @[lsu_bus_buffer.scala 412:31] + node _T_2303 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 413:23] + node _T_2304 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 413:53] + node _T_2305 = and(_T_2303, _T_2304) @[lsu_bus_buffer.scala 413:41] + node _T_2306 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 413:83] + node _T_2307 = and(_T_2305, _T_2306) @[lsu_bus_buffer.scala 413:71] + node _T_2308 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 413:104] + node _T_2309 = and(_T_2307, _T_2308) @[lsu_bus_buffer.scala 413:92] + node _T_2310 = or(_T_2302, _T_2309) @[lsu_bus_buffer.scala 412:86] + node _T_2311 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 414:17] + node _T_2312 = and(_T_2311, io.ldst_dual_r) @[lsu_bus_buffer.scala 414:35] + node _T_2313 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 414:64] + node _T_2314 = and(_T_2312, _T_2313) @[lsu_bus_buffer.scala 414:52] + node _T_2315 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 414:85] + node _T_2316 = and(_T_2314, _T_2315) @[lsu_bus_buffer.scala 414:73] + node _T_2317 = or(_T_2310, _T_2316) @[lsu_bus_buffer.scala 413:114] + node _T_2318 = and(_T_2297, _T_2317) @[lsu_bus_buffer.scala 411:113] + node _T_2319 = bits(buf_age[2], 1, 1) @[lsu_bus_buffer.scala 414:109] + node _T_2320 = or(_T_2318, _T_2319) @[lsu_bus_buffer.scala 414:97] + node _T_2321 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2322 = and(_T_2321, buf_state_en[2]) @[lsu_bus_buffer.scala 411:94] + node _T_2323 = eq(buf_state[2], UInt<3>("h01")) @[lsu_bus_buffer.scala 412:20] + node _T_2324 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 412:47] + node _T_2325 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 412:59] + node _T_2326 = and(_T_2324, _T_2325) @[lsu_bus_buffer.scala 412:57] + node _T_2327 = or(_T_2323, _T_2326) @[lsu_bus_buffer.scala 412:31] + node _T_2328 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 413:23] + node _T_2329 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 413:53] + node _T_2330 = and(_T_2328, _T_2329) @[lsu_bus_buffer.scala 413:41] + node _T_2331 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 413:83] + node _T_2332 = and(_T_2330, _T_2331) @[lsu_bus_buffer.scala 413:71] + node _T_2333 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 413:104] + node _T_2334 = and(_T_2332, _T_2333) @[lsu_bus_buffer.scala 413:92] + node _T_2335 = or(_T_2327, _T_2334) @[lsu_bus_buffer.scala 412:86] + node _T_2336 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 414:17] + node _T_2337 = and(_T_2336, io.ldst_dual_r) @[lsu_bus_buffer.scala 414:35] + node _T_2338 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 414:64] + node _T_2339 = and(_T_2337, _T_2338) @[lsu_bus_buffer.scala 414:52] + node _T_2340 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 414:85] + node _T_2341 = and(_T_2339, _T_2340) @[lsu_bus_buffer.scala 414:73] + node _T_2342 = or(_T_2335, _T_2341) @[lsu_bus_buffer.scala 413:114] + node _T_2343 = and(_T_2322, _T_2342) @[lsu_bus_buffer.scala 411:113] + node _T_2344 = bits(buf_age[2], 2, 2) @[lsu_bus_buffer.scala 414:109] + node _T_2345 = or(_T_2343, _T_2344) @[lsu_bus_buffer.scala 414:97] + node _T_2346 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2347 = and(_T_2346, buf_state_en[2]) @[lsu_bus_buffer.scala 411:94] + node _T_2348 = eq(buf_state[3], UInt<3>("h01")) @[lsu_bus_buffer.scala 412:20] + node _T_2349 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 412:47] + node _T_2350 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 412:59] + node _T_2351 = and(_T_2349, _T_2350) @[lsu_bus_buffer.scala 412:57] + node _T_2352 = or(_T_2348, _T_2351) @[lsu_bus_buffer.scala 412:31] + node _T_2353 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 413:23] + node _T_2354 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 413:53] + node _T_2355 = and(_T_2353, _T_2354) @[lsu_bus_buffer.scala 413:41] + node _T_2356 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 413:83] + node _T_2357 = and(_T_2355, _T_2356) @[lsu_bus_buffer.scala 413:71] + node _T_2358 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 413:104] + node _T_2359 = and(_T_2357, _T_2358) @[lsu_bus_buffer.scala 413:92] + node _T_2360 = or(_T_2352, _T_2359) @[lsu_bus_buffer.scala 412:86] + node _T_2361 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 414:17] + node _T_2362 = and(_T_2361, io.ldst_dual_r) @[lsu_bus_buffer.scala 414:35] + node _T_2363 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 414:64] + node _T_2364 = and(_T_2362, _T_2363) @[lsu_bus_buffer.scala 414:52] + node _T_2365 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 414:85] + node _T_2366 = and(_T_2364, _T_2365) @[lsu_bus_buffer.scala 414:73] + node _T_2367 = or(_T_2360, _T_2366) @[lsu_bus_buffer.scala 413:114] + node _T_2368 = and(_T_2347, _T_2367) @[lsu_bus_buffer.scala 411:113] + node _T_2369 = bits(buf_age[2], 3, 3) @[lsu_bus_buffer.scala 414:109] + node _T_2370 = or(_T_2368, _T_2369) @[lsu_bus_buffer.scala 414:97] + node _T_2371 = cat(_T_2370, _T_2345) @[Cat.scala 29:58] + node _T_2372 = cat(_T_2371, _T_2320) @[Cat.scala 29:58] + node buf_age_in_2 = cat(_T_2372, _T_2295) @[Cat.scala 29:58] + node _T_2373 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2374 = and(_T_2373, buf_state_en[3]) @[lsu_bus_buffer.scala 411:94] + node _T_2375 = eq(buf_state[0], UInt<3>("h01")) @[lsu_bus_buffer.scala 412:20] + node _T_2376 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 412:47] + node _T_2377 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 412:59] + node _T_2378 = and(_T_2376, _T_2377) @[lsu_bus_buffer.scala 412:57] + node _T_2379 = or(_T_2375, _T_2378) @[lsu_bus_buffer.scala 412:31] + node _T_2380 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 413:23] + node _T_2381 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 413:53] + node _T_2382 = and(_T_2380, _T_2381) @[lsu_bus_buffer.scala 413:41] + node _T_2383 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 413:83] + node _T_2384 = and(_T_2382, _T_2383) @[lsu_bus_buffer.scala 413:71] + node _T_2385 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 413:104] + node _T_2386 = and(_T_2384, _T_2385) @[lsu_bus_buffer.scala 413:92] + node _T_2387 = or(_T_2379, _T_2386) @[lsu_bus_buffer.scala 412:86] + node _T_2388 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 414:17] + node _T_2389 = and(_T_2388, io.ldst_dual_r) @[lsu_bus_buffer.scala 414:35] + node _T_2390 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 414:64] + node _T_2391 = and(_T_2389, _T_2390) @[lsu_bus_buffer.scala 414:52] + node _T_2392 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 414:85] + node _T_2393 = and(_T_2391, _T_2392) @[lsu_bus_buffer.scala 414:73] + node _T_2394 = or(_T_2387, _T_2393) @[lsu_bus_buffer.scala 413:114] + node _T_2395 = and(_T_2374, _T_2394) @[lsu_bus_buffer.scala 411:113] + node _T_2396 = bits(buf_age[3], 0, 0) @[lsu_bus_buffer.scala 414:109] + node _T_2397 = or(_T_2395, _T_2396) @[lsu_bus_buffer.scala 414:97] + node _T_2398 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2399 = and(_T_2398, buf_state_en[3]) @[lsu_bus_buffer.scala 411:94] + node _T_2400 = eq(buf_state[1], UInt<3>("h01")) @[lsu_bus_buffer.scala 412:20] + node _T_2401 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 412:47] + node _T_2402 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 412:59] + node _T_2403 = and(_T_2401, _T_2402) @[lsu_bus_buffer.scala 412:57] + node _T_2404 = or(_T_2400, _T_2403) @[lsu_bus_buffer.scala 412:31] + node _T_2405 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 413:23] + node _T_2406 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 413:53] + node _T_2407 = and(_T_2405, _T_2406) @[lsu_bus_buffer.scala 413:41] + node _T_2408 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 413:83] + node _T_2409 = and(_T_2407, _T_2408) @[lsu_bus_buffer.scala 413:71] + node _T_2410 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 413:104] + node _T_2411 = and(_T_2409, _T_2410) @[lsu_bus_buffer.scala 413:92] + node _T_2412 = or(_T_2404, _T_2411) @[lsu_bus_buffer.scala 412:86] + node _T_2413 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 414:17] + node _T_2414 = and(_T_2413, io.ldst_dual_r) @[lsu_bus_buffer.scala 414:35] + node _T_2415 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 414:64] + node _T_2416 = and(_T_2414, _T_2415) @[lsu_bus_buffer.scala 414:52] + node _T_2417 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 414:85] + node _T_2418 = and(_T_2416, _T_2417) @[lsu_bus_buffer.scala 414:73] + node _T_2419 = or(_T_2412, _T_2418) @[lsu_bus_buffer.scala 413:114] + node _T_2420 = and(_T_2399, _T_2419) @[lsu_bus_buffer.scala 411:113] + node _T_2421 = bits(buf_age[3], 1, 1) @[lsu_bus_buffer.scala 414:109] + node _T_2422 = or(_T_2420, _T_2421) @[lsu_bus_buffer.scala 414:97] + node _T_2423 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2424 = and(_T_2423, buf_state_en[3]) @[lsu_bus_buffer.scala 411:94] + node _T_2425 = eq(buf_state[2], UInt<3>("h01")) @[lsu_bus_buffer.scala 412:20] + node _T_2426 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 412:47] + node _T_2427 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 412:59] + node _T_2428 = and(_T_2426, _T_2427) @[lsu_bus_buffer.scala 412:57] + node _T_2429 = or(_T_2425, _T_2428) @[lsu_bus_buffer.scala 412:31] + node _T_2430 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 413:23] + node _T_2431 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 413:53] + node _T_2432 = and(_T_2430, _T_2431) @[lsu_bus_buffer.scala 413:41] + node _T_2433 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 413:83] + node _T_2434 = and(_T_2432, _T_2433) @[lsu_bus_buffer.scala 413:71] + node _T_2435 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 413:104] + node _T_2436 = and(_T_2434, _T_2435) @[lsu_bus_buffer.scala 413:92] + node _T_2437 = or(_T_2429, _T_2436) @[lsu_bus_buffer.scala 412:86] + node _T_2438 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 414:17] + node _T_2439 = and(_T_2438, io.ldst_dual_r) @[lsu_bus_buffer.scala 414:35] + node _T_2440 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 414:64] + node _T_2441 = and(_T_2439, _T_2440) @[lsu_bus_buffer.scala 414:52] + node _T_2442 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 414:85] + node _T_2443 = and(_T_2441, _T_2442) @[lsu_bus_buffer.scala 414:73] + node _T_2444 = or(_T_2437, _T_2443) @[lsu_bus_buffer.scala 413:114] + node _T_2445 = and(_T_2424, _T_2444) @[lsu_bus_buffer.scala 411:113] + node _T_2446 = bits(buf_age[3], 2, 2) @[lsu_bus_buffer.scala 414:109] + node _T_2447 = or(_T_2445, _T_2446) @[lsu_bus_buffer.scala 414:97] + node _T_2448 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 411:83] + node _T_2449 = and(_T_2448, buf_state_en[3]) @[lsu_bus_buffer.scala 411:94] + node _T_2450 = eq(buf_state[3], UInt<3>("h01")) @[lsu_bus_buffer.scala 412:20] + node _T_2451 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 412:47] + node _T_2452 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 412:59] + node _T_2453 = and(_T_2451, _T_2452) @[lsu_bus_buffer.scala 412:57] + node _T_2454 = or(_T_2450, _T_2453) @[lsu_bus_buffer.scala 412:31] + node _T_2455 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 413:23] + node _T_2456 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 413:53] + node _T_2457 = and(_T_2455, _T_2456) @[lsu_bus_buffer.scala 413:41] + node _T_2458 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 413:83] + node _T_2459 = and(_T_2457, _T_2458) @[lsu_bus_buffer.scala 413:71] + node _T_2460 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 413:104] + node _T_2461 = and(_T_2459, _T_2460) @[lsu_bus_buffer.scala 413:92] + node _T_2462 = or(_T_2454, _T_2461) @[lsu_bus_buffer.scala 412:86] + node _T_2463 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 414:17] + node _T_2464 = and(_T_2463, io.ldst_dual_r) @[lsu_bus_buffer.scala 414:35] + node _T_2465 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 414:64] + node _T_2466 = and(_T_2464, _T_2465) @[lsu_bus_buffer.scala 414:52] + node _T_2467 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 414:85] + node _T_2468 = and(_T_2466, _T_2467) @[lsu_bus_buffer.scala 414:73] + node _T_2469 = or(_T_2462, _T_2468) @[lsu_bus_buffer.scala 413:114] + node _T_2470 = and(_T_2449, _T_2469) @[lsu_bus_buffer.scala 411:113] + node _T_2471 = bits(buf_age[3], 3, 3) @[lsu_bus_buffer.scala 414:109] + node _T_2472 = or(_T_2470, _T_2471) @[lsu_bus_buffer.scala 414:97] + node _T_2473 = cat(_T_2472, _T_2447) @[Cat.scala 29:58] + node _T_2474 = cat(_T_2473, _T_2422) @[Cat.scala 29:58] + node buf_age_in_3 = cat(_T_2474, _T_2397) @[Cat.scala 29:58] + wire buf_ageQ : UInt<4>[4] @[lsu_bus_buffer.scala 415:22] + buf_ageQ[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 416:12] + buf_ageQ[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 416:12] + buf_ageQ[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 416:12] + buf_ageQ[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 416:12] + node _T_2475 = bits(buf_ageQ[0], 0, 0) @[lsu_bus_buffer.scala 417:72] + node _T_2476 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 417:93] + node _T_2477 = and(_T_2476, buf_cmd_state_bus_en[0]) @[lsu_bus_buffer.scala 417:103] + node _T_2478 = eq(_T_2477, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:78] + node _T_2479 = and(_T_2475, _T_2478) @[lsu_bus_buffer.scala 417:76] + node _T_2480 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:132] + node _T_2481 = and(_T_2479, _T_2480) @[lsu_bus_buffer.scala 417:130] + node _T_2482 = bits(buf_ageQ[0], 1, 1) @[lsu_bus_buffer.scala 417:72] + node _T_2483 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 417:93] + node _T_2484 = and(_T_2483, buf_cmd_state_bus_en[1]) @[lsu_bus_buffer.scala 417:103] + node _T_2485 = eq(_T_2484, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:78] + node _T_2486 = and(_T_2482, _T_2485) @[lsu_bus_buffer.scala 417:76] + node _T_2487 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:132] + node _T_2488 = and(_T_2486, _T_2487) @[lsu_bus_buffer.scala 417:130] + node _T_2489 = bits(buf_ageQ[0], 2, 2) @[lsu_bus_buffer.scala 417:72] + node _T_2490 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 417:93] + node _T_2491 = and(_T_2490, buf_cmd_state_bus_en[2]) @[lsu_bus_buffer.scala 417:103] + node _T_2492 = eq(_T_2491, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:78] + node _T_2493 = and(_T_2489, _T_2492) @[lsu_bus_buffer.scala 417:76] + node _T_2494 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:132] + node _T_2495 = and(_T_2493, _T_2494) @[lsu_bus_buffer.scala 417:130] + node _T_2496 = bits(buf_ageQ[0], 3, 3) @[lsu_bus_buffer.scala 417:72] + node _T_2497 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 417:93] + node _T_2498 = and(_T_2497, buf_cmd_state_bus_en[3]) @[lsu_bus_buffer.scala 417:103] + node _T_2499 = eq(_T_2498, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:78] + node _T_2500 = and(_T_2496, _T_2499) @[lsu_bus_buffer.scala 417:76] + node _T_2501 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:132] + node _T_2502 = and(_T_2500, _T_2501) @[lsu_bus_buffer.scala 417:130] + node _T_2503 = cat(_T_2502, _T_2495) @[Cat.scala 29:58] + node _T_2504 = cat(_T_2503, _T_2488) @[Cat.scala 29:58] + node _T_2505 = cat(_T_2504, _T_2481) @[Cat.scala 29:58] + node _T_2506 = bits(buf_ageQ[1], 0, 0) @[lsu_bus_buffer.scala 417:72] + node _T_2507 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 417:93] + node _T_2508 = and(_T_2507, buf_cmd_state_bus_en[0]) @[lsu_bus_buffer.scala 417:103] + node _T_2509 = eq(_T_2508, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:78] + node _T_2510 = and(_T_2506, _T_2509) @[lsu_bus_buffer.scala 417:76] + node _T_2511 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:132] + node _T_2512 = and(_T_2510, _T_2511) @[lsu_bus_buffer.scala 417:130] + node _T_2513 = bits(buf_ageQ[1], 1, 1) @[lsu_bus_buffer.scala 417:72] + node _T_2514 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 417:93] + node _T_2515 = and(_T_2514, buf_cmd_state_bus_en[1]) @[lsu_bus_buffer.scala 417:103] + node _T_2516 = eq(_T_2515, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:78] + node _T_2517 = and(_T_2513, _T_2516) @[lsu_bus_buffer.scala 417:76] + node _T_2518 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:132] + node _T_2519 = and(_T_2517, _T_2518) @[lsu_bus_buffer.scala 417:130] + node _T_2520 = bits(buf_ageQ[1], 2, 2) @[lsu_bus_buffer.scala 417:72] + node _T_2521 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 417:93] + node _T_2522 = and(_T_2521, buf_cmd_state_bus_en[2]) @[lsu_bus_buffer.scala 417:103] + node _T_2523 = eq(_T_2522, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:78] + node _T_2524 = and(_T_2520, _T_2523) @[lsu_bus_buffer.scala 417:76] + node _T_2525 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:132] + node _T_2526 = and(_T_2524, _T_2525) @[lsu_bus_buffer.scala 417:130] + node _T_2527 = bits(buf_ageQ[1], 3, 3) @[lsu_bus_buffer.scala 417:72] + node _T_2528 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 417:93] + node _T_2529 = and(_T_2528, buf_cmd_state_bus_en[3]) @[lsu_bus_buffer.scala 417:103] + node _T_2530 = eq(_T_2529, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:78] + node _T_2531 = and(_T_2527, _T_2530) @[lsu_bus_buffer.scala 417:76] + node _T_2532 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:132] + node _T_2533 = and(_T_2531, _T_2532) @[lsu_bus_buffer.scala 417:130] + node _T_2534 = cat(_T_2533, _T_2526) @[Cat.scala 29:58] + node _T_2535 = cat(_T_2534, _T_2519) @[Cat.scala 29:58] + node _T_2536 = cat(_T_2535, _T_2512) @[Cat.scala 29:58] + node _T_2537 = bits(buf_ageQ[2], 0, 0) @[lsu_bus_buffer.scala 417:72] + node _T_2538 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 417:93] + node _T_2539 = and(_T_2538, buf_cmd_state_bus_en[0]) @[lsu_bus_buffer.scala 417:103] + node _T_2540 = eq(_T_2539, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:78] + node _T_2541 = and(_T_2537, _T_2540) @[lsu_bus_buffer.scala 417:76] + node _T_2542 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:132] + node _T_2543 = and(_T_2541, _T_2542) @[lsu_bus_buffer.scala 417:130] + node _T_2544 = bits(buf_ageQ[2], 1, 1) @[lsu_bus_buffer.scala 417:72] + node _T_2545 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 417:93] + node _T_2546 = and(_T_2545, buf_cmd_state_bus_en[1]) @[lsu_bus_buffer.scala 417:103] + node _T_2547 = eq(_T_2546, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:78] + node _T_2548 = and(_T_2544, _T_2547) @[lsu_bus_buffer.scala 417:76] + node _T_2549 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:132] + node _T_2550 = and(_T_2548, _T_2549) @[lsu_bus_buffer.scala 417:130] + node _T_2551 = bits(buf_ageQ[2], 2, 2) @[lsu_bus_buffer.scala 417:72] + node _T_2552 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 417:93] + node _T_2553 = and(_T_2552, buf_cmd_state_bus_en[2]) @[lsu_bus_buffer.scala 417:103] + node _T_2554 = eq(_T_2553, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:78] + node _T_2555 = and(_T_2551, _T_2554) @[lsu_bus_buffer.scala 417:76] + node _T_2556 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:132] + node _T_2557 = and(_T_2555, _T_2556) @[lsu_bus_buffer.scala 417:130] + node _T_2558 = bits(buf_ageQ[2], 3, 3) @[lsu_bus_buffer.scala 417:72] + node _T_2559 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 417:93] + node _T_2560 = and(_T_2559, buf_cmd_state_bus_en[3]) @[lsu_bus_buffer.scala 417:103] + node _T_2561 = eq(_T_2560, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:78] + node _T_2562 = and(_T_2558, _T_2561) @[lsu_bus_buffer.scala 417:76] + node _T_2563 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:132] + node _T_2564 = and(_T_2562, _T_2563) @[lsu_bus_buffer.scala 417:130] + node _T_2565 = cat(_T_2564, _T_2557) @[Cat.scala 29:58] + node _T_2566 = cat(_T_2565, _T_2550) @[Cat.scala 29:58] + node _T_2567 = cat(_T_2566, _T_2543) @[Cat.scala 29:58] + node _T_2568 = bits(buf_ageQ[3], 0, 0) @[lsu_bus_buffer.scala 417:72] + node _T_2569 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 417:93] + node _T_2570 = and(_T_2569, buf_cmd_state_bus_en[0]) @[lsu_bus_buffer.scala 417:103] + node _T_2571 = eq(_T_2570, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:78] + node _T_2572 = and(_T_2568, _T_2571) @[lsu_bus_buffer.scala 417:76] + node _T_2573 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:132] + node _T_2574 = and(_T_2572, _T_2573) @[lsu_bus_buffer.scala 417:130] + node _T_2575 = bits(buf_ageQ[3], 1, 1) @[lsu_bus_buffer.scala 417:72] + node _T_2576 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 417:93] + node _T_2577 = and(_T_2576, buf_cmd_state_bus_en[1]) @[lsu_bus_buffer.scala 417:103] + node _T_2578 = eq(_T_2577, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:78] + node _T_2579 = and(_T_2575, _T_2578) @[lsu_bus_buffer.scala 417:76] + node _T_2580 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:132] + node _T_2581 = and(_T_2579, _T_2580) @[lsu_bus_buffer.scala 417:130] + node _T_2582 = bits(buf_ageQ[3], 2, 2) @[lsu_bus_buffer.scala 417:72] + node _T_2583 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 417:93] + node _T_2584 = and(_T_2583, buf_cmd_state_bus_en[2]) @[lsu_bus_buffer.scala 417:103] + node _T_2585 = eq(_T_2584, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:78] + node _T_2586 = and(_T_2582, _T_2585) @[lsu_bus_buffer.scala 417:76] + node _T_2587 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:132] + node _T_2588 = and(_T_2586, _T_2587) @[lsu_bus_buffer.scala 417:130] + node _T_2589 = bits(buf_ageQ[3], 3, 3) @[lsu_bus_buffer.scala 417:72] + node _T_2590 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 417:93] + node _T_2591 = and(_T_2590, buf_cmd_state_bus_en[3]) @[lsu_bus_buffer.scala 417:103] + node _T_2592 = eq(_T_2591, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:78] + node _T_2593 = and(_T_2589, _T_2592) @[lsu_bus_buffer.scala 417:76] + node _T_2594 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 417:132] + node _T_2595 = and(_T_2593, _T_2594) @[lsu_bus_buffer.scala 417:130] + node _T_2596 = cat(_T_2595, _T_2588) @[Cat.scala 29:58] + node _T_2597 = cat(_T_2596, _T_2581) @[Cat.scala 29:58] + node _T_2598 = cat(_T_2597, _T_2574) @[Cat.scala 29:58] + buf_age[0] <= _T_2505 @[lsu_bus_buffer.scala 417:11] + buf_age[1] <= _T_2536 @[lsu_bus_buffer.scala 417:11] + buf_age[2] <= _T_2567 @[lsu_bus_buffer.scala 417:11] + buf_age[3] <= _T_2598 @[lsu_bus_buffer.scala 417:11] + node _T_2599 = eq(UInt<1>("h00"), UInt<1>("h00")) @[lsu_bus_buffer.scala 418:76] + node _T_2600 = bits(buf_age[0], 0, 0) @[lsu_bus_buffer.scala 418:100] + node _T_2601 = eq(_T_2600, UInt<1>("h00")) @[lsu_bus_buffer.scala 418:89] + node _T_2602 = neq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:119] + node _T_2603 = and(_T_2601, _T_2602) @[lsu_bus_buffer.scala 418:104] + node _T_2604 = mux(_T_2599, UInt<1>("h00"), _T_2603) @[lsu_bus_buffer.scala 418:72] + node _T_2605 = eq(UInt<1>("h00"), UInt<1>("h01")) @[lsu_bus_buffer.scala 418:76] + node _T_2606 = bits(buf_age[0], 1, 1) @[lsu_bus_buffer.scala 418:100] + node _T_2607 = eq(_T_2606, UInt<1>("h00")) @[lsu_bus_buffer.scala 418:89] + node _T_2608 = neq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:119] + node _T_2609 = and(_T_2607, _T_2608) @[lsu_bus_buffer.scala 418:104] + node _T_2610 = mux(_T_2605, UInt<1>("h00"), _T_2609) @[lsu_bus_buffer.scala 418:72] + node _T_2611 = eq(UInt<1>("h00"), UInt<2>("h02")) @[lsu_bus_buffer.scala 418:76] + node _T_2612 = bits(buf_age[0], 2, 2) @[lsu_bus_buffer.scala 418:100] + node _T_2613 = eq(_T_2612, UInt<1>("h00")) @[lsu_bus_buffer.scala 418:89] + node _T_2614 = neq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:119] + node _T_2615 = and(_T_2613, _T_2614) @[lsu_bus_buffer.scala 418:104] + node _T_2616 = mux(_T_2611, UInt<1>("h00"), _T_2615) @[lsu_bus_buffer.scala 418:72] + node _T_2617 = eq(UInt<1>("h00"), UInt<2>("h03")) @[lsu_bus_buffer.scala 418:76] + node _T_2618 = bits(buf_age[0], 3, 3) @[lsu_bus_buffer.scala 418:100] + node _T_2619 = eq(_T_2618, UInt<1>("h00")) @[lsu_bus_buffer.scala 418:89] + node _T_2620 = neq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:119] + node _T_2621 = and(_T_2619, _T_2620) @[lsu_bus_buffer.scala 418:104] + node _T_2622 = mux(_T_2617, UInt<1>("h00"), _T_2621) @[lsu_bus_buffer.scala 418:72] + node _T_2623 = cat(_T_2622, _T_2616) @[Cat.scala 29:58] + node _T_2624 = cat(_T_2623, _T_2610) @[Cat.scala 29:58] + node _T_2625 = cat(_T_2624, _T_2604) @[Cat.scala 29:58] + node _T_2626 = eq(UInt<1>("h01"), UInt<1>("h00")) @[lsu_bus_buffer.scala 418:76] + node _T_2627 = bits(buf_age[1], 0, 0) @[lsu_bus_buffer.scala 418:100] + node _T_2628 = eq(_T_2627, UInt<1>("h00")) @[lsu_bus_buffer.scala 418:89] + node _T_2629 = neq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:119] + node _T_2630 = and(_T_2628, _T_2629) @[lsu_bus_buffer.scala 418:104] + node _T_2631 = mux(_T_2626, UInt<1>("h00"), _T_2630) @[lsu_bus_buffer.scala 418:72] + node _T_2632 = eq(UInt<1>("h01"), UInt<1>("h01")) @[lsu_bus_buffer.scala 418:76] + node _T_2633 = bits(buf_age[1], 1, 1) @[lsu_bus_buffer.scala 418:100] + node _T_2634 = eq(_T_2633, UInt<1>("h00")) @[lsu_bus_buffer.scala 418:89] + node _T_2635 = neq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:119] + node _T_2636 = and(_T_2634, _T_2635) @[lsu_bus_buffer.scala 418:104] + node _T_2637 = mux(_T_2632, UInt<1>("h00"), _T_2636) @[lsu_bus_buffer.scala 418:72] + node _T_2638 = eq(UInt<1>("h01"), UInt<2>("h02")) @[lsu_bus_buffer.scala 418:76] + node _T_2639 = bits(buf_age[1], 2, 2) @[lsu_bus_buffer.scala 418:100] + node _T_2640 = eq(_T_2639, UInt<1>("h00")) @[lsu_bus_buffer.scala 418:89] + node _T_2641 = neq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:119] + node _T_2642 = and(_T_2640, _T_2641) @[lsu_bus_buffer.scala 418:104] + node _T_2643 = mux(_T_2638, UInt<1>("h00"), _T_2642) @[lsu_bus_buffer.scala 418:72] + node _T_2644 = eq(UInt<1>("h01"), UInt<2>("h03")) @[lsu_bus_buffer.scala 418:76] + node _T_2645 = bits(buf_age[1], 3, 3) @[lsu_bus_buffer.scala 418:100] + node _T_2646 = eq(_T_2645, UInt<1>("h00")) @[lsu_bus_buffer.scala 418:89] + node _T_2647 = neq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:119] + node _T_2648 = and(_T_2646, _T_2647) @[lsu_bus_buffer.scala 418:104] + node _T_2649 = mux(_T_2644, UInt<1>("h00"), _T_2648) @[lsu_bus_buffer.scala 418:72] + node _T_2650 = cat(_T_2649, _T_2643) @[Cat.scala 29:58] + node _T_2651 = cat(_T_2650, _T_2637) @[Cat.scala 29:58] + node _T_2652 = cat(_T_2651, _T_2631) @[Cat.scala 29:58] + node _T_2653 = eq(UInt<2>("h02"), UInt<1>("h00")) @[lsu_bus_buffer.scala 418:76] + node _T_2654 = bits(buf_age[2], 0, 0) @[lsu_bus_buffer.scala 418:100] + node _T_2655 = eq(_T_2654, UInt<1>("h00")) @[lsu_bus_buffer.scala 418:89] + node _T_2656 = neq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:119] + node _T_2657 = and(_T_2655, _T_2656) @[lsu_bus_buffer.scala 418:104] + node _T_2658 = mux(_T_2653, UInt<1>("h00"), _T_2657) @[lsu_bus_buffer.scala 418:72] + node _T_2659 = eq(UInt<2>("h02"), UInt<1>("h01")) @[lsu_bus_buffer.scala 418:76] + node _T_2660 = bits(buf_age[2], 1, 1) @[lsu_bus_buffer.scala 418:100] + node _T_2661 = eq(_T_2660, UInt<1>("h00")) @[lsu_bus_buffer.scala 418:89] + node _T_2662 = neq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:119] + node _T_2663 = and(_T_2661, _T_2662) @[lsu_bus_buffer.scala 418:104] + node _T_2664 = mux(_T_2659, UInt<1>("h00"), _T_2663) @[lsu_bus_buffer.scala 418:72] + node _T_2665 = eq(UInt<2>("h02"), UInt<2>("h02")) @[lsu_bus_buffer.scala 418:76] + node _T_2666 = bits(buf_age[2], 2, 2) @[lsu_bus_buffer.scala 418:100] + node _T_2667 = eq(_T_2666, UInt<1>("h00")) @[lsu_bus_buffer.scala 418:89] + node _T_2668 = neq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:119] + node _T_2669 = and(_T_2667, _T_2668) @[lsu_bus_buffer.scala 418:104] + node _T_2670 = mux(_T_2665, UInt<1>("h00"), _T_2669) @[lsu_bus_buffer.scala 418:72] + node _T_2671 = eq(UInt<2>("h02"), UInt<2>("h03")) @[lsu_bus_buffer.scala 418:76] + node _T_2672 = bits(buf_age[2], 3, 3) @[lsu_bus_buffer.scala 418:100] + node _T_2673 = eq(_T_2672, UInt<1>("h00")) @[lsu_bus_buffer.scala 418:89] + node _T_2674 = neq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:119] + node _T_2675 = and(_T_2673, _T_2674) @[lsu_bus_buffer.scala 418:104] + node _T_2676 = mux(_T_2671, UInt<1>("h00"), _T_2675) @[lsu_bus_buffer.scala 418:72] + node _T_2677 = cat(_T_2676, _T_2670) @[Cat.scala 29:58] + node _T_2678 = cat(_T_2677, _T_2664) @[Cat.scala 29:58] + node _T_2679 = cat(_T_2678, _T_2658) @[Cat.scala 29:58] + node _T_2680 = eq(UInt<2>("h03"), UInt<1>("h00")) @[lsu_bus_buffer.scala 418:76] + node _T_2681 = bits(buf_age[3], 0, 0) @[lsu_bus_buffer.scala 418:100] + node _T_2682 = eq(_T_2681, UInt<1>("h00")) @[lsu_bus_buffer.scala 418:89] + node _T_2683 = neq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:119] + node _T_2684 = and(_T_2682, _T_2683) @[lsu_bus_buffer.scala 418:104] + node _T_2685 = mux(_T_2680, UInt<1>("h00"), _T_2684) @[lsu_bus_buffer.scala 418:72] + node _T_2686 = eq(UInt<2>("h03"), UInt<1>("h01")) @[lsu_bus_buffer.scala 418:76] + node _T_2687 = bits(buf_age[3], 1, 1) @[lsu_bus_buffer.scala 418:100] + node _T_2688 = eq(_T_2687, UInt<1>("h00")) @[lsu_bus_buffer.scala 418:89] + node _T_2689 = neq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:119] + node _T_2690 = and(_T_2688, _T_2689) @[lsu_bus_buffer.scala 418:104] + node _T_2691 = mux(_T_2686, UInt<1>("h00"), _T_2690) @[lsu_bus_buffer.scala 418:72] + node _T_2692 = eq(UInt<2>("h03"), UInt<2>("h02")) @[lsu_bus_buffer.scala 418:76] + node _T_2693 = bits(buf_age[3], 2, 2) @[lsu_bus_buffer.scala 418:100] + node _T_2694 = eq(_T_2693, UInt<1>("h00")) @[lsu_bus_buffer.scala 418:89] + node _T_2695 = neq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:119] + node _T_2696 = and(_T_2694, _T_2695) @[lsu_bus_buffer.scala 418:104] + node _T_2697 = mux(_T_2692, UInt<1>("h00"), _T_2696) @[lsu_bus_buffer.scala 418:72] + node _T_2698 = eq(UInt<2>("h03"), UInt<2>("h03")) @[lsu_bus_buffer.scala 418:76] + node _T_2699 = bits(buf_age[3], 3, 3) @[lsu_bus_buffer.scala 418:100] + node _T_2700 = eq(_T_2699, UInt<1>("h00")) @[lsu_bus_buffer.scala 418:89] + node _T_2701 = neq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 418:119] + node _T_2702 = and(_T_2700, _T_2701) @[lsu_bus_buffer.scala 418:104] + node _T_2703 = mux(_T_2698, UInt<1>("h00"), _T_2702) @[lsu_bus_buffer.scala 418:72] + node _T_2704 = cat(_T_2703, _T_2697) @[Cat.scala 29:58] + node _T_2705 = cat(_T_2704, _T_2691) @[Cat.scala 29:58] + node _T_2706 = cat(_T_2705, _T_2685) @[Cat.scala 29:58] + buf_age_younger[0] <= _T_2625 @[lsu_bus_buffer.scala 418:19] + buf_age_younger[1] <= _T_2652 @[lsu_bus_buffer.scala 418:19] + buf_age_younger[2] <= _T_2679 @[lsu_bus_buffer.scala 418:19] + buf_age_younger[3] <= _T_2706 @[lsu_bus_buffer.scala 418:19] + node _T_2707 = bits(buf_rspageQ[0], 0, 0) @[lsu_bus_buffer.scala 419:83] + node _T_2708 = eq(buf_state[0], UInt<3>("h05")) @[lsu_bus_buffer.scala 419:102] + node _T_2709 = and(_T_2707, _T_2708) @[lsu_bus_buffer.scala 419:87] + node _T_2710 = bits(buf_rspageQ[0], 1, 1) @[lsu_bus_buffer.scala 419:83] + node _T_2711 = eq(buf_state[1], UInt<3>("h05")) @[lsu_bus_buffer.scala 419:102] + node _T_2712 = and(_T_2710, _T_2711) @[lsu_bus_buffer.scala 419:87] + node _T_2713 = bits(buf_rspageQ[0], 2, 2) @[lsu_bus_buffer.scala 419:83] + node _T_2714 = eq(buf_state[2], UInt<3>("h05")) @[lsu_bus_buffer.scala 419:102] + node _T_2715 = and(_T_2713, _T_2714) @[lsu_bus_buffer.scala 419:87] + node _T_2716 = bits(buf_rspageQ[0], 3, 3) @[lsu_bus_buffer.scala 419:83] + node _T_2717 = eq(buf_state[3], UInt<3>("h05")) @[lsu_bus_buffer.scala 419:102] + node _T_2718 = and(_T_2716, _T_2717) @[lsu_bus_buffer.scala 419:87] + node _T_2719 = cat(_T_2718, _T_2715) @[Cat.scala 29:58] + node _T_2720 = cat(_T_2719, _T_2712) @[Cat.scala 29:58] + node _T_2721 = cat(_T_2720, _T_2709) @[Cat.scala 29:58] + node _T_2722 = bits(buf_rspageQ[1], 0, 0) @[lsu_bus_buffer.scala 419:83] + node _T_2723 = eq(buf_state[0], UInt<3>("h05")) @[lsu_bus_buffer.scala 419:102] + node _T_2724 = and(_T_2722, _T_2723) @[lsu_bus_buffer.scala 419:87] + node _T_2725 = bits(buf_rspageQ[1], 1, 1) @[lsu_bus_buffer.scala 419:83] + node _T_2726 = eq(buf_state[1], UInt<3>("h05")) @[lsu_bus_buffer.scala 419:102] + node _T_2727 = and(_T_2725, _T_2726) @[lsu_bus_buffer.scala 419:87] + node _T_2728 = bits(buf_rspageQ[1], 2, 2) @[lsu_bus_buffer.scala 419:83] + node _T_2729 = eq(buf_state[2], UInt<3>("h05")) @[lsu_bus_buffer.scala 419:102] + node _T_2730 = and(_T_2728, _T_2729) @[lsu_bus_buffer.scala 419:87] + node _T_2731 = bits(buf_rspageQ[1], 3, 3) @[lsu_bus_buffer.scala 419:83] + node _T_2732 = eq(buf_state[3], UInt<3>("h05")) @[lsu_bus_buffer.scala 419:102] + node _T_2733 = and(_T_2731, _T_2732) @[lsu_bus_buffer.scala 419:87] + node _T_2734 = cat(_T_2733, _T_2730) @[Cat.scala 29:58] + node _T_2735 = cat(_T_2734, _T_2727) @[Cat.scala 29:58] + node _T_2736 = cat(_T_2735, _T_2724) @[Cat.scala 29:58] + node _T_2737 = bits(buf_rspageQ[2], 0, 0) @[lsu_bus_buffer.scala 419:83] + node _T_2738 = eq(buf_state[0], UInt<3>("h05")) @[lsu_bus_buffer.scala 419:102] + node _T_2739 = and(_T_2737, _T_2738) @[lsu_bus_buffer.scala 419:87] + node _T_2740 = bits(buf_rspageQ[2], 1, 1) @[lsu_bus_buffer.scala 419:83] + node _T_2741 = eq(buf_state[1], UInt<3>("h05")) @[lsu_bus_buffer.scala 419:102] + node _T_2742 = and(_T_2740, _T_2741) @[lsu_bus_buffer.scala 419:87] + node _T_2743 = bits(buf_rspageQ[2], 2, 2) @[lsu_bus_buffer.scala 419:83] + node _T_2744 = eq(buf_state[2], UInt<3>("h05")) @[lsu_bus_buffer.scala 419:102] + node _T_2745 = and(_T_2743, _T_2744) @[lsu_bus_buffer.scala 419:87] + node _T_2746 = bits(buf_rspageQ[2], 3, 3) @[lsu_bus_buffer.scala 419:83] + node _T_2747 = eq(buf_state[3], UInt<3>("h05")) @[lsu_bus_buffer.scala 419:102] + node _T_2748 = and(_T_2746, _T_2747) @[lsu_bus_buffer.scala 419:87] + node _T_2749 = cat(_T_2748, _T_2745) @[Cat.scala 29:58] + node _T_2750 = cat(_T_2749, _T_2742) @[Cat.scala 29:58] + node _T_2751 = cat(_T_2750, _T_2739) @[Cat.scala 29:58] + node _T_2752 = bits(buf_rspageQ[3], 0, 0) @[lsu_bus_buffer.scala 419:83] + node _T_2753 = eq(buf_state[0], UInt<3>("h05")) @[lsu_bus_buffer.scala 419:102] + node _T_2754 = and(_T_2752, _T_2753) @[lsu_bus_buffer.scala 419:87] + node _T_2755 = bits(buf_rspageQ[3], 1, 1) @[lsu_bus_buffer.scala 419:83] + node _T_2756 = eq(buf_state[1], UInt<3>("h05")) @[lsu_bus_buffer.scala 419:102] + node _T_2757 = and(_T_2755, _T_2756) @[lsu_bus_buffer.scala 419:87] + node _T_2758 = bits(buf_rspageQ[3], 2, 2) @[lsu_bus_buffer.scala 419:83] + node _T_2759 = eq(buf_state[2], UInt<3>("h05")) @[lsu_bus_buffer.scala 419:102] + node _T_2760 = and(_T_2758, _T_2759) @[lsu_bus_buffer.scala 419:87] + node _T_2761 = bits(buf_rspageQ[3], 3, 3) @[lsu_bus_buffer.scala 419:83] + node _T_2762 = eq(buf_state[3], UInt<3>("h05")) @[lsu_bus_buffer.scala 419:102] + node _T_2763 = and(_T_2761, _T_2762) @[lsu_bus_buffer.scala 419:87] + node _T_2764 = cat(_T_2763, _T_2760) @[Cat.scala 29:58] + node _T_2765 = cat(_T_2764, _T_2757) @[Cat.scala 29:58] + node _T_2766 = cat(_T_2765, _T_2754) @[Cat.scala 29:58] + buf_rsp_pickage[0] <= _T_2721 @[lsu_bus_buffer.scala 419:19] + buf_rsp_pickage[1] <= _T_2736 @[lsu_bus_buffer.scala 419:19] + buf_rsp_pickage[2] <= _T_2751 @[lsu_bus_buffer.scala 419:19] + buf_rsp_pickage[3] <= _T_2766 @[lsu_bus_buffer.scala 419:19] + node _T_2767 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_2768 = and(_T_2767, buf_state_en[0]) @[lsu_bus_buffer.scala 421:93] + node _T_2769 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 422:21] + node _T_2770 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 422:47] + node _T_2771 = or(_T_2769, _T_2770) @[lsu_bus_buffer.scala 422:32] + node _T_2772 = eq(_T_2771, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:6] + node _T_2773 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 423:23] + node _T_2774 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 423:53] + node _T_2775 = and(_T_2773, _T_2774) @[lsu_bus_buffer.scala 423:41] + node _T_2776 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:82] + node _T_2777 = and(_T_2775, _T_2776) @[lsu_bus_buffer.scala 423:71] + node _T_2778 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:101] + node _T_2779 = and(_T_2777, _T_2778) @[lsu_bus_buffer.scala 423:90] + node _T_2780 = or(_T_2772, _T_2779) @[lsu_bus_buffer.scala 422:59] + node _T_2781 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 424:17] + node _T_2782 = and(_T_2781, io.ldst_dual_r) @[lsu_bus_buffer.scala 424:35] + node _T_2783 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:63] + node _T_2784 = and(_T_2782, _T_2783) @[lsu_bus_buffer.scala 424:52] + node _T_2785 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:82] + node _T_2786 = and(_T_2784, _T_2785) @[lsu_bus_buffer.scala 424:71] + node _T_2787 = or(_T_2780, _T_2786) @[lsu_bus_buffer.scala 423:110] + node _T_2788 = and(_T_2768, _T_2787) @[lsu_bus_buffer.scala 421:112] + node _T_2789 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_2790 = and(_T_2789, buf_state_en[0]) @[lsu_bus_buffer.scala 421:93] + node _T_2791 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 422:21] + node _T_2792 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 422:47] + node _T_2793 = or(_T_2791, _T_2792) @[lsu_bus_buffer.scala 422:32] + node _T_2794 = eq(_T_2793, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:6] + node _T_2795 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 423:23] + node _T_2796 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 423:53] + node _T_2797 = and(_T_2795, _T_2796) @[lsu_bus_buffer.scala 423:41] + node _T_2798 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:82] + node _T_2799 = and(_T_2797, _T_2798) @[lsu_bus_buffer.scala 423:71] + node _T_2800 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 423:101] + node _T_2801 = and(_T_2799, _T_2800) @[lsu_bus_buffer.scala 423:90] + node _T_2802 = or(_T_2794, _T_2801) @[lsu_bus_buffer.scala 422:59] + node _T_2803 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 424:17] + node _T_2804 = and(_T_2803, io.ldst_dual_r) @[lsu_bus_buffer.scala 424:35] + node _T_2805 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:63] + node _T_2806 = and(_T_2804, _T_2805) @[lsu_bus_buffer.scala 424:52] + node _T_2807 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 424:82] + node _T_2808 = and(_T_2806, _T_2807) @[lsu_bus_buffer.scala 424:71] + node _T_2809 = or(_T_2802, _T_2808) @[lsu_bus_buffer.scala 423:110] + node _T_2810 = and(_T_2790, _T_2809) @[lsu_bus_buffer.scala 421:112] + node _T_2811 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_2812 = and(_T_2811, buf_state_en[0]) @[lsu_bus_buffer.scala 421:93] + node _T_2813 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 422:21] + node _T_2814 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 422:47] + node _T_2815 = or(_T_2813, _T_2814) @[lsu_bus_buffer.scala 422:32] + node _T_2816 = eq(_T_2815, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:6] + node _T_2817 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 423:23] + node _T_2818 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 423:53] + node _T_2819 = and(_T_2817, _T_2818) @[lsu_bus_buffer.scala 423:41] + node _T_2820 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:82] + node _T_2821 = and(_T_2819, _T_2820) @[lsu_bus_buffer.scala 423:71] + node _T_2822 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 423:101] + node _T_2823 = and(_T_2821, _T_2822) @[lsu_bus_buffer.scala 423:90] + node _T_2824 = or(_T_2816, _T_2823) @[lsu_bus_buffer.scala 422:59] + node _T_2825 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 424:17] + node _T_2826 = and(_T_2825, io.ldst_dual_r) @[lsu_bus_buffer.scala 424:35] + node _T_2827 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:63] + node _T_2828 = and(_T_2826, _T_2827) @[lsu_bus_buffer.scala 424:52] + node _T_2829 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 424:82] + node _T_2830 = and(_T_2828, _T_2829) @[lsu_bus_buffer.scala 424:71] + node _T_2831 = or(_T_2824, _T_2830) @[lsu_bus_buffer.scala 423:110] + node _T_2832 = and(_T_2812, _T_2831) @[lsu_bus_buffer.scala 421:112] + node _T_2833 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_2834 = and(_T_2833, buf_state_en[0]) @[lsu_bus_buffer.scala 421:93] + node _T_2835 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 422:21] + node _T_2836 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 422:47] + node _T_2837 = or(_T_2835, _T_2836) @[lsu_bus_buffer.scala 422:32] + node _T_2838 = eq(_T_2837, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:6] + node _T_2839 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 423:23] + node _T_2840 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 423:53] + node _T_2841 = and(_T_2839, _T_2840) @[lsu_bus_buffer.scala 423:41] + node _T_2842 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:82] + node _T_2843 = and(_T_2841, _T_2842) @[lsu_bus_buffer.scala 423:71] + node _T_2844 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 423:101] + node _T_2845 = and(_T_2843, _T_2844) @[lsu_bus_buffer.scala 423:90] + node _T_2846 = or(_T_2838, _T_2845) @[lsu_bus_buffer.scala 422:59] + node _T_2847 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 424:17] + node _T_2848 = and(_T_2847, io.ldst_dual_r) @[lsu_bus_buffer.scala 424:35] + node _T_2849 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:63] + node _T_2850 = and(_T_2848, _T_2849) @[lsu_bus_buffer.scala 424:52] + node _T_2851 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 424:82] + node _T_2852 = and(_T_2850, _T_2851) @[lsu_bus_buffer.scala 424:71] + node _T_2853 = or(_T_2846, _T_2852) @[lsu_bus_buffer.scala 423:110] + node _T_2854 = and(_T_2834, _T_2853) @[lsu_bus_buffer.scala 421:112] + node _T_2855 = cat(_T_2854, _T_2832) @[Cat.scala 29:58] + node _T_2856 = cat(_T_2855, _T_2810) @[Cat.scala 29:58] + node _T_2857 = cat(_T_2856, _T_2788) @[Cat.scala 29:58] + node _T_2858 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_2859 = and(_T_2858, buf_state_en[1]) @[lsu_bus_buffer.scala 421:93] + node _T_2860 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 422:21] + node _T_2861 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 422:47] + node _T_2862 = or(_T_2860, _T_2861) @[lsu_bus_buffer.scala 422:32] + node _T_2863 = eq(_T_2862, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:6] + node _T_2864 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 423:23] + node _T_2865 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 423:53] + node _T_2866 = and(_T_2864, _T_2865) @[lsu_bus_buffer.scala 423:41] + node _T_2867 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 423:82] + node _T_2868 = and(_T_2866, _T_2867) @[lsu_bus_buffer.scala 423:71] + node _T_2869 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:101] + node _T_2870 = and(_T_2868, _T_2869) @[lsu_bus_buffer.scala 423:90] + node _T_2871 = or(_T_2863, _T_2870) @[lsu_bus_buffer.scala 422:59] + node _T_2872 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 424:17] + node _T_2873 = and(_T_2872, io.ldst_dual_r) @[lsu_bus_buffer.scala 424:35] + node _T_2874 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 424:63] + node _T_2875 = and(_T_2873, _T_2874) @[lsu_bus_buffer.scala 424:52] + node _T_2876 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:82] + node _T_2877 = and(_T_2875, _T_2876) @[lsu_bus_buffer.scala 424:71] + node _T_2878 = or(_T_2871, _T_2877) @[lsu_bus_buffer.scala 423:110] + node _T_2879 = and(_T_2859, _T_2878) @[lsu_bus_buffer.scala 421:112] + node _T_2880 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_2881 = and(_T_2880, buf_state_en[1]) @[lsu_bus_buffer.scala 421:93] + node _T_2882 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 422:21] + node _T_2883 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 422:47] + node _T_2884 = or(_T_2882, _T_2883) @[lsu_bus_buffer.scala 422:32] + node _T_2885 = eq(_T_2884, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:6] + node _T_2886 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 423:23] + node _T_2887 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 423:53] + node _T_2888 = and(_T_2886, _T_2887) @[lsu_bus_buffer.scala 423:41] + node _T_2889 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 423:82] + node _T_2890 = and(_T_2888, _T_2889) @[lsu_bus_buffer.scala 423:71] + node _T_2891 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 423:101] + node _T_2892 = and(_T_2890, _T_2891) @[lsu_bus_buffer.scala 423:90] + node _T_2893 = or(_T_2885, _T_2892) @[lsu_bus_buffer.scala 422:59] + node _T_2894 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 424:17] + node _T_2895 = and(_T_2894, io.ldst_dual_r) @[lsu_bus_buffer.scala 424:35] + node _T_2896 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 424:63] + node _T_2897 = and(_T_2895, _T_2896) @[lsu_bus_buffer.scala 424:52] + node _T_2898 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 424:82] + node _T_2899 = and(_T_2897, _T_2898) @[lsu_bus_buffer.scala 424:71] + node _T_2900 = or(_T_2893, _T_2899) @[lsu_bus_buffer.scala 423:110] + node _T_2901 = and(_T_2881, _T_2900) @[lsu_bus_buffer.scala 421:112] + node _T_2902 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_2903 = and(_T_2902, buf_state_en[1]) @[lsu_bus_buffer.scala 421:93] + node _T_2904 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 422:21] + node _T_2905 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 422:47] + node _T_2906 = or(_T_2904, _T_2905) @[lsu_bus_buffer.scala 422:32] + node _T_2907 = eq(_T_2906, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:6] + node _T_2908 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 423:23] + node _T_2909 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 423:53] + node _T_2910 = and(_T_2908, _T_2909) @[lsu_bus_buffer.scala 423:41] + node _T_2911 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 423:82] + node _T_2912 = and(_T_2910, _T_2911) @[lsu_bus_buffer.scala 423:71] + node _T_2913 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 423:101] + node _T_2914 = and(_T_2912, _T_2913) @[lsu_bus_buffer.scala 423:90] + node _T_2915 = or(_T_2907, _T_2914) @[lsu_bus_buffer.scala 422:59] + node _T_2916 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 424:17] + node _T_2917 = and(_T_2916, io.ldst_dual_r) @[lsu_bus_buffer.scala 424:35] + node _T_2918 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 424:63] + node _T_2919 = and(_T_2917, _T_2918) @[lsu_bus_buffer.scala 424:52] + node _T_2920 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 424:82] + node _T_2921 = and(_T_2919, _T_2920) @[lsu_bus_buffer.scala 424:71] + node _T_2922 = or(_T_2915, _T_2921) @[lsu_bus_buffer.scala 423:110] + node _T_2923 = and(_T_2903, _T_2922) @[lsu_bus_buffer.scala 421:112] + node _T_2924 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_2925 = and(_T_2924, buf_state_en[1]) @[lsu_bus_buffer.scala 421:93] + node _T_2926 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 422:21] + node _T_2927 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 422:47] + node _T_2928 = or(_T_2926, _T_2927) @[lsu_bus_buffer.scala 422:32] + node _T_2929 = eq(_T_2928, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:6] + node _T_2930 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 423:23] + node _T_2931 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 423:53] + node _T_2932 = and(_T_2930, _T_2931) @[lsu_bus_buffer.scala 423:41] + node _T_2933 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 423:82] + node _T_2934 = and(_T_2932, _T_2933) @[lsu_bus_buffer.scala 423:71] + node _T_2935 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 423:101] + node _T_2936 = and(_T_2934, _T_2935) @[lsu_bus_buffer.scala 423:90] + node _T_2937 = or(_T_2929, _T_2936) @[lsu_bus_buffer.scala 422:59] + node _T_2938 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 424:17] + node _T_2939 = and(_T_2938, io.ldst_dual_r) @[lsu_bus_buffer.scala 424:35] + node _T_2940 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 424:63] + node _T_2941 = and(_T_2939, _T_2940) @[lsu_bus_buffer.scala 424:52] + node _T_2942 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 424:82] + node _T_2943 = and(_T_2941, _T_2942) @[lsu_bus_buffer.scala 424:71] + node _T_2944 = or(_T_2937, _T_2943) @[lsu_bus_buffer.scala 423:110] + node _T_2945 = and(_T_2925, _T_2944) @[lsu_bus_buffer.scala 421:112] + node _T_2946 = cat(_T_2945, _T_2923) @[Cat.scala 29:58] + node _T_2947 = cat(_T_2946, _T_2901) @[Cat.scala 29:58] + node _T_2948 = cat(_T_2947, _T_2879) @[Cat.scala 29:58] + node _T_2949 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_2950 = and(_T_2949, buf_state_en[2]) @[lsu_bus_buffer.scala 421:93] + node _T_2951 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 422:21] + node _T_2952 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 422:47] + node _T_2953 = or(_T_2951, _T_2952) @[lsu_bus_buffer.scala 422:32] + node _T_2954 = eq(_T_2953, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:6] + node _T_2955 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 423:23] + node _T_2956 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 423:53] + node _T_2957 = and(_T_2955, _T_2956) @[lsu_bus_buffer.scala 423:41] + node _T_2958 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 423:82] + node _T_2959 = and(_T_2957, _T_2958) @[lsu_bus_buffer.scala 423:71] + node _T_2960 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:101] + node _T_2961 = and(_T_2959, _T_2960) @[lsu_bus_buffer.scala 423:90] + node _T_2962 = or(_T_2954, _T_2961) @[lsu_bus_buffer.scala 422:59] + node _T_2963 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 424:17] + node _T_2964 = and(_T_2963, io.ldst_dual_r) @[lsu_bus_buffer.scala 424:35] + node _T_2965 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 424:63] + node _T_2966 = and(_T_2964, _T_2965) @[lsu_bus_buffer.scala 424:52] + node _T_2967 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:82] + node _T_2968 = and(_T_2966, _T_2967) @[lsu_bus_buffer.scala 424:71] + node _T_2969 = or(_T_2962, _T_2968) @[lsu_bus_buffer.scala 423:110] + node _T_2970 = and(_T_2950, _T_2969) @[lsu_bus_buffer.scala 421:112] + node _T_2971 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_2972 = and(_T_2971, buf_state_en[2]) @[lsu_bus_buffer.scala 421:93] + node _T_2973 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 422:21] + node _T_2974 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 422:47] + node _T_2975 = or(_T_2973, _T_2974) @[lsu_bus_buffer.scala 422:32] + node _T_2976 = eq(_T_2975, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:6] + node _T_2977 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 423:23] + node _T_2978 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 423:53] + node _T_2979 = and(_T_2977, _T_2978) @[lsu_bus_buffer.scala 423:41] + node _T_2980 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 423:82] + node _T_2981 = and(_T_2979, _T_2980) @[lsu_bus_buffer.scala 423:71] + node _T_2982 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 423:101] + node _T_2983 = and(_T_2981, _T_2982) @[lsu_bus_buffer.scala 423:90] + node _T_2984 = or(_T_2976, _T_2983) @[lsu_bus_buffer.scala 422:59] + node _T_2985 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 424:17] + node _T_2986 = and(_T_2985, io.ldst_dual_r) @[lsu_bus_buffer.scala 424:35] + node _T_2987 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 424:63] + node _T_2988 = and(_T_2986, _T_2987) @[lsu_bus_buffer.scala 424:52] + node _T_2989 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 424:82] + node _T_2990 = and(_T_2988, _T_2989) @[lsu_bus_buffer.scala 424:71] + node _T_2991 = or(_T_2984, _T_2990) @[lsu_bus_buffer.scala 423:110] + node _T_2992 = and(_T_2972, _T_2991) @[lsu_bus_buffer.scala 421:112] + node _T_2993 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_2994 = and(_T_2993, buf_state_en[2]) @[lsu_bus_buffer.scala 421:93] + node _T_2995 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 422:21] + node _T_2996 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 422:47] + node _T_2997 = or(_T_2995, _T_2996) @[lsu_bus_buffer.scala 422:32] + node _T_2998 = eq(_T_2997, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:6] + node _T_2999 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 423:23] + node _T_3000 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 423:53] + node _T_3001 = and(_T_2999, _T_3000) @[lsu_bus_buffer.scala 423:41] + node _T_3002 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 423:82] + node _T_3003 = and(_T_3001, _T_3002) @[lsu_bus_buffer.scala 423:71] + node _T_3004 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 423:101] + node _T_3005 = and(_T_3003, _T_3004) @[lsu_bus_buffer.scala 423:90] + node _T_3006 = or(_T_2998, _T_3005) @[lsu_bus_buffer.scala 422:59] + node _T_3007 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 424:17] + node _T_3008 = and(_T_3007, io.ldst_dual_r) @[lsu_bus_buffer.scala 424:35] + node _T_3009 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 424:63] + node _T_3010 = and(_T_3008, _T_3009) @[lsu_bus_buffer.scala 424:52] + node _T_3011 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 424:82] + node _T_3012 = and(_T_3010, _T_3011) @[lsu_bus_buffer.scala 424:71] + node _T_3013 = or(_T_3006, _T_3012) @[lsu_bus_buffer.scala 423:110] + node _T_3014 = and(_T_2994, _T_3013) @[lsu_bus_buffer.scala 421:112] + node _T_3015 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_3016 = and(_T_3015, buf_state_en[2]) @[lsu_bus_buffer.scala 421:93] + node _T_3017 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 422:21] + node _T_3018 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 422:47] + node _T_3019 = or(_T_3017, _T_3018) @[lsu_bus_buffer.scala 422:32] + node _T_3020 = eq(_T_3019, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:6] + node _T_3021 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 423:23] + node _T_3022 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 423:53] + node _T_3023 = and(_T_3021, _T_3022) @[lsu_bus_buffer.scala 423:41] + node _T_3024 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 423:82] + node _T_3025 = and(_T_3023, _T_3024) @[lsu_bus_buffer.scala 423:71] + node _T_3026 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 423:101] + node _T_3027 = and(_T_3025, _T_3026) @[lsu_bus_buffer.scala 423:90] + node _T_3028 = or(_T_3020, _T_3027) @[lsu_bus_buffer.scala 422:59] + node _T_3029 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 424:17] + node _T_3030 = and(_T_3029, io.ldst_dual_r) @[lsu_bus_buffer.scala 424:35] + node _T_3031 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 424:63] + node _T_3032 = and(_T_3030, _T_3031) @[lsu_bus_buffer.scala 424:52] + node _T_3033 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 424:82] + node _T_3034 = and(_T_3032, _T_3033) @[lsu_bus_buffer.scala 424:71] + node _T_3035 = or(_T_3028, _T_3034) @[lsu_bus_buffer.scala 423:110] + node _T_3036 = and(_T_3016, _T_3035) @[lsu_bus_buffer.scala 421:112] + node _T_3037 = cat(_T_3036, _T_3014) @[Cat.scala 29:58] + node _T_3038 = cat(_T_3037, _T_2992) @[Cat.scala 29:58] + node _T_3039 = cat(_T_3038, _T_2970) @[Cat.scala 29:58] + node _T_3040 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_3041 = and(_T_3040, buf_state_en[3]) @[lsu_bus_buffer.scala 421:93] + node _T_3042 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 422:21] + node _T_3043 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 422:47] + node _T_3044 = or(_T_3042, _T_3043) @[lsu_bus_buffer.scala 422:32] + node _T_3045 = eq(_T_3044, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:6] + node _T_3046 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 423:23] + node _T_3047 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 423:53] + node _T_3048 = and(_T_3046, _T_3047) @[lsu_bus_buffer.scala 423:41] + node _T_3049 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 423:82] + node _T_3050 = and(_T_3048, _T_3049) @[lsu_bus_buffer.scala 423:71] + node _T_3051 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 423:101] + node _T_3052 = and(_T_3050, _T_3051) @[lsu_bus_buffer.scala 423:90] + node _T_3053 = or(_T_3045, _T_3052) @[lsu_bus_buffer.scala 422:59] + node _T_3054 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 424:17] + node _T_3055 = and(_T_3054, io.ldst_dual_r) @[lsu_bus_buffer.scala 424:35] + node _T_3056 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 424:63] + node _T_3057 = and(_T_3055, _T_3056) @[lsu_bus_buffer.scala 424:52] + node _T_3058 = eq(WrPtr0_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 424:82] + node _T_3059 = and(_T_3057, _T_3058) @[lsu_bus_buffer.scala 424:71] + node _T_3060 = or(_T_3053, _T_3059) @[lsu_bus_buffer.scala 423:110] + node _T_3061 = and(_T_3041, _T_3060) @[lsu_bus_buffer.scala 421:112] + node _T_3062 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_3063 = and(_T_3062, buf_state_en[3]) @[lsu_bus_buffer.scala 421:93] + node _T_3064 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 422:21] + node _T_3065 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 422:47] + node _T_3066 = or(_T_3064, _T_3065) @[lsu_bus_buffer.scala 422:32] + node _T_3067 = eq(_T_3066, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:6] + node _T_3068 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 423:23] + node _T_3069 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 423:53] + node _T_3070 = and(_T_3068, _T_3069) @[lsu_bus_buffer.scala 423:41] + node _T_3071 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 423:82] + node _T_3072 = and(_T_3070, _T_3071) @[lsu_bus_buffer.scala 423:71] + node _T_3073 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 423:101] + node _T_3074 = and(_T_3072, _T_3073) @[lsu_bus_buffer.scala 423:90] + node _T_3075 = or(_T_3067, _T_3074) @[lsu_bus_buffer.scala 422:59] + node _T_3076 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 424:17] + node _T_3077 = and(_T_3076, io.ldst_dual_r) @[lsu_bus_buffer.scala 424:35] + node _T_3078 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 424:63] + node _T_3079 = and(_T_3077, _T_3078) @[lsu_bus_buffer.scala 424:52] + node _T_3080 = eq(WrPtr0_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 424:82] + node _T_3081 = and(_T_3079, _T_3080) @[lsu_bus_buffer.scala 424:71] + node _T_3082 = or(_T_3075, _T_3081) @[lsu_bus_buffer.scala 423:110] + node _T_3083 = and(_T_3063, _T_3082) @[lsu_bus_buffer.scala 421:112] + node _T_3084 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_3085 = and(_T_3084, buf_state_en[3]) @[lsu_bus_buffer.scala 421:93] + node _T_3086 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 422:21] + node _T_3087 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 422:47] + node _T_3088 = or(_T_3086, _T_3087) @[lsu_bus_buffer.scala 422:32] + node _T_3089 = eq(_T_3088, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:6] + node _T_3090 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 423:23] + node _T_3091 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 423:53] + node _T_3092 = and(_T_3090, _T_3091) @[lsu_bus_buffer.scala 423:41] + node _T_3093 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 423:82] + node _T_3094 = and(_T_3092, _T_3093) @[lsu_bus_buffer.scala 423:71] + node _T_3095 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 423:101] + node _T_3096 = and(_T_3094, _T_3095) @[lsu_bus_buffer.scala 423:90] + node _T_3097 = or(_T_3089, _T_3096) @[lsu_bus_buffer.scala 422:59] + node _T_3098 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 424:17] + node _T_3099 = and(_T_3098, io.ldst_dual_r) @[lsu_bus_buffer.scala 424:35] + node _T_3100 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 424:63] + node _T_3101 = and(_T_3099, _T_3100) @[lsu_bus_buffer.scala 424:52] + node _T_3102 = eq(WrPtr0_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 424:82] + node _T_3103 = and(_T_3101, _T_3102) @[lsu_bus_buffer.scala 424:71] + node _T_3104 = or(_T_3097, _T_3103) @[lsu_bus_buffer.scala 423:110] + node _T_3105 = and(_T_3085, _T_3104) @[lsu_bus_buffer.scala 421:112] + node _T_3106 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 421:82] + node _T_3107 = and(_T_3106, buf_state_en[3]) @[lsu_bus_buffer.scala 421:93] + node _T_3108 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 422:21] + node _T_3109 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 422:47] + node _T_3110 = or(_T_3108, _T_3109) @[lsu_bus_buffer.scala 422:32] + node _T_3111 = eq(_T_3110, UInt<1>("h00")) @[lsu_bus_buffer.scala 422:6] + node _T_3112 = and(ibuf_drain_vld, io.lsu_busreq_r) @[lsu_bus_buffer.scala 423:23] + node _T_3113 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 423:53] + node _T_3114 = and(_T_3112, _T_3113) @[lsu_bus_buffer.scala 423:41] + node _T_3115 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 423:82] + node _T_3116 = and(_T_3114, _T_3115) @[lsu_bus_buffer.scala 423:71] + node _T_3117 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 423:101] + node _T_3118 = and(_T_3116, _T_3117) @[lsu_bus_buffer.scala 423:90] + node _T_3119 = or(_T_3111, _T_3118) @[lsu_bus_buffer.scala 422:59] + node _T_3120 = and(ibuf_byp, io.lsu_busreq_r) @[lsu_bus_buffer.scala 424:17] + node _T_3121 = and(_T_3120, io.ldst_dual_r) @[lsu_bus_buffer.scala 424:35] + node _T_3122 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 424:63] + node _T_3123 = and(_T_3121, _T_3122) @[lsu_bus_buffer.scala 424:52] + node _T_3124 = eq(WrPtr0_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 424:82] + node _T_3125 = and(_T_3123, _T_3124) @[lsu_bus_buffer.scala 424:71] + node _T_3126 = or(_T_3119, _T_3125) @[lsu_bus_buffer.scala 423:110] + node _T_3127 = and(_T_3107, _T_3126) @[lsu_bus_buffer.scala 421:112] + node _T_3128 = cat(_T_3127, _T_3105) @[Cat.scala 29:58] + node _T_3129 = cat(_T_3128, _T_3083) @[Cat.scala 29:58] + node _T_3130 = cat(_T_3129, _T_3061) @[Cat.scala 29:58] + buf_rspage_set[0] <= _T_2857 @[lsu_bus_buffer.scala 421:18] + buf_rspage_set[1] <= _T_2948 @[lsu_bus_buffer.scala 421:18] + buf_rspage_set[2] <= _T_3039 @[lsu_bus_buffer.scala 421:18] + buf_rspage_set[3] <= _T_3130 @[lsu_bus_buffer.scala 421:18] + node _T_3131 = bits(buf_rspage_set[0], 0, 0) @[lsu_bus_buffer.scala 425:84] + node _T_3132 = bits(buf_rspage[0], 0, 0) @[lsu_bus_buffer.scala 425:103] + node _T_3133 = or(_T_3131, _T_3132) @[lsu_bus_buffer.scala 425:88] + node _T_3134 = bits(buf_rspage_set[0], 1, 1) @[lsu_bus_buffer.scala 425:84] + node _T_3135 = bits(buf_rspage[0], 1, 1) @[lsu_bus_buffer.scala 425:103] + node _T_3136 = or(_T_3134, _T_3135) @[lsu_bus_buffer.scala 425:88] + node _T_3137 = bits(buf_rspage_set[0], 2, 2) @[lsu_bus_buffer.scala 425:84] + node _T_3138 = bits(buf_rspage[0], 2, 2) @[lsu_bus_buffer.scala 425:103] + node _T_3139 = or(_T_3137, _T_3138) @[lsu_bus_buffer.scala 425:88] + node _T_3140 = bits(buf_rspage_set[0], 3, 3) @[lsu_bus_buffer.scala 425:84] + node _T_3141 = bits(buf_rspage[0], 3, 3) @[lsu_bus_buffer.scala 425:103] + node _T_3142 = or(_T_3140, _T_3141) @[lsu_bus_buffer.scala 425:88] + node _T_3143 = cat(_T_3142, _T_3139) @[Cat.scala 29:58] + node _T_3144 = cat(_T_3143, _T_3136) @[Cat.scala 29:58] + node _T_3145 = cat(_T_3144, _T_3133) @[Cat.scala 29:58] + node _T_3146 = bits(buf_rspage_set[1], 0, 0) @[lsu_bus_buffer.scala 425:84] + node _T_3147 = bits(buf_rspage[1], 0, 0) @[lsu_bus_buffer.scala 425:103] + node _T_3148 = or(_T_3146, _T_3147) @[lsu_bus_buffer.scala 425:88] + node _T_3149 = bits(buf_rspage_set[1], 1, 1) @[lsu_bus_buffer.scala 425:84] + node _T_3150 = bits(buf_rspage[1], 1, 1) @[lsu_bus_buffer.scala 425:103] + node _T_3151 = or(_T_3149, _T_3150) @[lsu_bus_buffer.scala 425:88] + node _T_3152 = bits(buf_rspage_set[1], 2, 2) @[lsu_bus_buffer.scala 425:84] + node _T_3153 = bits(buf_rspage[1], 2, 2) @[lsu_bus_buffer.scala 425:103] + node _T_3154 = or(_T_3152, _T_3153) @[lsu_bus_buffer.scala 425:88] + node _T_3155 = bits(buf_rspage_set[1], 3, 3) @[lsu_bus_buffer.scala 425:84] + node _T_3156 = bits(buf_rspage[1], 3, 3) @[lsu_bus_buffer.scala 425:103] + node _T_3157 = or(_T_3155, _T_3156) @[lsu_bus_buffer.scala 425:88] + node _T_3158 = cat(_T_3157, _T_3154) @[Cat.scala 29:58] + node _T_3159 = cat(_T_3158, _T_3151) @[Cat.scala 29:58] + node _T_3160 = cat(_T_3159, _T_3148) @[Cat.scala 29:58] + node _T_3161 = bits(buf_rspage_set[2], 0, 0) @[lsu_bus_buffer.scala 425:84] + node _T_3162 = bits(buf_rspage[2], 0, 0) @[lsu_bus_buffer.scala 425:103] + node _T_3163 = or(_T_3161, _T_3162) @[lsu_bus_buffer.scala 425:88] + node _T_3164 = bits(buf_rspage_set[2], 1, 1) @[lsu_bus_buffer.scala 425:84] + node _T_3165 = bits(buf_rspage[2], 1, 1) @[lsu_bus_buffer.scala 425:103] + node _T_3166 = or(_T_3164, _T_3165) @[lsu_bus_buffer.scala 425:88] + node _T_3167 = bits(buf_rspage_set[2], 2, 2) @[lsu_bus_buffer.scala 425:84] + node _T_3168 = bits(buf_rspage[2], 2, 2) @[lsu_bus_buffer.scala 425:103] + node _T_3169 = or(_T_3167, _T_3168) @[lsu_bus_buffer.scala 425:88] + node _T_3170 = bits(buf_rspage_set[2], 3, 3) @[lsu_bus_buffer.scala 425:84] + node _T_3171 = bits(buf_rspage[2], 3, 3) @[lsu_bus_buffer.scala 425:103] + node _T_3172 = or(_T_3170, _T_3171) @[lsu_bus_buffer.scala 425:88] + node _T_3173 = cat(_T_3172, _T_3169) @[Cat.scala 29:58] + node _T_3174 = cat(_T_3173, _T_3166) @[Cat.scala 29:58] + node _T_3175 = cat(_T_3174, _T_3163) @[Cat.scala 29:58] + node _T_3176 = bits(buf_rspage_set[3], 0, 0) @[lsu_bus_buffer.scala 425:84] + node _T_3177 = bits(buf_rspage[3], 0, 0) @[lsu_bus_buffer.scala 425:103] + node _T_3178 = or(_T_3176, _T_3177) @[lsu_bus_buffer.scala 425:88] + node _T_3179 = bits(buf_rspage_set[3], 1, 1) @[lsu_bus_buffer.scala 425:84] + node _T_3180 = bits(buf_rspage[3], 1, 1) @[lsu_bus_buffer.scala 425:103] + node _T_3181 = or(_T_3179, _T_3180) @[lsu_bus_buffer.scala 425:88] + node _T_3182 = bits(buf_rspage_set[3], 2, 2) @[lsu_bus_buffer.scala 425:84] + node _T_3183 = bits(buf_rspage[3], 2, 2) @[lsu_bus_buffer.scala 425:103] + node _T_3184 = or(_T_3182, _T_3183) @[lsu_bus_buffer.scala 425:88] + node _T_3185 = bits(buf_rspage_set[3], 3, 3) @[lsu_bus_buffer.scala 425:84] + node _T_3186 = bits(buf_rspage[3], 3, 3) @[lsu_bus_buffer.scala 425:103] + node _T_3187 = or(_T_3185, _T_3186) @[lsu_bus_buffer.scala 425:88] + node _T_3188 = cat(_T_3187, _T_3184) @[Cat.scala 29:58] + node _T_3189 = cat(_T_3188, _T_3181) @[Cat.scala 29:58] + node _T_3190 = cat(_T_3189, _T_3178) @[Cat.scala 29:58] + buf_rspage_in[0] <= _T_3145 @[lsu_bus_buffer.scala 425:17] + buf_rspage_in[1] <= _T_3160 @[lsu_bus_buffer.scala 425:17] + buf_rspage_in[2] <= _T_3175 @[lsu_bus_buffer.scala 425:17] + buf_rspage_in[3] <= _T_3190 @[lsu_bus_buffer.scala 425:17] + node _T_3191 = bits(buf_rspageQ[0], 0, 0) @[lsu_bus_buffer.scala 426:78] + node _T_3192 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 426:99] + node _T_3193 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 426:125] + node _T_3194 = or(_T_3192, _T_3193) @[lsu_bus_buffer.scala 426:110] + node _T_3195 = eq(_T_3194, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:84] + node _T_3196 = and(_T_3191, _T_3195) @[lsu_bus_buffer.scala 426:82] + node _T_3197 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:138] + node _T_3198 = and(_T_3196, _T_3197) @[lsu_bus_buffer.scala 426:136] + node _T_3199 = bits(buf_rspageQ[0], 1, 1) @[lsu_bus_buffer.scala 426:78] + node _T_3200 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 426:99] + node _T_3201 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 426:125] + node _T_3202 = or(_T_3200, _T_3201) @[lsu_bus_buffer.scala 426:110] + node _T_3203 = eq(_T_3202, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:84] + node _T_3204 = and(_T_3199, _T_3203) @[lsu_bus_buffer.scala 426:82] + node _T_3205 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:138] + node _T_3206 = and(_T_3204, _T_3205) @[lsu_bus_buffer.scala 426:136] + node _T_3207 = bits(buf_rspageQ[0], 2, 2) @[lsu_bus_buffer.scala 426:78] + node _T_3208 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 426:99] + node _T_3209 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 426:125] + node _T_3210 = or(_T_3208, _T_3209) @[lsu_bus_buffer.scala 426:110] + node _T_3211 = eq(_T_3210, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:84] + node _T_3212 = and(_T_3207, _T_3211) @[lsu_bus_buffer.scala 426:82] + node _T_3213 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:138] + node _T_3214 = and(_T_3212, _T_3213) @[lsu_bus_buffer.scala 426:136] + node _T_3215 = bits(buf_rspageQ[0], 3, 3) @[lsu_bus_buffer.scala 426:78] + node _T_3216 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 426:99] + node _T_3217 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 426:125] + node _T_3218 = or(_T_3216, _T_3217) @[lsu_bus_buffer.scala 426:110] + node _T_3219 = eq(_T_3218, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:84] + node _T_3220 = and(_T_3215, _T_3219) @[lsu_bus_buffer.scala 426:82] + node _T_3221 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:138] + node _T_3222 = and(_T_3220, _T_3221) @[lsu_bus_buffer.scala 426:136] + node _T_3223 = cat(_T_3222, _T_3214) @[Cat.scala 29:58] + node _T_3224 = cat(_T_3223, _T_3206) @[Cat.scala 29:58] + node _T_3225 = cat(_T_3224, _T_3198) @[Cat.scala 29:58] + node _T_3226 = bits(buf_rspageQ[1], 0, 0) @[lsu_bus_buffer.scala 426:78] + node _T_3227 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 426:99] + node _T_3228 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 426:125] + node _T_3229 = or(_T_3227, _T_3228) @[lsu_bus_buffer.scala 426:110] + node _T_3230 = eq(_T_3229, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:84] + node _T_3231 = and(_T_3226, _T_3230) @[lsu_bus_buffer.scala 426:82] + node _T_3232 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:138] + node _T_3233 = and(_T_3231, _T_3232) @[lsu_bus_buffer.scala 426:136] + node _T_3234 = bits(buf_rspageQ[1], 1, 1) @[lsu_bus_buffer.scala 426:78] + node _T_3235 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 426:99] + node _T_3236 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 426:125] + node _T_3237 = or(_T_3235, _T_3236) @[lsu_bus_buffer.scala 426:110] + node _T_3238 = eq(_T_3237, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:84] + node _T_3239 = and(_T_3234, _T_3238) @[lsu_bus_buffer.scala 426:82] + node _T_3240 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:138] + node _T_3241 = and(_T_3239, _T_3240) @[lsu_bus_buffer.scala 426:136] + node _T_3242 = bits(buf_rspageQ[1], 2, 2) @[lsu_bus_buffer.scala 426:78] + node _T_3243 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 426:99] + node _T_3244 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 426:125] + node _T_3245 = or(_T_3243, _T_3244) @[lsu_bus_buffer.scala 426:110] + node _T_3246 = eq(_T_3245, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:84] + node _T_3247 = and(_T_3242, _T_3246) @[lsu_bus_buffer.scala 426:82] + node _T_3248 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:138] + node _T_3249 = and(_T_3247, _T_3248) @[lsu_bus_buffer.scala 426:136] + node _T_3250 = bits(buf_rspageQ[1], 3, 3) @[lsu_bus_buffer.scala 426:78] + node _T_3251 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 426:99] + node _T_3252 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 426:125] + node _T_3253 = or(_T_3251, _T_3252) @[lsu_bus_buffer.scala 426:110] + node _T_3254 = eq(_T_3253, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:84] + node _T_3255 = and(_T_3250, _T_3254) @[lsu_bus_buffer.scala 426:82] + node _T_3256 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:138] + node _T_3257 = and(_T_3255, _T_3256) @[lsu_bus_buffer.scala 426:136] + node _T_3258 = cat(_T_3257, _T_3249) @[Cat.scala 29:58] + node _T_3259 = cat(_T_3258, _T_3241) @[Cat.scala 29:58] + node _T_3260 = cat(_T_3259, _T_3233) @[Cat.scala 29:58] + node _T_3261 = bits(buf_rspageQ[2], 0, 0) @[lsu_bus_buffer.scala 426:78] + node _T_3262 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 426:99] + node _T_3263 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 426:125] + node _T_3264 = or(_T_3262, _T_3263) @[lsu_bus_buffer.scala 426:110] + node _T_3265 = eq(_T_3264, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:84] + node _T_3266 = and(_T_3261, _T_3265) @[lsu_bus_buffer.scala 426:82] + node _T_3267 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:138] + node _T_3268 = and(_T_3266, _T_3267) @[lsu_bus_buffer.scala 426:136] + node _T_3269 = bits(buf_rspageQ[2], 1, 1) @[lsu_bus_buffer.scala 426:78] + node _T_3270 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 426:99] + node _T_3271 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 426:125] + node _T_3272 = or(_T_3270, _T_3271) @[lsu_bus_buffer.scala 426:110] + node _T_3273 = eq(_T_3272, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:84] + node _T_3274 = and(_T_3269, _T_3273) @[lsu_bus_buffer.scala 426:82] + node _T_3275 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:138] + node _T_3276 = and(_T_3274, _T_3275) @[lsu_bus_buffer.scala 426:136] + node _T_3277 = bits(buf_rspageQ[2], 2, 2) @[lsu_bus_buffer.scala 426:78] + node _T_3278 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 426:99] + node _T_3279 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 426:125] + node _T_3280 = or(_T_3278, _T_3279) @[lsu_bus_buffer.scala 426:110] + node _T_3281 = eq(_T_3280, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:84] + node _T_3282 = and(_T_3277, _T_3281) @[lsu_bus_buffer.scala 426:82] + node _T_3283 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:138] + node _T_3284 = and(_T_3282, _T_3283) @[lsu_bus_buffer.scala 426:136] + node _T_3285 = bits(buf_rspageQ[2], 3, 3) @[lsu_bus_buffer.scala 426:78] + node _T_3286 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 426:99] + node _T_3287 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 426:125] + node _T_3288 = or(_T_3286, _T_3287) @[lsu_bus_buffer.scala 426:110] + node _T_3289 = eq(_T_3288, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:84] + node _T_3290 = and(_T_3285, _T_3289) @[lsu_bus_buffer.scala 426:82] + node _T_3291 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:138] + node _T_3292 = and(_T_3290, _T_3291) @[lsu_bus_buffer.scala 426:136] + node _T_3293 = cat(_T_3292, _T_3284) @[Cat.scala 29:58] + node _T_3294 = cat(_T_3293, _T_3276) @[Cat.scala 29:58] + node _T_3295 = cat(_T_3294, _T_3268) @[Cat.scala 29:58] + node _T_3296 = bits(buf_rspageQ[3], 0, 0) @[lsu_bus_buffer.scala 426:78] + node _T_3297 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 426:99] + node _T_3298 = eq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 426:125] + node _T_3299 = or(_T_3297, _T_3298) @[lsu_bus_buffer.scala 426:110] + node _T_3300 = eq(_T_3299, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:84] + node _T_3301 = and(_T_3296, _T_3300) @[lsu_bus_buffer.scala 426:82] + node _T_3302 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:138] + node _T_3303 = and(_T_3301, _T_3302) @[lsu_bus_buffer.scala 426:136] + node _T_3304 = bits(buf_rspageQ[3], 1, 1) @[lsu_bus_buffer.scala 426:78] + node _T_3305 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 426:99] + node _T_3306 = eq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 426:125] + node _T_3307 = or(_T_3305, _T_3306) @[lsu_bus_buffer.scala 426:110] + node _T_3308 = eq(_T_3307, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:84] + node _T_3309 = and(_T_3304, _T_3308) @[lsu_bus_buffer.scala 426:82] + node _T_3310 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:138] + node _T_3311 = and(_T_3309, _T_3310) @[lsu_bus_buffer.scala 426:136] + node _T_3312 = bits(buf_rspageQ[3], 2, 2) @[lsu_bus_buffer.scala 426:78] + node _T_3313 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 426:99] + node _T_3314 = eq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 426:125] + node _T_3315 = or(_T_3313, _T_3314) @[lsu_bus_buffer.scala 426:110] + node _T_3316 = eq(_T_3315, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:84] + node _T_3317 = and(_T_3312, _T_3316) @[lsu_bus_buffer.scala 426:82] + node _T_3318 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:138] + node _T_3319 = and(_T_3317, _T_3318) @[lsu_bus_buffer.scala 426:136] + node _T_3320 = bits(buf_rspageQ[3], 3, 3) @[lsu_bus_buffer.scala 426:78] + node _T_3321 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 426:99] + node _T_3322 = eq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 426:125] + node _T_3323 = or(_T_3321, _T_3322) @[lsu_bus_buffer.scala 426:110] + node _T_3324 = eq(_T_3323, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:84] + node _T_3325 = and(_T_3320, _T_3324) @[lsu_bus_buffer.scala 426:82] + node _T_3326 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 426:138] + node _T_3327 = and(_T_3325, _T_3326) @[lsu_bus_buffer.scala 426:136] + node _T_3328 = cat(_T_3327, _T_3319) @[Cat.scala 29:58] + node _T_3329 = cat(_T_3328, _T_3311) @[Cat.scala 29:58] + node _T_3330 = cat(_T_3329, _T_3303) @[Cat.scala 29:58] + buf_rspage[0] <= _T_3225 @[lsu_bus_buffer.scala 426:14] + buf_rspage[1] <= _T_3260 @[lsu_bus_buffer.scala 426:14] + buf_rspage[2] <= _T_3295 @[lsu_bus_buffer.scala 426:14] + buf_rspage[3] <= _T_3330 @[lsu_bus_buffer.scala 426:14] + node _T_3331 = eq(ibuf_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 427:75] + node _T_3332 = and(ibuf_drain_vld, _T_3331) @[lsu_bus_buffer.scala 427:63] + node _T_3333 = eq(ibuf_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 427:75] + node _T_3334 = and(ibuf_drain_vld, _T_3333) @[lsu_bus_buffer.scala 427:63] + node _T_3335 = eq(ibuf_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 427:75] + node _T_3336 = and(ibuf_drain_vld, _T_3335) @[lsu_bus_buffer.scala 427:63] + node _T_3337 = eq(ibuf_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 427:75] + node _T_3338 = and(ibuf_drain_vld, _T_3337) @[lsu_bus_buffer.scala 427:63] + node _T_3339 = cat(_T_3338, _T_3336) @[Cat.scala 29:58] + node _T_3340 = cat(_T_3339, _T_3334) @[Cat.scala 29:58] + node _T_3341 = cat(_T_3340, _T_3332) @[Cat.scala 29:58] + ibuf_drainvec_vld <= _T_3341 @[lsu_bus_buffer.scala 427:21] + node _T_3342 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 428:64] + node _T_3343 = bits(ibuf_byteen_out, 3, 0) @[lsu_bus_buffer.scala 428:84] + node _T_3344 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 429:18] + node _T_3345 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 429:46] + node _T_3346 = and(_T_3344, _T_3345) @[lsu_bus_buffer.scala 429:35] + node _T_3347 = bits(ldst_byteen_hi_r, 3, 0) @[lsu_bus_buffer.scala 429:71] + node _T_3348 = bits(ldst_byteen_lo_r, 3, 0) @[lsu_bus_buffer.scala 429:94] + node _T_3349 = mux(_T_3346, _T_3347, _T_3348) @[lsu_bus_buffer.scala 429:8] + node _T_3350 = mux(_T_3342, _T_3343, _T_3349) @[lsu_bus_buffer.scala 428:46] + node _T_3351 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 428:64] + node _T_3352 = bits(ibuf_byteen_out, 3, 0) @[lsu_bus_buffer.scala 428:84] + node _T_3353 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 429:18] + node _T_3354 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 429:46] + node _T_3355 = and(_T_3353, _T_3354) @[lsu_bus_buffer.scala 429:35] + node _T_3356 = bits(ldst_byteen_hi_r, 3, 0) @[lsu_bus_buffer.scala 429:71] + node _T_3357 = bits(ldst_byteen_lo_r, 3, 0) @[lsu_bus_buffer.scala 429:94] + node _T_3358 = mux(_T_3355, _T_3356, _T_3357) @[lsu_bus_buffer.scala 429:8] + node _T_3359 = mux(_T_3351, _T_3352, _T_3358) @[lsu_bus_buffer.scala 428:46] + node _T_3360 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 428:64] + node _T_3361 = bits(ibuf_byteen_out, 3, 0) @[lsu_bus_buffer.scala 428:84] + node _T_3362 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 429:18] + node _T_3363 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 429:46] + node _T_3364 = and(_T_3362, _T_3363) @[lsu_bus_buffer.scala 429:35] + node _T_3365 = bits(ldst_byteen_hi_r, 3, 0) @[lsu_bus_buffer.scala 429:71] + node _T_3366 = bits(ldst_byteen_lo_r, 3, 0) @[lsu_bus_buffer.scala 429:94] + node _T_3367 = mux(_T_3364, _T_3365, _T_3366) @[lsu_bus_buffer.scala 429:8] + node _T_3368 = mux(_T_3360, _T_3361, _T_3367) @[lsu_bus_buffer.scala 428:46] + node _T_3369 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 428:64] + node _T_3370 = bits(ibuf_byteen_out, 3, 0) @[lsu_bus_buffer.scala 428:84] + node _T_3371 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 429:18] + node _T_3372 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 429:46] + node _T_3373 = and(_T_3371, _T_3372) @[lsu_bus_buffer.scala 429:35] + node _T_3374 = bits(ldst_byteen_hi_r, 3, 0) @[lsu_bus_buffer.scala 429:71] + node _T_3375 = bits(ldst_byteen_lo_r, 3, 0) @[lsu_bus_buffer.scala 429:94] + node _T_3376 = mux(_T_3373, _T_3374, _T_3375) @[lsu_bus_buffer.scala 429:8] + node _T_3377 = mux(_T_3369, _T_3370, _T_3376) @[lsu_bus_buffer.scala 428:46] + buf_byteen_in[0] <= _T_3350 @[lsu_bus_buffer.scala 428:17] + buf_byteen_in[1] <= _T_3359 @[lsu_bus_buffer.scala 428:17] + buf_byteen_in[2] <= _T_3368 @[lsu_bus_buffer.scala 428:17] + buf_byteen_in[3] <= _T_3377 @[lsu_bus_buffer.scala 428:17] + node _T_3378 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 430:62] + node _T_3379 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 430:91] + node _T_3380 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 430:119] + node _T_3381 = and(_T_3379, _T_3380) @[lsu_bus_buffer.scala 430:108] + node _T_3382 = mux(_T_3381, io.end_addr_r, io.lsu_addr_r) @[lsu_bus_buffer.scala 430:81] + node _T_3383 = mux(_T_3378, ibuf_addr, _T_3382) @[lsu_bus_buffer.scala 430:44] + node _T_3384 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 430:62] + node _T_3385 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 430:91] + node _T_3386 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 430:119] + node _T_3387 = and(_T_3385, _T_3386) @[lsu_bus_buffer.scala 430:108] + node _T_3388 = mux(_T_3387, io.end_addr_r, io.lsu_addr_r) @[lsu_bus_buffer.scala 430:81] + node _T_3389 = mux(_T_3384, ibuf_addr, _T_3388) @[lsu_bus_buffer.scala 430:44] + node _T_3390 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 430:62] + node _T_3391 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 430:91] + node _T_3392 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 430:119] + node _T_3393 = and(_T_3391, _T_3392) @[lsu_bus_buffer.scala 430:108] + node _T_3394 = mux(_T_3393, io.end_addr_r, io.lsu_addr_r) @[lsu_bus_buffer.scala 430:81] + node _T_3395 = mux(_T_3390, ibuf_addr, _T_3394) @[lsu_bus_buffer.scala 430:44] + node _T_3396 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 430:62] + node _T_3397 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 430:91] + node _T_3398 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 430:119] + node _T_3399 = and(_T_3397, _T_3398) @[lsu_bus_buffer.scala 430:108] + node _T_3400 = mux(_T_3399, io.end_addr_r, io.lsu_addr_r) @[lsu_bus_buffer.scala 430:81] + node _T_3401 = mux(_T_3396, ibuf_addr, _T_3400) @[lsu_bus_buffer.scala 430:44] + buf_addr_in[0] <= _T_3383 @[lsu_bus_buffer.scala 430:15] + buf_addr_in[1] <= _T_3389 @[lsu_bus_buffer.scala 430:15] + buf_addr_in[2] <= _T_3395 @[lsu_bus_buffer.scala 430:15] + buf_addr_in[3] <= _T_3401 @[lsu_bus_buffer.scala 430:15] + node _T_3402 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 431:63] + node _T_3403 = mux(_T_3402, ibuf_dual, io.ldst_dual_r) @[lsu_bus_buffer.scala 431:45] + node _T_3404 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 431:63] + node _T_3405 = mux(_T_3404, ibuf_dual, io.ldst_dual_r) @[lsu_bus_buffer.scala 431:45] + node _T_3406 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 431:63] + node _T_3407 = mux(_T_3406, ibuf_dual, io.ldst_dual_r) @[lsu_bus_buffer.scala 431:45] + node _T_3408 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 431:63] + node _T_3409 = mux(_T_3408, ibuf_dual, io.ldst_dual_r) @[lsu_bus_buffer.scala 431:45] + node _T_3410 = cat(_T_3409, _T_3407) @[Cat.scala 29:58] + node _T_3411 = cat(_T_3410, _T_3405) @[Cat.scala 29:58] + node _T_3412 = cat(_T_3411, _T_3403) @[Cat.scala 29:58] + buf_dual_in <= _T_3412 @[lsu_bus_buffer.scala 431:15] + node _T_3413 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 432:65] + node _T_3414 = mux(_T_3413, ibuf_samedw, ldst_samedw_r) @[lsu_bus_buffer.scala 432:47] + node _T_3415 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 432:65] + node _T_3416 = mux(_T_3415, ibuf_samedw, ldst_samedw_r) @[lsu_bus_buffer.scala 432:47] + node _T_3417 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 432:65] + node _T_3418 = mux(_T_3417, ibuf_samedw, ldst_samedw_r) @[lsu_bus_buffer.scala 432:47] + node _T_3419 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 432:65] + node _T_3420 = mux(_T_3419, ibuf_samedw, ldst_samedw_r) @[lsu_bus_buffer.scala 432:47] + node _T_3421 = cat(_T_3420, _T_3418) @[Cat.scala 29:58] + node _T_3422 = cat(_T_3421, _T_3416) @[Cat.scala 29:58] + node _T_3423 = cat(_T_3422, _T_3414) @[Cat.scala 29:58] + buf_samedw_in <= _T_3423 @[lsu_bus_buffer.scala 432:17] + node _T_3424 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 433:66] + node _T_3425 = or(ibuf_nomerge, ibuf_force_drain) @[lsu_bus_buffer.scala 433:84] + node _T_3426 = mux(_T_3424, _T_3425, io.no_dword_merge_r) @[lsu_bus_buffer.scala 433:48] + node _T_3427 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 433:66] + node _T_3428 = or(ibuf_nomerge, ibuf_force_drain) @[lsu_bus_buffer.scala 433:84] + node _T_3429 = mux(_T_3427, _T_3428, io.no_dword_merge_r) @[lsu_bus_buffer.scala 433:48] + node _T_3430 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 433:66] + node _T_3431 = or(ibuf_nomerge, ibuf_force_drain) @[lsu_bus_buffer.scala 433:84] + node _T_3432 = mux(_T_3430, _T_3431, io.no_dword_merge_r) @[lsu_bus_buffer.scala 433:48] + node _T_3433 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 433:66] + node _T_3434 = or(ibuf_nomerge, ibuf_force_drain) @[lsu_bus_buffer.scala 433:84] + node _T_3435 = mux(_T_3433, _T_3434, io.no_dword_merge_r) @[lsu_bus_buffer.scala 433:48] + node _T_3436 = cat(_T_3435, _T_3432) @[Cat.scala 29:58] + node _T_3437 = cat(_T_3436, _T_3429) @[Cat.scala 29:58] + node _T_3438 = cat(_T_3437, _T_3426) @[Cat.scala 29:58] + buf_nomerge_in <= _T_3438 @[lsu_bus_buffer.scala 433:18] + node _T_3439 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 434:65] + node _T_3440 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 434:90] + node _T_3441 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 434:118] + node _T_3442 = and(_T_3440, _T_3441) @[lsu_bus_buffer.scala 434:107] + node _T_3443 = mux(_T_3439, ibuf_dual, _T_3442) @[lsu_bus_buffer.scala 434:47] + node _T_3444 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 434:65] + node _T_3445 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 434:90] + node _T_3446 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 434:118] + node _T_3447 = and(_T_3445, _T_3446) @[lsu_bus_buffer.scala 434:107] + node _T_3448 = mux(_T_3444, ibuf_dual, _T_3447) @[lsu_bus_buffer.scala 434:47] + node _T_3449 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 434:65] + node _T_3450 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 434:90] + node _T_3451 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 434:118] + node _T_3452 = and(_T_3450, _T_3451) @[lsu_bus_buffer.scala 434:107] + node _T_3453 = mux(_T_3449, ibuf_dual, _T_3452) @[lsu_bus_buffer.scala 434:47] + node _T_3454 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 434:65] + node _T_3455 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 434:90] + node _T_3456 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 434:118] + node _T_3457 = and(_T_3455, _T_3456) @[lsu_bus_buffer.scala 434:107] + node _T_3458 = mux(_T_3454, ibuf_dual, _T_3457) @[lsu_bus_buffer.scala 434:47] + node _T_3459 = cat(_T_3458, _T_3453) @[Cat.scala 29:58] + node _T_3460 = cat(_T_3459, _T_3448) @[Cat.scala 29:58] + node _T_3461 = cat(_T_3460, _T_3443) @[Cat.scala 29:58] + buf_dualhi_in <= _T_3461 @[lsu_bus_buffer.scala 434:17] + node _T_3462 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 435:65] + node _T_3463 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 435:97] + node _T_3464 = eq(WrPtr1_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 435:125] + node _T_3465 = and(_T_3463, _T_3464) @[lsu_bus_buffer.scala 435:114] + node _T_3466 = mux(_T_3465, WrPtr0_r, WrPtr1_r) @[lsu_bus_buffer.scala 435:87] + node _T_3467 = mux(_T_3462, ibuf_dualtag, _T_3466) @[lsu_bus_buffer.scala 435:47] + node _T_3468 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 435:65] + node _T_3469 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 435:97] + node _T_3470 = eq(WrPtr1_r, UInt<1>("h01")) @[lsu_bus_buffer.scala 435:125] + node _T_3471 = and(_T_3469, _T_3470) @[lsu_bus_buffer.scala 435:114] + node _T_3472 = mux(_T_3471, WrPtr0_r, WrPtr1_r) @[lsu_bus_buffer.scala 435:87] + node _T_3473 = mux(_T_3468, ibuf_dualtag, _T_3472) @[lsu_bus_buffer.scala 435:47] + node _T_3474 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 435:65] + node _T_3475 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 435:97] + node _T_3476 = eq(WrPtr1_r, UInt<2>("h02")) @[lsu_bus_buffer.scala 435:125] + node _T_3477 = and(_T_3475, _T_3476) @[lsu_bus_buffer.scala 435:114] + node _T_3478 = mux(_T_3477, WrPtr0_r, WrPtr1_r) @[lsu_bus_buffer.scala 435:87] + node _T_3479 = mux(_T_3474, ibuf_dualtag, _T_3478) @[lsu_bus_buffer.scala 435:47] + node _T_3480 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 435:65] + node _T_3481 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 435:97] + node _T_3482 = eq(WrPtr1_r, UInt<2>("h03")) @[lsu_bus_buffer.scala 435:125] + node _T_3483 = and(_T_3481, _T_3482) @[lsu_bus_buffer.scala 435:114] + node _T_3484 = mux(_T_3483, WrPtr0_r, WrPtr1_r) @[lsu_bus_buffer.scala 435:87] + node _T_3485 = mux(_T_3480, ibuf_dualtag, _T_3484) @[lsu_bus_buffer.scala 435:47] + buf_dualtag_in[0] <= _T_3467 @[lsu_bus_buffer.scala 435:18] + buf_dualtag_in[1] <= _T_3473 @[lsu_bus_buffer.scala 435:18] + buf_dualtag_in[2] <= _T_3479 @[lsu_bus_buffer.scala 435:18] + buf_dualtag_in[3] <= _T_3485 @[lsu_bus_buffer.scala 435:18] + node _T_3486 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 436:69] + node _T_3487 = mux(_T_3486, ibuf_sideeffect, io.is_sideeffects_r) @[lsu_bus_buffer.scala 436:51] + node _T_3488 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 436:69] + node _T_3489 = mux(_T_3488, ibuf_sideeffect, io.is_sideeffects_r) @[lsu_bus_buffer.scala 436:51] + node _T_3490 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 436:69] + node _T_3491 = mux(_T_3490, ibuf_sideeffect, io.is_sideeffects_r) @[lsu_bus_buffer.scala 436:51] + node _T_3492 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 436:69] + node _T_3493 = mux(_T_3492, ibuf_sideeffect, io.is_sideeffects_r) @[lsu_bus_buffer.scala 436:51] + node _T_3494 = cat(_T_3493, _T_3491) @[Cat.scala 29:58] + node _T_3495 = cat(_T_3494, _T_3489) @[Cat.scala 29:58] + node _T_3496 = cat(_T_3495, _T_3487) @[Cat.scala 29:58] + buf_sideeffect_in <= _T_3496 @[lsu_bus_buffer.scala 436:21] + node _T_3497 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 437:65] + node _T_3498 = mux(_T_3497, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[lsu_bus_buffer.scala 437:47] + node _T_3499 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 437:65] + node _T_3500 = mux(_T_3499, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[lsu_bus_buffer.scala 437:47] + node _T_3501 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 437:65] + node _T_3502 = mux(_T_3501, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[lsu_bus_buffer.scala 437:47] + node _T_3503 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 437:65] + node _T_3504 = mux(_T_3503, ibuf_unsign, io.lsu_pkt_r.bits.unsign) @[lsu_bus_buffer.scala 437:47] + node _T_3505 = cat(_T_3504, _T_3502) @[Cat.scala 29:58] + node _T_3506 = cat(_T_3505, _T_3500) @[Cat.scala 29:58] + node _T_3507 = cat(_T_3506, _T_3498) @[Cat.scala 29:58] + buf_unsign_in <= _T_3507 @[lsu_bus_buffer.scala 437:17] + node _T_3508 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 438:60] + node _T_3509 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] + node _T_3510 = mux(_T_3508, ibuf_sz, _T_3509) @[lsu_bus_buffer.scala 438:42] + node _T_3511 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 438:60] + node _T_3512 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] + node _T_3513 = mux(_T_3511, ibuf_sz, _T_3512) @[lsu_bus_buffer.scala 438:42] + node _T_3514 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 438:60] + node _T_3515 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] + node _T_3516 = mux(_T_3514, ibuf_sz, _T_3515) @[lsu_bus_buffer.scala 438:42] + node _T_3517 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 438:60] + node _T_3518 = cat(io.lsu_pkt_r.bits.word, io.lsu_pkt_r.bits.half) @[Cat.scala 29:58] + node _T_3519 = mux(_T_3517, ibuf_sz, _T_3518) @[lsu_bus_buffer.scala 438:42] + buf_sz_in[0] <= _T_3510 @[lsu_bus_buffer.scala 438:13] + buf_sz_in[1] <= _T_3513 @[lsu_bus_buffer.scala 438:13] + buf_sz_in[2] <= _T_3516 @[lsu_bus_buffer.scala 438:13] + buf_sz_in[3] <= _T_3519 @[lsu_bus_buffer.scala 438:13] + node _T_3520 = bits(ibuf_drainvec_vld, 0, 0) @[lsu_bus_buffer.scala 439:64] + node _T_3521 = mux(_T_3520, ibuf_write, io.lsu_pkt_r.bits.store) @[lsu_bus_buffer.scala 439:46] + node _T_3522 = bits(ibuf_drainvec_vld, 1, 1) @[lsu_bus_buffer.scala 439:64] + node _T_3523 = mux(_T_3522, ibuf_write, io.lsu_pkt_r.bits.store) @[lsu_bus_buffer.scala 439:46] + node _T_3524 = bits(ibuf_drainvec_vld, 2, 2) @[lsu_bus_buffer.scala 439:64] + node _T_3525 = mux(_T_3524, ibuf_write, io.lsu_pkt_r.bits.store) @[lsu_bus_buffer.scala 439:46] + node _T_3526 = bits(ibuf_drainvec_vld, 3, 3) @[lsu_bus_buffer.scala 439:64] + node _T_3527 = mux(_T_3526, ibuf_write, io.lsu_pkt_r.bits.store) @[lsu_bus_buffer.scala 439:46] + node _T_3528 = cat(_T_3527, _T_3525) @[Cat.scala 29:58] + node _T_3529 = cat(_T_3528, _T_3523) @[Cat.scala 29:58] + node _T_3530 = cat(_T_3529, _T_3521) @[Cat.scala 29:58] + buf_write_in <= _T_3530 @[lsu_bus_buffer.scala 439:16] + node _T_3531 = eq(UInt<3>("h00"), buf_state[0]) @[Conditional.scala 37:30] + when _T_3531 : @[Conditional.scala 40:58] + node _T_3532 = bits(io.lsu_bus_clk_en, 0, 0) @[lsu_bus_buffer.scala 444:56] + node _T_3533 = mux(_T_3532, UInt<3>("h02"), UInt<3>("h01")) @[lsu_bus_buffer.scala 444:31] + buf_nxtstate[0] <= _T_3533 @[lsu_bus_buffer.scala 444:25] + node _T_3534 = and(io.lsu_busreq_r, io.lsu_commit_r) @[lsu_bus_buffer.scala 445:45] + node _T_3535 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 445:77] + node _T_3536 = eq(ibuf_merge_en, UInt<1>("h00")) @[lsu_bus_buffer.scala 445:97] + node _T_3537 = and(_T_3535, _T_3536) @[lsu_bus_buffer.scala 445:95] + node _T_3538 = eq(UInt<1>("h00"), WrPtr0_r) @[lsu_bus_buffer.scala 445:117] + node _T_3539 = and(_T_3537, _T_3538) @[lsu_bus_buffer.scala 445:112] + node _T_3540 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 445:144] + node _T_3541 = eq(UInt<1>("h00"), WrPtr1_r) @[lsu_bus_buffer.scala 445:166] + node _T_3542 = and(_T_3540, _T_3541) @[lsu_bus_buffer.scala 445:161] + node _T_3543 = or(_T_3539, _T_3542) @[lsu_bus_buffer.scala 445:132] + node _T_3544 = and(_T_3534, _T_3543) @[lsu_bus_buffer.scala 445:63] + node _T_3545 = eq(UInt<1>("h00"), ibuf_tag) @[lsu_bus_buffer.scala 445:206] + node _T_3546 = and(ibuf_drain_vld, _T_3545) @[lsu_bus_buffer.scala 445:201] + node _T_3547 = or(_T_3544, _T_3546) @[lsu_bus_buffer.scala 445:183] + buf_state_en[0] <= _T_3547 @[lsu_bus_buffer.scala 445:25] + buf_wr_en[0] <= buf_state_en[0] @[lsu_bus_buffer.scala 446:22] + buf_data_en[0] <= buf_state_en[0] @[lsu_bus_buffer.scala 447:24] + node _T_3548 = eq(UInt<1>("h00"), ibuf_tag) @[lsu_bus_buffer.scala 448:52] + node _T_3549 = and(ibuf_drain_vld, _T_3548) @[lsu_bus_buffer.scala 448:47] + node _T_3550 = bits(_T_3549, 0, 0) @[lsu_bus_buffer.scala 448:73] + node _T_3551 = bits(ibuf_data_out, 31, 0) @[lsu_bus_buffer.scala 448:90] + node _T_3552 = bits(store_data_lo_r, 31, 0) @[lsu_bus_buffer.scala 448:114] + node _T_3553 = mux(_T_3550, _T_3551, _T_3552) @[lsu_bus_buffer.scala 448:30] + buf_data_in[0] <= _T_3553 @[lsu_bus_buffer.scala 448:24] + buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 449:34] + buf_rst[0] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 450:21] + skip @[Conditional.scala 40:58] + else : @[Conditional.scala 39:67] + node _T_3554 = eq(UInt<3>("h01"), buf_state[0]) @[Conditional.scala 37:30] + when _T_3554 : @[Conditional.scala 39:67] + node _T_3555 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 453:60] + node _T_3556 = mux(_T_3555, UInt<3>("h00"), UInt<3>("h02")) @[lsu_bus_buffer.scala 453:31] + buf_nxtstate[0] <= _T_3556 @[lsu_bus_buffer.scala 453:25] + node _T_3557 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 454:46] + buf_state_en[0] <= _T_3557 @[lsu_bus_buffer.scala 454:25] + buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 455:34] + buf_rst[0] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 456:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_3558 = eq(UInt<3>("h02"), buf_state[0]) @[Conditional.scala 37:30] + when _T_3558 : @[Conditional.scala 39:67] + node _T_3559 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 459:60] + node _T_3560 = and(obuf_nosend, bus_rsp_read) @[lsu_bus_buffer.scala 459:89] + node _T_3561 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 459:124] + node _T_3562 = and(_T_3560, _T_3561) @[lsu_bus_buffer.scala 459:104] + node _T_3563 = mux(_T_3562, UInt<3>("h05"), UInt<3>("h03")) @[lsu_bus_buffer.scala 459:75] + node _T_3564 = mux(_T_3559, UInt<3>("h00"), _T_3563) @[lsu_bus_buffer.scala 459:31] + buf_nxtstate[0] <= _T_3564 @[lsu_bus_buffer.scala 459:25] + node _T_3565 = eq(obuf_tag0, UInt<3>("h00")) @[lsu_bus_buffer.scala 460:48] + node _T_3566 = eq(obuf_tag1, UInt<3>("h00")) @[lsu_bus_buffer.scala 460:104] + node _T_3567 = and(obuf_merge, _T_3566) @[lsu_bus_buffer.scala 460:91] + node _T_3568 = or(_T_3565, _T_3567) @[lsu_bus_buffer.scala 460:77] + node _T_3569 = and(_T_3568, obuf_valid) @[lsu_bus_buffer.scala 460:135] + node _T_3570 = and(_T_3569, obuf_wr_enQ) @[lsu_bus_buffer.scala 460:148] + buf_cmd_state_bus_en[0] <= _T_3570 @[lsu_bus_buffer.scala 460:33] + buf_state_bus_en[0] <= buf_cmd_state_bus_en[0] @[lsu_bus_buffer.scala 461:29] + node _T_3571 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 462:49] + node _T_3572 = or(_T_3571, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 462:70] + buf_state_en[0] <= _T_3572 @[lsu_bus_buffer.scala 462:25] + buf_ldfwd_in[0] <= UInt<1>("h01") @[lsu_bus_buffer.scala 463:25] + node _T_3573 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 464:56] + node _T_3574 = eq(_T_3573, UInt<1>("h00")) @[lsu_bus_buffer.scala 464:46] + node _T_3575 = and(buf_state_en[0], _T_3574) @[lsu_bus_buffer.scala 464:44] + node _T_3576 = and(_T_3575, obuf_nosend) @[lsu_bus_buffer.scala 464:60] + node _T_3577 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 464:76] + node _T_3578 = and(_T_3576, _T_3577) @[lsu_bus_buffer.scala 464:74] + buf_ldfwd_en[0] <= _T_3578 @[lsu_bus_buffer.scala 464:25] + node _T_3579 = bits(obuf_rdrsp_tag, 1, 0) @[lsu_bus_buffer.scala 465:46] + buf_ldfwdtag_in[0] <= _T_3579 @[lsu_bus_buffer.scala 465:28] + node _T_3580 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 466:47] + node _T_3581 = and(_T_3580, obuf_nosend) @[lsu_bus_buffer.scala 466:67] + node _T_3582 = and(_T_3581, bus_rsp_read) @[lsu_bus_buffer.scala 466:81] + buf_data_en[0] <= _T_3582 @[lsu_bus_buffer.scala 466:24] + node _T_3583 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 467:48] + node _T_3584 = and(_T_3583, obuf_nosend) @[lsu_bus_buffer.scala 467:68] + node _T_3585 = and(_T_3584, bus_rsp_read_error) @[lsu_bus_buffer.scala 467:82] + buf_error_en[0] <= _T_3585 @[lsu_bus_buffer.scala 467:25] + node _T_3586 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 468:61] + node _T_3587 = bits(buf_addr[0], 2, 2) @[lsu_bus_buffer.scala 468:85] + node _T_3588 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 468:103] + node _T_3589 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 468:126] + node _T_3590 = mux(_T_3587, _T_3588, _T_3589) @[lsu_bus_buffer.scala 468:73] + node _T_3591 = mux(buf_error_en[0], _T_3586, _T_3590) @[lsu_bus_buffer.scala 468:30] + buf_data_in[0] <= _T_3591 @[lsu_bus_buffer.scala 468:24] + buf_rst[0] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 469:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_3592 = eq(UInt<3>("h03"), buf_state[0]) @[Conditional.scala 37:30] + when _T_3592 : @[Conditional.scala 39:67] + node _T_3593 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 472:69] + node _T_3594 = eq(bus_rsp_write_error, UInt<1>("h00")) @[lsu_bus_buffer.scala 472:75] + node _T_3595 = and(_T_3593, _T_3594) @[lsu_bus_buffer.scala 472:73] + node _T_3596 = or(io.dec_tlu_force_halt, _T_3595) @[lsu_bus_buffer.scala 472:57] + node _T_3597 = bits(_T_3596, 0, 0) @[lsu_bus_buffer.scala 472:104] + node _T_3598 = eq(buf_samedw[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 473:30] + node _T_3599 = and(buf_dual[0], _T_3598) @[lsu_bus_buffer.scala 473:28] + node _T_3600 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 473:57] + node _T_3601 = eq(_T_3600, UInt<1>("h00")) @[lsu_bus_buffer.scala 473:47] + node _T_3602 = and(_T_3599, _T_3601) @[lsu_bus_buffer.scala 473:45] + node _T_3603 = neq(buf_state[buf_dualtag[0]], UInt<3>("h04")) @[lsu_bus_buffer.scala 473:90] + node _T_3604 = and(_T_3602, _T_3603) @[lsu_bus_buffer.scala 473:61] + node _T_3605 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 474:27] + node _T_3606 = or(_T_3605, any_done_wait_state) @[lsu_bus_buffer.scala 474:31] + node _T_3607 = eq(buf_samedw[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 474:70] + node _T_3608 = and(buf_dual[0], _T_3607) @[lsu_bus_buffer.scala 474:68] + node _T_3609 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 474:97] + node _T_3610 = eq(_T_3609, UInt<1>("h00")) @[lsu_bus_buffer.scala 474:87] + node _T_3611 = and(_T_3608, _T_3610) @[lsu_bus_buffer.scala 474:85] + node _T_3612 = eq(buf_dualtag[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_3613 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_3614 = eq(buf_dualtag[0], UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_3615 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_3616 = eq(buf_dualtag[0], UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_3617 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_3618 = eq(buf_dualtag[0], UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_3619 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_3620 = mux(_T_3612, _T_3613, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3621 = mux(_T_3614, _T_3615, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3622 = mux(_T_3616, _T_3617, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3623 = mux(_T_3618, _T_3619, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3624 = or(_T_3620, _T_3621) @[Mux.scala 27:72] + node _T_3625 = or(_T_3624, _T_3622) @[Mux.scala 27:72] + node _T_3626 = or(_T_3625, _T_3623) @[Mux.scala 27:72] + wire _T_3627 : UInt<1> @[Mux.scala 27:72] + _T_3627 <= _T_3626 @[Mux.scala 27:72] + node _T_3628 = and(_T_3611, _T_3627) @[lsu_bus_buffer.scala 474:101] + node _T_3629 = eq(buf_state[buf_dualtag[0]], UInt<3>("h04")) @[lsu_bus_buffer.scala 474:167] + node _T_3630 = and(_T_3628, _T_3629) @[lsu_bus_buffer.scala 474:138] + node _T_3631 = and(_T_3630, any_done_wait_state) @[lsu_bus_buffer.scala 474:187] + node _T_3632 = or(_T_3606, _T_3631) @[lsu_bus_buffer.scala 474:53] + node _T_3633 = mux(_T_3632, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 474:16] + node _T_3634 = mux(_T_3604, UInt<3>("h04"), _T_3633) @[lsu_bus_buffer.scala 473:14] + node _T_3635 = mux(_T_3597, UInt<3>("h00"), _T_3634) @[lsu_bus_buffer.scala 472:33] + buf_nxtstate[0] <= _T_3635 @[lsu_bus_buffer.scala 472:27] + node _T_3636 = eq(bus_rsp_write_tag, UInt<3>("h00")) @[lsu_bus_buffer.scala 475:73] + node _T_3637 = and(bus_rsp_write, _T_3636) @[lsu_bus_buffer.scala 475:52] + node _T_3638 = eq(bus_rsp_read_tag, UInt<3>("h00")) @[lsu_bus_buffer.scala 476:46] + node _T_3639 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 477:23] + node _T_3640 = eq(bus_rsp_read_tag, buf_ldfwdtag[0]) @[lsu_bus_buffer.scala 477:47] + node _T_3641 = and(_T_3639, _T_3640) @[lsu_bus_buffer.scala 477:27] + node _T_3642 = or(_T_3638, _T_3641) @[lsu_bus_buffer.scala 476:77] + node _T_3643 = and(buf_dual[0], buf_dualhi[0]) @[lsu_bus_buffer.scala 478:26] + node _T_3644 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 478:54] + node _T_3645 = not(_T_3644) @[lsu_bus_buffer.scala 478:44] + node _T_3646 = and(_T_3643, _T_3645) @[lsu_bus_buffer.scala 478:42] + node _T_3647 = and(_T_3646, buf_samedw[0]) @[lsu_bus_buffer.scala 478:58] + node _T_3648 = eq(bus_rsp_read_tag, buf_dualtag[0]) @[lsu_bus_buffer.scala 478:94] + node _T_3649 = and(_T_3647, _T_3648) @[lsu_bus_buffer.scala 478:74] + node _T_3650 = or(_T_3642, _T_3649) @[lsu_bus_buffer.scala 477:71] + node _T_3651 = and(bus_rsp_read, _T_3650) @[lsu_bus_buffer.scala 476:25] + node _T_3652 = or(_T_3637, _T_3651) @[lsu_bus_buffer.scala 475:105] + buf_resp_state_bus_en[0] <= _T_3652 @[lsu_bus_buffer.scala 475:34] + buf_state_bus_en[0] <= buf_resp_state_bus_en[0] @[lsu_bus_buffer.scala 479:29] + node _T_3653 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 480:49] + node _T_3654 = or(_T_3653, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 480:70] + buf_state_en[0] <= _T_3654 @[lsu_bus_buffer.scala 480:25] + node _T_3655 = and(buf_state_bus_en[0], bus_rsp_read) @[lsu_bus_buffer.scala 481:47] + node _T_3656 = and(_T_3655, io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 481:62] + buf_data_en[0] <= _T_3656 @[lsu_bus_buffer.scala 481:24] + node _T_3657 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 482:48] + node _T_3658 = eq(bus_rsp_read_tag, UInt<3>("h00")) @[lsu_bus_buffer.scala 482:111] + node _T_3659 = and(bus_rsp_read_error, _T_3658) @[lsu_bus_buffer.scala 482:91] + node _T_3660 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 483:42] + node _T_3661 = and(bus_rsp_read_error, _T_3660) @[lsu_bus_buffer.scala 483:31] + node _T_3662 = eq(bus_rsp_read_tag, buf_ldfwdtag[0]) @[lsu_bus_buffer.scala 483:66] + node _T_3663 = and(_T_3661, _T_3662) @[lsu_bus_buffer.scala 483:46] + node _T_3664 = or(_T_3659, _T_3663) @[lsu_bus_buffer.scala 482:143] + node _T_3665 = eq(bus_rsp_write_tag, UInt<3>("h00")) @[lsu_bus_buffer.scala 484:54] + node _T_3666 = and(bus_rsp_write_error, _T_3665) @[lsu_bus_buffer.scala 484:33] + node _T_3667 = or(_T_3664, _T_3666) @[lsu_bus_buffer.scala 483:88] + node _T_3668 = and(_T_3657, _T_3667) @[lsu_bus_buffer.scala 482:68] + buf_error_en[0] <= _T_3668 @[lsu_bus_buffer.scala 482:25] + node _T_3669 = eq(buf_error_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 485:50] + node _T_3670 = and(buf_state_en[0], _T_3669) @[lsu_bus_buffer.scala 485:48] + node _T_3671 = bits(buf_addr[0], 2, 2) @[lsu_bus_buffer.scala 485:84] + node _T_3672 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 485:102] + node _T_3673 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 485:125] + node _T_3674 = mux(_T_3671, _T_3672, _T_3673) @[lsu_bus_buffer.scala 485:72] + node _T_3675 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 485:148] + node _T_3676 = mux(_T_3670, _T_3674, _T_3675) @[lsu_bus_buffer.scala 485:30] + buf_data_in[0] <= _T_3676 @[lsu_bus_buffer.scala 485:24] + buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 486:34] + buf_rst[0] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 487:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_3677 = eq(UInt<3>("h04"), buf_state[0]) @[Conditional.scala 37:30] + when _T_3677 : @[Conditional.scala 39:67] + node _T_3678 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 490:60] + node _T_3679 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 490:86] + node _T_3680 = dshr(buf_ldfwd, buf_dualtag[0]) @[lsu_bus_buffer.scala 490:101] + node _T_3681 = bits(_T_3680, 0, 0) @[lsu_bus_buffer.scala 490:101] + node _T_3682 = or(_T_3679, _T_3681) @[lsu_bus_buffer.scala 490:90] + node _T_3683 = or(_T_3682, any_done_wait_state) @[lsu_bus_buffer.scala 490:118] + node _T_3684 = mux(_T_3683, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 490:75] + node _T_3685 = mux(_T_3678, UInt<3>("h00"), _T_3684) @[lsu_bus_buffer.scala 490:31] + buf_nxtstate[0] <= _T_3685 @[lsu_bus_buffer.scala 490:25] + node _T_3686 = eq(bus_rsp_read_tag, buf_dualtag[0]) @[lsu_bus_buffer.scala 491:66] + node _T_3687 = dshr(buf_ldfwd, buf_dualtag[0]) @[lsu_bus_buffer.scala 492:21] + node _T_3688 = bits(_T_3687, 0, 0) @[lsu_bus_buffer.scala 492:21] + node _T_3689 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[0]]) @[lsu_bus_buffer.scala 492:58] + node _T_3690 = and(_T_3688, _T_3689) @[lsu_bus_buffer.scala 492:38] + node _T_3691 = or(_T_3686, _T_3690) @[lsu_bus_buffer.scala 491:95] + node _T_3692 = and(bus_rsp_read, _T_3691) @[lsu_bus_buffer.scala 491:45] + buf_state_bus_en[0] <= _T_3692 @[lsu_bus_buffer.scala 491:29] + node _T_3693 = and(buf_state_bus_en[0], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 493:49] + node _T_3694 = or(_T_3693, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 493:70] + buf_state_en[0] <= _T_3694 @[lsu_bus_buffer.scala 493:25] + buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 494:34] + buf_rst[0] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 495:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_3695 = eq(UInt<3>("h05"), buf_state[0]) @[Conditional.scala 37:30] + when _T_3695 : @[Conditional.scala 39:67] + node _T_3696 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 498:60] + node _T_3697 = mux(_T_3696, UInt<3>("h00"), UInt<3>("h06")) @[lsu_bus_buffer.scala 498:31] + buf_nxtstate[0] <= _T_3697 @[lsu_bus_buffer.scala 498:25] + node _T_3698 = eq(RspPtr, UInt<2>("h00")) @[lsu_bus_buffer.scala 499:37] + node _T_3699 = eq(buf_dualtag[0], RspPtr) @[lsu_bus_buffer.scala 499:98] + node _T_3700 = and(buf_dual[0], _T_3699) @[lsu_bus_buffer.scala 499:80] + node _T_3701 = or(_T_3698, _T_3700) @[lsu_bus_buffer.scala 499:65] + node _T_3702 = or(_T_3701, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 499:112] + buf_state_en[0] <= _T_3702 @[lsu_bus_buffer.scala 499:25] + buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 500:34] + buf_rst[0] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 501:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_3703 = eq(UInt<3>("h06"), buf_state[0]) @[Conditional.scala 37:30] + when _T_3703 : @[Conditional.scala 39:67] + buf_nxtstate[0] <= UInt<3>("h00") @[lsu_bus_buffer.scala 504:25] + buf_rst[0] <= UInt<1>("h01") @[lsu_bus_buffer.scala 505:20] + buf_state_en[0] <= UInt<1>("h01") @[lsu_bus_buffer.scala 506:25] + buf_ldfwd_in[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 507:25] + buf_ldfwd_en[0] <= buf_state_en[0] @[lsu_bus_buffer.scala 508:25] + buf_cmd_state_bus_en[0] <= UInt<1>("h00") @[lsu_bus_buffer.scala 509:34] + skip @[Conditional.scala 39:67] + node _T_3704 = bits(buf_state_en[0], 0, 0) @[lsu_bus_buffer.scala 512:108] + reg _T_3705 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3704 : @[Reg.scala 28:19] + _T_3705 <= buf_nxtstate[0] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_state[0] <= _T_3705 @[lsu_bus_buffer.scala 512:18] + reg _T_3706 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 513:60] + _T_3706 <= buf_age_in_0 @[lsu_bus_buffer.scala 513:60] + buf_ageQ[0] <= _T_3706 @[lsu_bus_buffer.scala 513:17] + reg _T_3707 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 514:63] + _T_3707 <= buf_rspage_in[0] @[lsu_bus_buffer.scala 514:63] + buf_rspageQ[0] <= _T_3707 @[lsu_bus_buffer.scala 514:20] + node _T_3708 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 515:109] + reg _T_3709 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3708 : @[Reg.scala 28:19] + _T_3709 <= buf_dualtag_in[0] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_dualtag[0] <= _T_3709 @[lsu_bus_buffer.scala 515:20] + node _T_3710 = bits(buf_dual_in, 0, 0) @[lsu_bus_buffer.scala 516:74] + node _T_3711 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 516:107] + reg _T_3712 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3711 : @[Reg.scala 28:19] + _T_3712 <= _T_3710 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_dual[0] <= _T_3712 @[lsu_bus_buffer.scala 516:17] + node _T_3713 = bits(buf_samedw_in, 0, 0) @[lsu_bus_buffer.scala 517:78] + node _T_3714 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 517:111] + reg _T_3715 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3714 : @[Reg.scala 28:19] + _T_3715 <= _T_3713 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_samedw[0] <= _T_3715 @[lsu_bus_buffer.scala 517:19] + node _T_3716 = bits(buf_nomerge_in, 0, 0) @[lsu_bus_buffer.scala 518:80] + node _T_3717 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 518:113] + reg _T_3718 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3717 : @[Reg.scala 28:19] + _T_3718 <= _T_3716 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_nomerge[0] <= _T_3718 @[lsu_bus_buffer.scala 518:20] + node _T_3719 = bits(buf_dualhi_in, 0, 0) @[lsu_bus_buffer.scala 519:78] + node _T_3720 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 519:111] + reg _T_3721 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3720 : @[Reg.scala 28:19] + _T_3721 <= _T_3719 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_dualhi[0] <= _T_3721 @[lsu_bus_buffer.scala 519:19] + node _T_3722 = eq(UInt<3>("h00"), buf_state[1]) @[Conditional.scala 37:30] + when _T_3722 : @[Conditional.scala 40:58] + node _T_3723 = bits(io.lsu_bus_clk_en, 0, 0) @[lsu_bus_buffer.scala 444:56] + node _T_3724 = mux(_T_3723, UInt<3>("h02"), UInt<3>("h01")) @[lsu_bus_buffer.scala 444:31] + buf_nxtstate[1] <= _T_3724 @[lsu_bus_buffer.scala 444:25] + node _T_3725 = and(io.lsu_busreq_r, io.lsu_commit_r) @[lsu_bus_buffer.scala 445:45] + node _T_3726 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 445:77] + node _T_3727 = eq(ibuf_merge_en, UInt<1>("h00")) @[lsu_bus_buffer.scala 445:97] + node _T_3728 = and(_T_3726, _T_3727) @[lsu_bus_buffer.scala 445:95] + node _T_3729 = eq(UInt<1>("h01"), WrPtr0_r) @[lsu_bus_buffer.scala 445:117] + node _T_3730 = and(_T_3728, _T_3729) @[lsu_bus_buffer.scala 445:112] + node _T_3731 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 445:144] + node _T_3732 = eq(UInt<1>("h01"), WrPtr1_r) @[lsu_bus_buffer.scala 445:166] + node _T_3733 = and(_T_3731, _T_3732) @[lsu_bus_buffer.scala 445:161] + node _T_3734 = or(_T_3730, _T_3733) @[lsu_bus_buffer.scala 445:132] + node _T_3735 = and(_T_3725, _T_3734) @[lsu_bus_buffer.scala 445:63] + node _T_3736 = eq(UInt<1>("h01"), ibuf_tag) @[lsu_bus_buffer.scala 445:206] + node _T_3737 = and(ibuf_drain_vld, _T_3736) @[lsu_bus_buffer.scala 445:201] + node _T_3738 = or(_T_3735, _T_3737) @[lsu_bus_buffer.scala 445:183] + buf_state_en[1] <= _T_3738 @[lsu_bus_buffer.scala 445:25] + buf_wr_en[1] <= buf_state_en[1] @[lsu_bus_buffer.scala 446:22] + buf_data_en[1] <= buf_state_en[1] @[lsu_bus_buffer.scala 447:24] + node _T_3739 = eq(UInt<1>("h01"), ibuf_tag) @[lsu_bus_buffer.scala 448:52] + node _T_3740 = and(ibuf_drain_vld, _T_3739) @[lsu_bus_buffer.scala 448:47] + node _T_3741 = bits(_T_3740, 0, 0) @[lsu_bus_buffer.scala 448:73] + node _T_3742 = bits(ibuf_data_out, 31, 0) @[lsu_bus_buffer.scala 448:90] + node _T_3743 = bits(store_data_lo_r, 31, 0) @[lsu_bus_buffer.scala 448:114] + node _T_3744 = mux(_T_3741, _T_3742, _T_3743) @[lsu_bus_buffer.scala 448:30] + buf_data_in[1] <= _T_3744 @[lsu_bus_buffer.scala 448:24] + buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 449:34] + buf_rst[1] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 450:21] + skip @[Conditional.scala 40:58] + else : @[Conditional.scala 39:67] + node _T_3745 = eq(UInt<3>("h01"), buf_state[1]) @[Conditional.scala 37:30] + when _T_3745 : @[Conditional.scala 39:67] + node _T_3746 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 453:60] + node _T_3747 = mux(_T_3746, UInt<3>("h00"), UInt<3>("h02")) @[lsu_bus_buffer.scala 453:31] + buf_nxtstate[1] <= _T_3747 @[lsu_bus_buffer.scala 453:25] + node _T_3748 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 454:46] + buf_state_en[1] <= _T_3748 @[lsu_bus_buffer.scala 454:25] + buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 455:34] + buf_rst[1] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 456:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_3749 = eq(UInt<3>("h02"), buf_state[1]) @[Conditional.scala 37:30] + when _T_3749 : @[Conditional.scala 39:67] + node _T_3750 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 459:60] + node _T_3751 = and(obuf_nosend, bus_rsp_read) @[lsu_bus_buffer.scala 459:89] + node _T_3752 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 459:124] + node _T_3753 = and(_T_3751, _T_3752) @[lsu_bus_buffer.scala 459:104] + node _T_3754 = mux(_T_3753, UInt<3>("h05"), UInt<3>("h03")) @[lsu_bus_buffer.scala 459:75] + node _T_3755 = mux(_T_3750, UInt<3>("h00"), _T_3754) @[lsu_bus_buffer.scala 459:31] + buf_nxtstate[1] <= _T_3755 @[lsu_bus_buffer.scala 459:25] + node _T_3756 = eq(obuf_tag0, UInt<3>("h01")) @[lsu_bus_buffer.scala 460:48] + node _T_3757 = eq(obuf_tag1, UInt<3>("h01")) @[lsu_bus_buffer.scala 460:104] + node _T_3758 = and(obuf_merge, _T_3757) @[lsu_bus_buffer.scala 460:91] + node _T_3759 = or(_T_3756, _T_3758) @[lsu_bus_buffer.scala 460:77] + node _T_3760 = and(_T_3759, obuf_valid) @[lsu_bus_buffer.scala 460:135] + node _T_3761 = and(_T_3760, obuf_wr_enQ) @[lsu_bus_buffer.scala 460:148] + buf_cmd_state_bus_en[1] <= _T_3761 @[lsu_bus_buffer.scala 460:33] + buf_state_bus_en[1] <= buf_cmd_state_bus_en[1] @[lsu_bus_buffer.scala 461:29] + node _T_3762 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 462:49] + node _T_3763 = or(_T_3762, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 462:70] + buf_state_en[1] <= _T_3763 @[lsu_bus_buffer.scala 462:25] + buf_ldfwd_in[1] <= UInt<1>("h01") @[lsu_bus_buffer.scala 463:25] + node _T_3764 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 464:56] + node _T_3765 = eq(_T_3764, UInt<1>("h00")) @[lsu_bus_buffer.scala 464:46] + node _T_3766 = and(buf_state_en[1], _T_3765) @[lsu_bus_buffer.scala 464:44] + node _T_3767 = and(_T_3766, obuf_nosend) @[lsu_bus_buffer.scala 464:60] + node _T_3768 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 464:76] + node _T_3769 = and(_T_3767, _T_3768) @[lsu_bus_buffer.scala 464:74] + buf_ldfwd_en[1] <= _T_3769 @[lsu_bus_buffer.scala 464:25] + node _T_3770 = bits(obuf_rdrsp_tag, 1, 0) @[lsu_bus_buffer.scala 465:46] + buf_ldfwdtag_in[1] <= _T_3770 @[lsu_bus_buffer.scala 465:28] + node _T_3771 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 466:47] + node _T_3772 = and(_T_3771, obuf_nosend) @[lsu_bus_buffer.scala 466:67] + node _T_3773 = and(_T_3772, bus_rsp_read) @[lsu_bus_buffer.scala 466:81] + buf_data_en[1] <= _T_3773 @[lsu_bus_buffer.scala 466:24] + node _T_3774 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 467:48] + node _T_3775 = and(_T_3774, obuf_nosend) @[lsu_bus_buffer.scala 467:68] + node _T_3776 = and(_T_3775, bus_rsp_read_error) @[lsu_bus_buffer.scala 467:82] + buf_error_en[1] <= _T_3776 @[lsu_bus_buffer.scala 467:25] + node _T_3777 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 468:61] + node _T_3778 = bits(buf_addr[1], 2, 2) @[lsu_bus_buffer.scala 468:85] + node _T_3779 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 468:103] + node _T_3780 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 468:126] + node _T_3781 = mux(_T_3778, _T_3779, _T_3780) @[lsu_bus_buffer.scala 468:73] + node _T_3782 = mux(buf_error_en[1], _T_3777, _T_3781) @[lsu_bus_buffer.scala 468:30] + buf_data_in[1] <= _T_3782 @[lsu_bus_buffer.scala 468:24] + buf_rst[1] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 469:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_3783 = eq(UInt<3>("h03"), buf_state[1]) @[Conditional.scala 37:30] + when _T_3783 : @[Conditional.scala 39:67] + node _T_3784 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 472:69] + node _T_3785 = eq(bus_rsp_write_error, UInt<1>("h00")) @[lsu_bus_buffer.scala 472:75] + node _T_3786 = and(_T_3784, _T_3785) @[lsu_bus_buffer.scala 472:73] + node _T_3787 = or(io.dec_tlu_force_halt, _T_3786) @[lsu_bus_buffer.scala 472:57] + node _T_3788 = bits(_T_3787, 0, 0) @[lsu_bus_buffer.scala 472:104] + node _T_3789 = eq(buf_samedw[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 473:30] + node _T_3790 = and(buf_dual[1], _T_3789) @[lsu_bus_buffer.scala 473:28] + node _T_3791 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 473:57] + node _T_3792 = eq(_T_3791, UInt<1>("h00")) @[lsu_bus_buffer.scala 473:47] + node _T_3793 = and(_T_3790, _T_3792) @[lsu_bus_buffer.scala 473:45] + node _T_3794 = neq(buf_state[buf_dualtag[1]], UInt<3>("h04")) @[lsu_bus_buffer.scala 473:90] + node _T_3795 = and(_T_3793, _T_3794) @[lsu_bus_buffer.scala 473:61] + node _T_3796 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 474:27] + node _T_3797 = or(_T_3796, any_done_wait_state) @[lsu_bus_buffer.scala 474:31] + node _T_3798 = eq(buf_samedw[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 474:70] + node _T_3799 = and(buf_dual[1], _T_3798) @[lsu_bus_buffer.scala 474:68] + node _T_3800 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 474:97] + node _T_3801 = eq(_T_3800, UInt<1>("h00")) @[lsu_bus_buffer.scala 474:87] + node _T_3802 = and(_T_3799, _T_3801) @[lsu_bus_buffer.scala 474:85] + node _T_3803 = eq(buf_dualtag[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_3804 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_3805 = eq(buf_dualtag[1], UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_3806 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_3807 = eq(buf_dualtag[1], UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_3808 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_3809 = eq(buf_dualtag[1], UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_3810 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_3811 = mux(_T_3803, _T_3804, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3812 = mux(_T_3805, _T_3806, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3813 = mux(_T_3807, _T_3808, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3814 = mux(_T_3809, _T_3810, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_3815 = or(_T_3811, _T_3812) @[Mux.scala 27:72] + node _T_3816 = or(_T_3815, _T_3813) @[Mux.scala 27:72] + node _T_3817 = or(_T_3816, _T_3814) @[Mux.scala 27:72] + wire _T_3818 : UInt<1> @[Mux.scala 27:72] + _T_3818 <= _T_3817 @[Mux.scala 27:72] + node _T_3819 = and(_T_3802, _T_3818) @[lsu_bus_buffer.scala 474:101] + node _T_3820 = eq(buf_state[buf_dualtag[1]], UInt<3>("h04")) @[lsu_bus_buffer.scala 474:167] + node _T_3821 = and(_T_3819, _T_3820) @[lsu_bus_buffer.scala 474:138] + node _T_3822 = and(_T_3821, any_done_wait_state) @[lsu_bus_buffer.scala 474:187] + node _T_3823 = or(_T_3797, _T_3822) @[lsu_bus_buffer.scala 474:53] + node _T_3824 = mux(_T_3823, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 474:16] + node _T_3825 = mux(_T_3795, UInt<3>("h04"), _T_3824) @[lsu_bus_buffer.scala 473:14] + node _T_3826 = mux(_T_3788, UInt<3>("h00"), _T_3825) @[lsu_bus_buffer.scala 472:33] + buf_nxtstate[1] <= _T_3826 @[lsu_bus_buffer.scala 472:27] + node _T_3827 = eq(bus_rsp_write_tag, UInt<3>("h01")) @[lsu_bus_buffer.scala 475:73] + node _T_3828 = and(bus_rsp_write, _T_3827) @[lsu_bus_buffer.scala 475:52] + node _T_3829 = eq(bus_rsp_read_tag, UInt<3>("h01")) @[lsu_bus_buffer.scala 476:46] + node _T_3830 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 477:23] + node _T_3831 = eq(bus_rsp_read_tag, buf_ldfwdtag[1]) @[lsu_bus_buffer.scala 477:47] + node _T_3832 = and(_T_3830, _T_3831) @[lsu_bus_buffer.scala 477:27] + node _T_3833 = or(_T_3829, _T_3832) @[lsu_bus_buffer.scala 476:77] + node _T_3834 = and(buf_dual[1], buf_dualhi[1]) @[lsu_bus_buffer.scala 478:26] + node _T_3835 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 478:54] + node _T_3836 = not(_T_3835) @[lsu_bus_buffer.scala 478:44] + node _T_3837 = and(_T_3834, _T_3836) @[lsu_bus_buffer.scala 478:42] + node _T_3838 = and(_T_3837, buf_samedw[1]) @[lsu_bus_buffer.scala 478:58] + node _T_3839 = eq(bus_rsp_read_tag, buf_dualtag[1]) @[lsu_bus_buffer.scala 478:94] + node _T_3840 = and(_T_3838, _T_3839) @[lsu_bus_buffer.scala 478:74] + node _T_3841 = or(_T_3833, _T_3840) @[lsu_bus_buffer.scala 477:71] + node _T_3842 = and(bus_rsp_read, _T_3841) @[lsu_bus_buffer.scala 476:25] + node _T_3843 = or(_T_3828, _T_3842) @[lsu_bus_buffer.scala 475:105] + buf_resp_state_bus_en[1] <= _T_3843 @[lsu_bus_buffer.scala 475:34] + buf_state_bus_en[1] <= buf_resp_state_bus_en[1] @[lsu_bus_buffer.scala 479:29] + node _T_3844 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 480:49] + node _T_3845 = or(_T_3844, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 480:70] + buf_state_en[1] <= _T_3845 @[lsu_bus_buffer.scala 480:25] + node _T_3846 = and(buf_state_bus_en[1], bus_rsp_read) @[lsu_bus_buffer.scala 481:47] + node _T_3847 = and(_T_3846, io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 481:62] + buf_data_en[1] <= _T_3847 @[lsu_bus_buffer.scala 481:24] + node _T_3848 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 482:48] + node _T_3849 = eq(bus_rsp_read_tag, UInt<3>("h01")) @[lsu_bus_buffer.scala 482:111] + node _T_3850 = and(bus_rsp_read_error, _T_3849) @[lsu_bus_buffer.scala 482:91] + node _T_3851 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 483:42] + node _T_3852 = and(bus_rsp_read_error, _T_3851) @[lsu_bus_buffer.scala 483:31] + node _T_3853 = eq(bus_rsp_read_tag, buf_ldfwdtag[1]) @[lsu_bus_buffer.scala 483:66] + node _T_3854 = and(_T_3852, _T_3853) @[lsu_bus_buffer.scala 483:46] + node _T_3855 = or(_T_3850, _T_3854) @[lsu_bus_buffer.scala 482:143] + node _T_3856 = eq(bus_rsp_write_tag, UInt<3>("h01")) @[lsu_bus_buffer.scala 484:54] + node _T_3857 = and(bus_rsp_write_error, _T_3856) @[lsu_bus_buffer.scala 484:33] + node _T_3858 = or(_T_3855, _T_3857) @[lsu_bus_buffer.scala 483:88] + node _T_3859 = and(_T_3848, _T_3858) @[lsu_bus_buffer.scala 482:68] + buf_error_en[1] <= _T_3859 @[lsu_bus_buffer.scala 482:25] + node _T_3860 = eq(buf_error_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 485:50] + node _T_3861 = and(buf_state_en[1], _T_3860) @[lsu_bus_buffer.scala 485:48] + node _T_3862 = bits(buf_addr[1], 2, 2) @[lsu_bus_buffer.scala 485:84] + node _T_3863 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 485:102] + node _T_3864 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 485:125] + node _T_3865 = mux(_T_3862, _T_3863, _T_3864) @[lsu_bus_buffer.scala 485:72] + node _T_3866 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 485:148] + node _T_3867 = mux(_T_3861, _T_3865, _T_3866) @[lsu_bus_buffer.scala 485:30] + buf_data_in[1] <= _T_3867 @[lsu_bus_buffer.scala 485:24] + buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 486:34] + buf_rst[1] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 487:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_3868 = eq(UInt<3>("h04"), buf_state[1]) @[Conditional.scala 37:30] + when _T_3868 : @[Conditional.scala 39:67] + node _T_3869 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 490:60] + node _T_3870 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 490:86] + node _T_3871 = dshr(buf_ldfwd, buf_dualtag[1]) @[lsu_bus_buffer.scala 490:101] + node _T_3872 = bits(_T_3871, 0, 0) @[lsu_bus_buffer.scala 490:101] + node _T_3873 = or(_T_3870, _T_3872) @[lsu_bus_buffer.scala 490:90] + node _T_3874 = or(_T_3873, any_done_wait_state) @[lsu_bus_buffer.scala 490:118] + node _T_3875 = mux(_T_3874, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 490:75] + node _T_3876 = mux(_T_3869, UInt<3>("h00"), _T_3875) @[lsu_bus_buffer.scala 490:31] + buf_nxtstate[1] <= _T_3876 @[lsu_bus_buffer.scala 490:25] + node _T_3877 = eq(bus_rsp_read_tag, buf_dualtag[1]) @[lsu_bus_buffer.scala 491:66] + node _T_3878 = dshr(buf_ldfwd, buf_dualtag[1]) @[lsu_bus_buffer.scala 492:21] + node _T_3879 = bits(_T_3878, 0, 0) @[lsu_bus_buffer.scala 492:21] + node _T_3880 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[1]]) @[lsu_bus_buffer.scala 492:58] + node _T_3881 = and(_T_3879, _T_3880) @[lsu_bus_buffer.scala 492:38] + node _T_3882 = or(_T_3877, _T_3881) @[lsu_bus_buffer.scala 491:95] + node _T_3883 = and(bus_rsp_read, _T_3882) @[lsu_bus_buffer.scala 491:45] + buf_state_bus_en[1] <= _T_3883 @[lsu_bus_buffer.scala 491:29] + node _T_3884 = and(buf_state_bus_en[1], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 493:49] + node _T_3885 = or(_T_3884, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 493:70] + buf_state_en[1] <= _T_3885 @[lsu_bus_buffer.scala 493:25] + buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 494:34] + buf_rst[1] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 495:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_3886 = eq(UInt<3>("h05"), buf_state[1]) @[Conditional.scala 37:30] + when _T_3886 : @[Conditional.scala 39:67] + node _T_3887 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 498:60] + node _T_3888 = mux(_T_3887, UInt<3>("h00"), UInt<3>("h06")) @[lsu_bus_buffer.scala 498:31] + buf_nxtstate[1] <= _T_3888 @[lsu_bus_buffer.scala 498:25] + node _T_3889 = eq(RspPtr, UInt<2>("h01")) @[lsu_bus_buffer.scala 499:37] + node _T_3890 = eq(buf_dualtag[1], RspPtr) @[lsu_bus_buffer.scala 499:98] + node _T_3891 = and(buf_dual[1], _T_3890) @[lsu_bus_buffer.scala 499:80] + node _T_3892 = or(_T_3889, _T_3891) @[lsu_bus_buffer.scala 499:65] + node _T_3893 = or(_T_3892, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 499:112] + buf_state_en[1] <= _T_3893 @[lsu_bus_buffer.scala 499:25] + buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 500:34] + buf_rst[1] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 501:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_3894 = eq(UInt<3>("h06"), buf_state[1]) @[Conditional.scala 37:30] + when _T_3894 : @[Conditional.scala 39:67] + buf_nxtstate[1] <= UInt<3>("h00") @[lsu_bus_buffer.scala 504:25] + buf_rst[1] <= UInt<1>("h01") @[lsu_bus_buffer.scala 505:20] + buf_state_en[1] <= UInt<1>("h01") @[lsu_bus_buffer.scala 506:25] + buf_ldfwd_in[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 507:25] + buf_ldfwd_en[1] <= buf_state_en[1] @[lsu_bus_buffer.scala 508:25] + buf_cmd_state_bus_en[1] <= UInt<1>("h00") @[lsu_bus_buffer.scala 509:34] + skip @[Conditional.scala 39:67] + node _T_3895 = bits(buf_state_en[1], 0, 0) @[lsu_bus_buffer.scala 512:108] + reg _T_3896 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3895 : @[Reg.scala 28:19] + _T_3896 <= buf_nxtstate[1] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_state[1] <= _T_3896 @[lsu_bus_buffer.scala 512:18] + reg _T_3897 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 513:60] + _T_3897 <= buf_age_in_1 @[lsu_bus_buffer.scala 513:60] + buf_ageQ[1] <= _T_3897 @[lsu_bus_buffer.scala 513:17] + reg _T_3898 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 514:63] + _T_3898 <= buf_rspage_in[1] @[lsu_bus_buffer.scala 514:63] + buf_rspageQ[1] <= _T_3898 @[lsu_bus_buffer.scala 514:20] + node _T_3899 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 515:109] + reg _T_3900 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3899 : @[Reg.scala 28:19] + _T_3900 <= buf_dualtag_in[1] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_dualtag[1] <= _T_3900 @[lsu_bus_buffer.scala 515:20] + node _T_3901 = bits(buf_dual_in, 1, 1) @[lsu_bus_buffer.scala 516:74] + node _T_3902 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 516:107] + reg _T_3903 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3902 : @[Reg.scala 28:19] + _T_3903 <= _T_3901 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_dual[1] <= _T_3903 @[lsu_bus_buffer.scala 516:17] + node _T_3904 = bits(buf_samedw_in, 1, 1) @[lsu_bus_buffer.scala 517:78] + node _T_3905 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 517:111] + reg _T_3906 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3905 : @[Reg.scala 28:19] + _T_3906 <= _T_3904 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_samedw[1] <= _T_3906 @[lsu_bus_buffer.scala 517:19] + node _T_3907 = bits(buf_nomerge_in, 1, 1) @[lsu_bus_buffer.scala 518:80] + node _T_3908 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 518:113] + reg _T_3909 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3908 : @[Reg.scala 28:19] + _T_3909 <= _T_3907 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_nomerge[1] <= _T_3909 @[lsu_bus_buffer.scala 518:20] + node _T_3910 = bits(buf_dualhi_in, 1, 1) @[lsu_bus_buffer.scala 519:78] + node _T_3911 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 519:111] + reg _T_3912 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_3911 : @[Reg.scala 28:19] + _T_3912 <= _T_3910 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_dualhi[1] <= _T_3912 @[lsu_bus_buffer.scala 519:19] + node _T_3913 = eq(UInt<3>("h00"), buf_state[2]) @[Conditional.scala 37:30] + when _T_3913 : @[Conditional.scala 40:58] + node _T_3914 = bits(io.lsu_bus_clk_en, 0, 0) @[lsu_bus_buffer.scala 444:56] + node _T_3915 = mux(_T_3914, UInt<3>("h02"), UInt<3>("h01")) @[lsu_bus_buffer.scala 444:31] + buf_nxtstate[2] <= _T_3915 @[lsu_bus_buffer.scala 444:25] + node _T_3916 = and(io.lsu_busreq_r, io.lsu_commit_r) @[lsu_bus_buffer.scala 445:45] + node _T_3917 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 445:77] + node _T_3918 = eq(ibuf_merge_en, UInt<1>("h00")) @[lsu_bus_buffer.scala 445:97] + node _T_3919 = and(_T_3917, _T_3918) @[lsu_bus_buffer.scala 445:95] + node _T_3920 = eq(UInt<2>("h02"), WrPtr0_r) @[lsu_bus_buffer.scala 445:117] + node _T_3921 = and(_T_3919, _T_3920) @[lsu_bus_buffer.scala 445:112] + node _T_3922 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 445:144] + node _T_3923 = eq(UInt<2>("h02"), WrPtr1_r) @[lsu_bus_buffer.scala 445:166] + node _T_3924 = and(_T_3922, _T_3923) @[lsu_bus_buffer.scala 445:161] + node _T_3925 = or(_T_3921, _T_3924) @[lsu_bus_buffer.scala 445:132] + node _T_3926 = and(_T_3916, _T_3925) @[lsu_bus_buffer.scala 445:63] + node _T_3927 = eq(UInt<2>("h02"), ibuf_tag) @[lsu_bus_buffer.scala 445:206] + node _T_3928 = and(ibuf_drain_vld, _T_3927) @[lsu_bus_buffer.scala 445:201] + node _T_3929 = or(_T_3926, _T_3928) @[lsu_bus_buffer.scala 445:183] + buf_state_en[2] <= _T_3929 @[lsu_bus_buffer.scala 445:25] + buf_wr_en[2] <= buf_state_en[2] @[lsu_bus_buffer.scala 446:22] + buf_data_en[2] <= buf_state_en[2] @[lsu_bus_buffer.scala 447:24] + node _T_3930 = eq(UInt<2>("h02"), ibuf_tag) @[lsu_bus_buffer.scala 448:52] + node _T_3931 = and(ibuf_drain_vld, _T_3930) @[lsu_bus_buffer.scala 448:47] + node _T_3932 = bits(_T_3931, 0, 0) @[lsu_bus_buffer.scala 448:73] + node _T_3933 = bits(ibuf_data_out, 31, 0) @[lsu_bus_buffer.scala 448:90] + node _T_3934 = bits(store_data_lo_r, 31, 0) @[lsu_bus_buffer.scala 448:114] + node _T_3935 = mux(_T_3932, _T_3933, _T_3934) @[lsu_bus_buffer.scala 448:30] + buf_data_in[2] <= _T_3935 @[lsu_bus_buffer.scala 448:24] + buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 449:34] + buf_rst[2] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 450:21] + skip @[Conditional.scala 40:58] + else : @[Conditional.scala 39:67] + node _T_3936 = eq(UInt<3>("h01"), buf_state[2]) @[Conditional.scala 37:30] + when _T_3936 : @[Conditional.scala 39:67] + node _T_3937 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 453:60] + node _T_3938 = mux(_T_3937, UInt<3>("h00"), UInt<3>("h02")) @[lsu_bus_buffer.scala 453:31] + buf_nxtstate[2] <= _T_3938 @[lsu_bus_buffer.scala 453:25] + node _T_3939 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 454:46] + buf_state_en[2] <= _T_3939 @[lsu_bus_buffer.scala 454:25] + buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 455:34] + buf_rst[2] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 456:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_3940 = eq(UInt<3>("h02"), buf_state[2]) @[Conditional.scala 37:30] + when _T_3940 : @[Conditional.scala 39:67] + node _T_3941 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 459:60] + node _T_3942 = and(obuf_nosend, bus_rsp_read) @[lsu_bus_buffer.scala 459:89] + node _T_3943 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 459:124] + node _T_3944 = and(_T_3942, _T_3943) @[lsu_bus_buffer.scala 459:104] + node _T_3945 = mux(_T_3944, UInt<3>("h05"), UInt<3>("h03")) @[lsu_bus_buffer.scala 459:75] + node _T_3946 = mux(_T_3941, UInt<3>("h00"), _T_3945) @[lsu_bus_buffer.scala 459:31] + buf_nxtstate[2] <= _T_3946 @[lsu_bus_buffer.scala 459:25] + node _T_3947 = eq(obuf_tag0, UInt<3>("h02")) @[lsu_bus_buffer.scala 460:48] + node _T_3948 = eq(obuf_tag1, UInt<3>("h02")) @[lsu_bus_buffer.scala 460:104] + node _T_3949 = and(obuf_merge, _T_3948) @[lsu_bus_buffer.scala 460:91] + node _T_3950 = or(_T_3947, _T_3949) @[lsu_bus_buffer.scala 460:77] + node _T_3951 = and(_T_3950, obuf_valid) @[lsu_bus_buffer.scala 460:135] + node _T_3952 = and(_T_3951, obuf_wr_enQ) @[lsu_bus_buffer.scala 460:148] + buf_cmd_state_bus_en[2] <= _T_3952 @[lsu_bus_buffer.scala 460:33] + buf_state_bus_en[2] <= buf_cmd_state_bus_en[2] @[lsu_bus_buffer.scala 461:29] + node _T_3953 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 462:49] + node _T_3954 = or(_T_3953, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 462:70] + buf_state_en[2] <= _T_3954 @[lsu_bus_buffer.scala 462:25] + buf_ldfwd_in[2] <= UInt<1>("h01") @[lsu_bus_buffer.scala 463:25] + node _T_3955 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 464:56] + node _T_3956 = eq(_T_3955, UInt<1>("h00")) @[lsu_bus_buffer.scala 464:46] + node _T_3957 = and(buf_state_en[2], _T_3956) @[lsu_bus_buffer.scala 464:44] + node _T_3958 = and(_T_3957, obuf_nosend) @[lsu_bus_buffer.scala 464:60] + node _T_3959 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 464:76] + node _T_3960 = and(_T_3958, _T_3959) @[lsu_bus_buffer.scala 464:74] + buf_ldfwd_en[2] <= _T_3960 @[lsu_bus_buffer.scala 464:25] + node _T_3961 = bits(obuf_rdrsp_tag, 1, 0) @[lsu_bus_buffer.scala 465:46] + buf_ldfwdtag_in[2] <= _T_3961 @[lsu_bus_buffer.scala 465:28] + node _T_3962 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 466:47] + node _T_3963 = and(_T_3962, obuf_nosend) @[lsu_bus_buffer.scala 466:67] + node _T_3964 = and(_T_3963, bus_rsp_read) @[lsu_bus_buffer.scala 466:81] + buf_data_en[2] <= _T_3964 @[lsu_bus_buffer.scala 466:24] + node _T_3965 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 467:48] + node _T_3966 = and(_T_3965, obuf_nosend) @[lsu_bus_buffer.scala 467:68] + node _T_3967 = and(_T_3966, bus_rsp_read_error) @[lsu_bus_buffer.scala 467:82] + buf_error_en[2] <= _T_3967 @[lsu_bus_buffer.scala 467:25] + node _T_3968 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 468:61] + node _T_3969 = bits(buf_addr[2], 2, 2) @[lsu_bus_buffer.scala 468:85] + node _T_3970 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 468:103] + node _T_3971 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 468:126] + node _T_3972 = mux(_T_3969, _T_3970, _T_3971) @[lsu_bus_buffer.scala 468:73] + node _T_3973 = mux(buf_error_en[2], _T_3968, _T_3972) @[lsu_bus_buffer.scala 468:30] + buf_data_in[2] <= _T_3973 @[lsu_bus_buffer.scala 468:24] + buf_rst[2] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 469:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_3974 = eq(UInt<3>("h03"), buf_state[2]) @[Conditional.scala 37:30] + when _T_3974 : @[Conditional.scala 39:67] + node _T_3975 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 472:69] + node _T_3976 = eq(bus_rsp_write_error, UInt<1>("h00")) @[lsu_bus_buffer.scala 472:75] + node _T_3977 = and(_T_3975, _T_3976) @[lsu_bus_buffer.scala 472:73] + node _T_3978 = or(io.dec_tlu_force_halt, _T_3977) @[lsu_bus_buffer.scala 472:57] + node _T_3979 = bits(_T_3978, 0, 0) @[lsu_bus_buffer.scala 472:104] + node _T_3980 = eq(buf_samedw[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 473:30] + node _T_3981 = and(buf_dual[2], _T_3980) @[lsu_bus_buffer.scala 473:28] + node _T_3982 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 473:57] + node _T_3983 = eq(_T_3982, UInt<1>("h00")) @[lsu_bus_buffer.scala 473:47] + node _T_3984 = and(_T_3981, _T_3983) @[lsu_bus_buffer.scala 473:45] + node _T_3985 = neq(buf_state[buf_dualtag[2]], UInt<3>("h04")) @[lsu_bus_buffer.scala 473:90] + node _T_3986 = and(_T_3984, _T_3985) @[lsu_bus_buffer.scala 473:61] + node _T_3987 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 474:27] + node _T_3988 = or(_T_3987, any_done_wait_state) @[lsu_bus_buffer.scala 474:31] + node _T_3989 = eq(buf_samedw[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 474:70] + node _T_3990 = and(buf_dual[2], _T_3989) @[lsu_bus_buffer.scala 474:68] + node _T_3991 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 474:97] + node _T_3992 = eq(_T_3991, UInt<1>("h00")) @[lsu_bus_buffer.scala 474:87] + node _T_3993 = and(_T_3990, _T_3992) @[lsu_bus_buffer.scala 474:85] + node _T_3994 = eq(buf_dualtag[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_3995 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_3996 = eq(buf_dualtag[2], UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_3997 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_3998 = eq(buf_dualtag[2], UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_3999 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_4000 = eq(buf_dualtag[2], UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_4001 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_4002 = mux(_T_3994, _T_3995, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4003 = mux(_T_3996, _T_3997, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4004 = mux(_T_3998, _T_3999, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4005 = mux(_T_4000, _T_4001, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4006 = or(_T_4002, _T_4003) @[Mux.scala 27:72] + node _T_4007 = or(_T_4006, _T_4004) @[Mux.scala 27:72] + node _T_4008 = or(_T_4007, _T_4005) @[Mux.scala 27:72] + wire _T_4009 : UInt<1> @[Mux.scala 27:72] + _T_4009 <= _T_4008 @[Mux.scala 27:72] + node _T_4010 = and(_T_3993, _T_4009) @[lsu_bus_buffer.scala 474:101] + node _T_4011 = eq(buf_state[buf_dualtag[2]], UInt<3>("h04")) @[lsu_bus_buffer.scala 474:167] + node _T_4012 = and(_T_4010, _T_4011) @[lsu_bus_buffer.scala 474:138] + node _T_4013 = and(_T_4012, any_done_wait_state) @[lsu_bus_buffer.scala 474:187] + node _T_4014 = or(_T_3988, _T_4013) @[lsu_bus_buffer.scala 474:53] + node _T_4015 = mux(_T_4014, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 474:16] + node _T_4016 = mux(_T_3986, UInt<3>("h04"), _T_4015) @[lsu_bus_buffer.scala 473:14] + node _T_4017 = mux(_T_3979, UInt<3>("h00"), _T_4016) @[lsu_bus_buffer.scala 472:33] + buf_nxtstate[2] <= _T_4017 @[lsu_bus_buffer.scala 472:27] + node _T_4018 = eq(bus_rsp_write_tag, UInt<3>("h02")) @[lsu_bus_buffer.scala 475:73] + node _T_4019 = and(bus_rsp_write, _T_4018) @[lsu_bus_buffer.scala 475:52] + node _T_4020 = eq(bus_rsp_read_tag, UInt<3>("h02")) @[lsu_bus_buffer.scala 476:46] + node _T_4021 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 477:23] + node _T_4022 = eq(bus_rsp_read_tag, buf_ldfwdtag[2]) @[lsu_bus_buffer.scala 477:47] + node _T_4023 = and(_T_4021, _T_4022) @[lsu_bus_buffer.scala 477:27] + node _T_4024 = or(_T_4020, _T_4023) @[lsu_bus_buffer.scala 476:77] + node _T_4025 = and(buf_dual[2], buf_dualhi[2]) @[lsu_bus_buffer.scala 478:26] + node _T_4026 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 478:54] + node _T_4027 = not(_T_4026) @[lsu_bus_buffer.scala 478:44] + node _T_4028 = and(_T_4025, _T_4027) @[lsu_bus_buffer.scala 478:42] + node _T_4029 = and(_T_4028, buf_samedw[2]) @[lsu_bus_buffer.scala 478:58] + node _T_4030 = eq(bus_rsp_read_tag, buf_dualtag[2]) @[lsu_bus_buffer.scala 478:94] + node _T_4031 = and(_T_4029, _T_4030) @[lsu_bus_buffer.scala 478:74] + node _T_4032 = or(_T_4024, _T_4031) @[lsu_bus_buffer.scala 477:71] + node _T_4033 = and(bus_rsp_read, _T_4032) @[lsu_bus_buffer.scala 476:25] + node _T_4034 = or(_T_4019, _T_4033) @[lsu_bus_buffer.scala 475:105] + buf_resp_state_bus_en[2] <= _T_4034 @[lsu_bus_buffer.scala 475:34] + buf_state_bus_en[2] <= buf_resp_state_bus_en[2] @[lsu_bus_buffer.scala 479:29] + node _T_4035 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 480:49] + node _T_4036 = or(_T_4035, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 480:70] + buf_state_en[2] <= _T_4036 @[lsu_bus_buffer.scala 480:25] + node _T_4037 = and(buf_state_bus_en[2], bus_rsp_read) @[lsu_bus_buffer.scala 481:47] + node _T_4038 = and(_T_4037, io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 481:62] + buf_data_en[2] <= _T_4038 @[lsu_bus_buffer.scala 481:24] + node _T_4039 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 482:48] + node _T_4040 = eq(bus_rsp_read_tag, UInt<3>("h02")) @[lsu_bus_buffer.scala 482:111] + node _T_4041 = and(bus_rsp_read_error, _T_4040) @[lsu_bus_buffer.scala 482:91] + node _T_4042 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 483:42] + node _T_4043 = and(bus_rsp_read_error, _T_4042) @[lsu_bus_buffer.scala 483:31] + node _T_4044 = eq(bus_rsp_read_tag, buf_ldfwdtag[2]) @[lsu_bus_buffer.scala 483:66] + node _T_4045 = and(_T_4043, _T_4044) @[lsu_bus_buffer.scala 483:46] + node _T_4046 = or(_T_4041, _T_4045) @[lsu_bus_buffer.scala 482:143] + node _T_4047 = eq(bus_rsp_write_tag, UInt<3>("h02")) @[lsu_bus_buffer.scala 484:54] + node _T_4048 = and(bus_rsp_write_error, _T_4047) @[lsu_bus_buffer.scala 484:33] + node _T_4049 = or(_T_4046, _T_4048) @[lsu_bus_buffer.scala 483:88] + node _T_4050 = and(_T_4039, _T_4049) @[lsu_bus_buffer.scala 482:68] + buf_error_en[2] <= _T_4050 @[lsu_bus_buffer.scala 482:25] + node _T_4051 = eq(buf_error_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 485:50] + node _T_4052 = and(buf_state_en[2], _T_4051) @[lsu_bus_buffer.scala 485:48] + node _T_4053 = bits(buf_addr[2], 2, 2) @[lsu_bus_buffer.scala 485:84] + node _T_4054 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 485:102] + node _T_4055 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 485:125] + node _T_4056 = mux(_T_4053, _T_4054, _T_4055) @[lsu_bus_buffer.scala 485:72] + node _T_4057 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 485:148] + node _T_4058 = mux(_T_4052, _T_4056, _T_4057) @[lsu_bus_buffer.scala 485:30] + buf_data_in[2] <= _T_4058 @[lsu_bus_buffer.scala 485:24] + buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 486:34] + buf_rst[2] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 487:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_4059 = eq(UInt<3>("h04"), buf_state[2]) @[Conditional.scala 37:30] + when _T_4059 : @[Conditional.scala 39:67] + node _T_4060 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 490:60] + node _T_4061 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 490:86] + node _T_4062 = dshr(buf_ldfwd, buf_dualtag[2]) @[lsu_bus_buffer.scala 490:101] + node _T_4063 = bits(_T_4062, 0, 0) @[lsu_bus_buffer.scala 490:101] + node _T_4064 = or(_T_4061, _T_4063) @[lsu_bus_buffer.scala 490:90] + node _T_4065 = or(_T_4064, any_done_wait_state) @[lsu_bus_buffer.scala 490:118] + node _T_4066 = mux(_T_4065, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 490:75] + node _T_4067 = mux(_T_4060, UInt<3>("h00"), _T_4066) @[lsu_bus_buffer.scala 490:31] + buf_nxtstate[2] <= _T_4067 @[lsu_bus_buffer.scala 490:25] + node _T_4068 = eq(bus_rsp_read_tag, buf_dualtag[2]) @[lsu_bus_buffer.scala 491:66] + node _T_4069 = dshr(buf_ldfwd, buf_dualtag[2]) @[lsu_bus_buffer.scala 492:21] + node _T_4070 = bits(_T_4069, 0, 0) @[lsu_bus_buffer.scala 492:21] + node _T_4071 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[2]]) @[lsu_bus_buffer.scala 492:58] + node _T_4072 = and(_T_4070, _T_4071) @[lsu_bus_buffer.scala 492:38] + node _T_4073 = or(_T_4068, _T_4072) @[lsu_bus_buffer.scala 491:95] + node _T_4074 = and(bus_rsp_read, _T_4073) @[lsu_bus_buffer.scala 491:45] + buf_state_bus_en[2] <= _T_4074 @[lsu_bus_buffer.scala 491:29] + node _T_4075 = and(buf_state_bus_en[2], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 493:49] + node _T_4076 = or(_T_4075, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 493:70] + buf_state_en[2] <= _T_4076 @[lsu_bus_buffer.scala 493:25] + buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 494:34] + buf_rst[2] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 495:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_4077 = eq(UInt<3>("h05"), buf_state[2]) @[Conditional.scala 37:30] + when _T_4077 : @[Conditional.scala 39:67] + node _T_4078 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 498:60] + node _T_4079 = mux(_T_4078, UInt<3>("h00"), UInt<3>("h06")) @[lsu_bus_buffer.scala 498:31] + buf_nxtstate[2] <= _T_4079 @[lsu_bus_buffer.scala 498:25] + node _T_4080 = eq(RspPtr, UInt<2>("h02")) @[lsu_bus_buffer.scala 499:37] + node _T_4081 = eq(buf_dualtag[2], RspPtr) @[lsu_bus_buffer.scala 499:98] + node _T_4082 = and(buf_dual[2], _T_4081) @[lsu_bus_buffer.scala 499:80] + node _T_4083 = or(_T_4080, _T_4082) @[lsu_bus_buffer.scala 499:65] + node _T_4084 = or(_T_4083, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 499:112] + buf_state_en[2] <= _T_4084 @[lsu_bus_buffer.scala 499:25] + buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 500:34] + buf_rst[2] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 501:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_4085 = eq(UInt<3>("h06"), buf_state[2]) @[Conditional.scala 37:30] + when _T_4085 : @[Conditional.scala 39:67] + buf_nxtstate[2] <= UInt<3>("h00") @[lsu_bus_buffer.scala 504:25] + buf_rst[2] <= UInt<1>("h01") @[lsu_bus_buffer.scala 505:20] + buf_state_en[2] <= UInt<1>("h01") @[lsu_bus_buffer.scala 506:25] + buf_ldfwd_in[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 507:25] + buf_ldfwd_en[2] <= buf_state_en[2] @[lsu_bus_buffer.scala 508:25] + buf_cmd_state_bus_en[2] <= UInt<1>("h00") @[lsu_bus_buffer.scala 509:34] + skip @[Conditional.scala 39:67] + node _T_4086 = bits(buf_state_en[2], 0, 0) @[lsu_bus_buffer.scala 512:108] + reg _T_4087 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4086 : @[Reg.scala 28:19] + _T_4087 <= buf_nxtstate[2] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_state[2] <= _T_4087 @[lsu_bus_buffer.scala 512:18] + reg _T_4088 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 513:60] + _T_4088 <= buf_age_in_2 @[lsu_bus_buffer.scala 513:60] + buf_ageQ[2] <= _T_4088 @[lsu_bus_buffer.scala 513:17] + reg _T_4089 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 514:63] + _T_4089 <= buf_rspage_in[2] @[lsu_bus_buffer.scala 514:63] + buf_rspageQ[2] <= _T_4089 @[lsu_bus_buffer.scala 514:20] + node _T_4090 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 515:109] + reg _T_4091 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4090 : @[Reg.scala 28:19] + _T_4091 <= buf_dualtag_in[2] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_dualtag[2] <= _T_4091 @[lsu_bus_buffer.scala 515:20] + node _T_4092 = bits(buf_dual_in, 2, 2) @[lsu_bus_buffer.scala 516:74] + node _T_4093 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 516:107] + reg _T_4094 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4093 : @[Reg.scala 28:19] + _T_4094 <= _T_4092 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_dual[2] <= _T_4094 @[lsu_bus_buffer.scala 516:17] + node _T_4095 = bits(buf_samedw_in, 2, 2) @[lsu_bus_buffer.scala 517:78] + node _T_4096 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 517:111] + reg _T_4097 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4096 : @[Reg.scala 28:19] + _T_4097 <= _T_4095 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_samedw[2] <= _T_4097 @[lsu_bus_buffer.scala 517:19] + node _T_4098 = bits(buf_nomerge_in, 2, 2) @[lsu_bus_buffer.scala 518:80] + node _T_4099 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 518:113] + reg _T_4100 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4099 : @[Reg.scala 28:19] + _T_4100 <= _T_4098 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_nomerge[2] <= _T_4100 @[lsu_bus_buffer.scala 518:20] + node _T_4101 = bits(buf_dualhi_in, 2, 2) @[lsu_bus_buffer.scala 519:78] + node _T_4102 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 519:111] + reg _T_4103 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4102 : @[Reg.scala 28:19] + _T_4103 <= _T_4101 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_dualhi[2] <= _T_4103 @[lsu_bus_buffer.scala 519:19] + node _T_4104 = eq(UInt<3>("h00"), buf_state[3]) @[Conditional.scala 37:30] + when _T_4104 : @[Conditional.scala 40:58] + node _T_4105 = bits(io.lsu_bus_clk_en, 0, 0) @[lsu_bus_buffer.scala 444:56] + node _T_4106 = mux(_T_4105, UInt<3>("h02"), UInt<3>("h01")) @[lsu_bus_buffer.scala 444:31] + buf_nxtstate[3] <= _T_4106 @[lsu_bus_buffer.scala 444:25] + node _T_4107 = and(io.lsu_busreq_r, io.lsu_commit_r) @[lsu_bus_buffer.scala 445:45] + node _T_4108 = or(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 445:77] + node _T_4109 = eq(ibuf_merge_en, UInt<1>("h00")) @[lsu_bus_buffer.scala 445:97] + node _T_4110 = and(_T_4108, _T_4109) @[lsu_bus_buffer.scala 445:95] + node _T_4111 = eq(UInt<2>("h03"), WrPtr0_r) @[lsu_bus_buffer.scala 445:117] + node _T_4112 = and(_T_4110, _T_4111) @[lsu_bus_buffer.scala 445:112] + node _T_4113 = and(ibuf_byp, io.ldst_dual_r) @[lsu_bus_buffer.scala 445:144] + node _T_4114 = eq(UInt<2>("h03"), WrPtr1_r) @[lsu_bus_buffer.scala 445:166] + node _T_4115 = and(_T_4113, _T_4114) @[lsu_bus_buffer.scala 445:161] + node _T_4116 = or(_T_4112, _T_4115) @[lsu_bus_buffer.scala 445:132] + node _T_4117 = and(_T_4107, _T_4116) @[lsu_bus_buffer.scala 445:63] + node _T_4118 = eq(UInt<2>("h03"), ibuf_tag) @[lsu_bus_buffer.scala 445:206] + node _T_4119 = and(ibuf_drain_vld, _T_4118) @[lsu_bus_buffer.scala 445:201] + node _T_4120 = or(_T_4117, _T_4119) @[lsu_bus_buffer.scala 445:183] + buf_state_en[3] <= _T_4120 @[lsu_bus_buffer.scala 445:25] + buf_wr_en[3] <= buf_state_en[3] @[lsu_bus_buffer.scala 446:22] + buf_data_en[3] <= buf_state_en[3] @[lsu_bus_buffer.scala 447:24] + node _T_4121 = eq(UInt<2>("h03"), ibuf_tag) @[lsu_bus_buffer.scala 448:52] + node _T_4122 = and(ibuf_drain_vld, _T_4121) @[lsu_bus_buffer.scala 448:47] + node _T_4123 = bits(_T_4122, 0, 0) @[lsu_bus_buffer.scala 448:73] + node _T_4124 = bits(ibuf_data_out, 31, 0) @[lsu_bus_buffer.scala 448:90] + node _T_4125 = bits(store_data_lo_r, 31, 0) @[lsu_bus_buffer.scala 448:114] + node _T_4126 = mux(_T_4123, _T_4124, _T_4125) @[lsu_bus_buffer.scala 448:30] + buf_data_in[3] <= _T_4126 @[lsu_bus_buffer.scala 448:24] + buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 449:34] + buf_rst[3] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 450:21] + skip @[Conditional.scala 40:58] + else : @[Conditional.scala 39:67] + node _T_4127 = eq(UInt<3>("h01"), buf_state[3]) @[Conditional.scala 37:30] + when _T_4127 : @[Conditional.scala 39:67] + node _T_4128 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 453:60] + node _T_4129 = mux(_T_4128, UInt<3>("h00"), UInt<3>("h02")) @[lsu_bus_buffer.scala 453:31] + buf_nxtstate[3] <= _T_4129 @[lsu_bus_buffer.scala 453:25] + node _T_4130 = or(io.lsu_bus_clk_en, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 454:46] + buf_state_en[3] <= _T_4130 @[lsu_bus_buffer.scala 454:25] + buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 455:34] + buf_rst[3] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 456:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_4131 = eq(UInt<3>("h02"), buf_state[3]) @[Conditional.scala 37:30] + when _T_4131 : @[Conditional.scala 39:67] + node _T_4132 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 459:60] + node _T_4133 = and(obuf_nosend, bus_rsp_read) @[lsu_bus_buffer.scala 459:89] + node _T_4134 = eq(bus_rsp_read_tag, obuf_rdrsp_tag) @[lsu_bus_buffer.scala 459:124] + node _T_4135 = and(_T_4133, _T_4134) @[lsu_bus_buffer.scala 459:104] + node _T_4136 = mux(_T_4135, UInt<3>("h05"), UInt<3>("h03")) @[lsu_bus_buffer.scala 459:75] + node _T_4137 = mux(_T_4132, UInt<3>("h00"), _T_4136) @[lsu_bus_buffer.scala 459:31] + buf_nxtstate[3] <= _T_4137 @[lsu_bus_buffer.scala 459:25] + node _T_4138 = eq(obuf_tag0, UInt<3>("h03")) @[lsu_bus_buffer.scala 460:48] + node _T_4139 = eq(obuf_tag1, UInt<3>("h03")) @[lsu_bus_buffer.scala 460:104] + node _T_4140 = and(obuf_merge, _T_4139) @[lsu_bus_buffer.scala 460:91] + node _T_4141 = or(_T_4138, _T_4140) @[lsu_bus_buffer.scala 460:77] + node _T_4142 = and(_T_4141, obuf_valid) @[lsu_bus_buffer.scala 460:135] + node _T_4143 = and(_T_4142, obuf_wr_enQ) @[lsu_bus_buffer.scala 460:148] + buf_cmd_state_bus_en[3] <= _T_4143 @[lsu_bus_buffer.scala 460:33] + buf_state_bus_en[3] <= buf_cmd_state_bus_en[3] @[lsu_bus_buffer.scala 461:29] + node _T_4144 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 462:49] + node _T_4145 = or(_T_4144, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 462:70] + buf_state_en[3] <= _T_4145 @[lsu_bus_buffer.scala 462:25] + buf_ldfwd_in[3] <= UInt<1>("h01") @[lsu_bus_buffer.scala 463:25] + node _T_4146 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 464:56] + node _T_4147 = eq(_T_4146, UInt<1>("h00")) @[lsu_bus_buffer.scala 464:46] + node _T_4148 = and(buf_state_en[3], _T_4147) @[lsu_bus_buffer.scala 464:44] + node _T_4149 = and(_T_4148, obuf_nosend) @[lsu_bus_buffer.scala 464:60] + node _T_4150 = eq(io.dec_tlu_force_halt, UInt<1>("h00")) @[lsu_bus_buffer.scala 464:76] + node _T_4151 = and(_T_4149, _T_4150) @[lsu_bus_buffer.scala 464:74] + buf_ldfwd_en[3] <= _T_4151 @[lsu_bus_buffer.scala 464:25] + node _T_4152 = bits(obuf_rdrsp_tag, 1, 0) @[lsu_bus_buffer.scala 465:46] + buf_ldfwdtag_in[3] <= _T_4152 @[lsu_bus_buffer.scala 465:28] + node _T_4153 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 466:47] + node _T_4154 = and(_T_4153, obuf_nosend) @[lsu_bus_buffer.scala 466:67] + node _T_4155 = and(_T_4154, bus_rsp_read) @[lsu_bus_buffer.scala 466:81] + buf_data_en[3] <= _T_4155 @[lsu_bus_buffer.scala 466:24] + node _T_4156 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 467:48] + node _T_4157 = and(_T_4156, obuf_nosend) @[lsu_bus_buffer.scala 467:68] + node _T_4158 = and(_T_4157, bus_rsp_read_error) @[lsu_bus_buffer.scala 467:82] + buf_error_en[3] <= _T_4158 @[lsu_bus_buffer.scala 467:25] + node _T_4159 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 468:61] + node _T_4160 = bits(buf_addr[3], 2, 2) @[lsu_bus_buffer.scala 468:85] + node _T_4161 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 468:103] + node _T_4162 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 468:126] + node _T_4163 = mux(_T_4160, _T_4161, _T_4162) @[lsu_bus_buffer.scala 468:73] + node _T_4164 = mux(buf_error_en[3], _T_4159, _T_4163) @[lsu_bus_buffer.scala 468:30] + buf_data_in[3] <= _T_4164 @[lsu_bus_buffer.scala 468:24] + buf_rst[3] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 469:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_4165 = eq(UInt<3>("h03"), buf_state[3]) @[Conditional.scala 37:30] + when _T_4165 : @[Conditional.scala 39:67] + node _T_4166 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 472:69] + node _T_4167 = eq(bus_rsp_write_error, UInt<1>("h00")) @[lsu_bus_buffer.scala 472:75] + node _T_4168 = and(_T_4166, _T_4167) @[lsu_bus_buffer.scala 472:73] + node _T_4169 = or(io.dec_tlu_force_halt, _T_4168) @[lsu_bus_buffer.scala 472:57] + node _T_4170 = bits(_T_4169, 0, 0) @[lsu_bus_buffer.scala 472:104] + node _T_4171 = eq(buf_samedw[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 473:30] + node _T_4172 = and(buf_dual[3], _T_4171) @[lsu_bus_buffer.scala 473:28] + node _T_4173 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 473:57] + node _T_4174 = eq(_T_4173, UInt<1>("h00")) @[lsu_bus_buffer.scala 473:47] + node _T_4175 = and(_T_4172, _T_4174) @[lsu_bus_buffer.scala 473:45] + node _T_4176 = neq(buf_state[buf_dualtag[3]], UInt<3>("h04")) @[lsu_bus_buffer.scala 473:90] + node _T_4177 = and(_T_4175, _T_4176) @[lsu_bus_buffer.scala 473:61] + node _T_4178 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 474:27] + node _T_4179 = or(_T_4178, any_done_wait_state) @[lsu_bus_buffer.scala 474:31] + node _T_4180 = eq(buf_samedw[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 474:70] + node _T_4181 = and(buf_dual[3], _T_4180) @[lsu_bus_buffer.scala 474:68] + node _T_4182 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 474:97] + node _T_4183 = eq(_T_4182, UInt<1>("h00")) @[lsu_bus_buffer.scala 474:87] + node _T_4184 = and(_T_4181, _T_4183) @[lsu_bus_buffer.scala 474:85] + node _T_4185 = eq(buf_dualtag[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_4186 = bits(buf_ldfwd, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_4187 = eq(buf_dualtag[3], UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_4188 = bits(buf_ldfwd, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_4189 = eq(buf_dualtag[3], UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_4190 = bits(buf_ldfwd, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_4191 = eq(buf_dualtag[3], UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_4192 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_4193 = mux(_T_4185, _T_4186, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4194 = mux(_T_4187, _T_4188, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4195 = mux(_T_4189, _T_4190, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4196 = mux(_T_4191, _T_4192, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4197 = or(_T_4193, _T_4194) @[Mux.scala 27:72] + node _T_4198 = or(_T_4197, _T_4195) @[Mux.scala 27:72] + node _T_4199 = or(_T_4198, _T_4196) @[Mux.scala 27:72] + wire _T_4200 : UInt<1> @[Mux.scala 27:72] + _T_4200 <= _T_4199 @[Mux.scala 27:72] + node _T_4201 = and(_T_4184, _T_4200) @[lsu_bus_buffer.scala 474:101] + node _T_4202 = eq(buf_state[buf_dualtag[3]], UInt<3>("h04")) @[lsu_bus_buffer.scala 474:167] + node _T_4203 = and(_T_4201, _T_4202) @[lsu_bus_buffer.scala 474:138] + node _T_4204 = and(_T_4203, any_done_wait_state) @[lsu_bus_buffer.scala 474:187] + node _T_4205 = or(_T_4179, _T_4204) @[lsu_bus_buffer.scala 474:53] + node _T_4206 = mux(_T_4205, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 474:16] + node _T_4207 = mux(_T_4177, UInt<3>("h04"), _T_4206) @[lsu_bus_buffer.scala 473:14] + node _T_4208 = mux(_T_4170, UInt<3>("h00"), _T_4207) @[lsu_bus_buffer.scala 472:33] + buf_nxtstate[3] <= _T_4208 @[lsu_bus_buffer.scala 472:27] + node _T_4209 = eq(bus_rsp_write_tag, UInt<3>("h03")) @[lsu_bus_buffer.scala 475:73] + node _T_4210 = and(bus_rsp_write, _T_4209) @[lsu_bus_buffer.scala 475:52] + node _T_4211 = eq(bus_rsp_read_tag, UInt<3>("h03")) @[lsu_bus_buffer.scala 476:46] + node _T_4212 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 477:23] + node _T_4213 = eq(bus_rsp_read_tag, buf_ldfwdtag[3]) @[lsu_bus_buffer.scala 477:47] + node _T_4214 = and(_T_4212, _T_4213) @[lsu_bus_buffer.scala 477:27] + node _T_4215 = or(_T_4211, _T_4214) @[lsu_bus_buffer.scala 476:77] + node _T_4216 = and(buf_dual[3], buf_dualhi[3]) @[lsu_bus_buffer.scala 478:26] + node _T_4217 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 478:54] + node _T_4218 = not(_T_4217) @[lsu_bus_buffer.scala 478:44] + node _T_4219 = and(_T_4216, _T_4218) @[lsu_bus_buffer.scala 478:42] + node _T_4220 = and(_T_4219, buf_samedw[3]) @[lsu_bus_buffer.scala 478:58] + node _T_4221 = eq(bus_rsp_read_tag, buf_dualtag[3]) @[lsu_bus_buffer.scala 478:94] + node _T_4222 = and(_T_4220, _T_4221) @[lsu_bus_buffer.scala 478:74] + node _T_4223 = or(_T_4215, _T_4222) @[lsu_bus_buffer.scala 477:71] + node _T_4224 = and(bus_rsp_read, _T_4223) @[lsu_bus_buffer.scala 476:25] + node _T_4225 = or(_T_4210, _T_4224) @[lsu_bus_buffer.scala 475:105] + buf_resp_state_bus_en[3] <= _T_4225 @[lsu_bus_buffer.scala 475:34] + buf_state_bus_en[3] <= buf_resp_state_bus_en[3] @[lsu_bus_buffer.scala 479:29] + node _T_4226 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 480:49] + node _T_4227 = or(_T_4226, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 480:70] + buf_state_en[3] <= _T_4227 @[lsu_bus_buffer.scala 480:25] + node _T_4228 = and(buf_state_bus_en[3], bus_rsp_read) @[lsu_bus_buffer.scala 481:47] + node _T_4229 = and(_T_4228, io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 481:62] + buf_data_en[3] <= _T_4229 @[lsu_bus_buffer.scala 481:24] + node _T_4230 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 482:48] + node _T_4231 = eq(bus_rsp_read_tag, UInt<3>("h03")) @[lsu_bus_buffer.scala 482:111] + node _T_4232 = and(bus_rsp_read_error, _T_4231) @[lsu_bus_buffer.scala 482:91] + node _T_4233 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 483:42] + node _T_4234 = and(bus_rsp_read_error, _T_4233) @[lsu_bus_buffer.scala 483:31] + node _T_4235 = eq(bus_rsp_read_tag, buf_ldfwdtag[3]) @[lsu_bus_buffer.scala 483:66] + node _T_4236 = and(_T_4234, _T_4235) @[lsu_bus_buffer.scala 483:46] + node _T_4237 = or(_T_4232, _T_4236) @[lsu_bus_buffer.scala 482:143] + node _T_4238 = eq(bus_rsp_write_tag, UInt<3>("h03")) @[lsu_bus_buffer.scala 484:54] + node _T_4239 = and(bus_rsp_write_error, _T_4238) @[lsu_bus_buffer.scala 484:33] + node _T_4240 = or(_T_4237, _T_4239) @[lsu_bus_buffer.scala 483:88] + node _T_4241 = and(_T_4230, _T_4240) @[lsu_bus_buffer.scala 482:68] + buf_error_en[3] <= _T_4241 @[lsu_bus_buffer.scala 482:25] + node _T_4242 = eq(buf_error_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 485:50] + node _T_4243 = and(buf_state_en[3], _T_4242) @[lsu_bus_buffer.scala 485:48] + node _T_4244 = bits(buf_addr[3], 2, 2) @[lsu_bus_buffer.scala 485:84] + node _T_4245 = bits(bus_rsp_rdata, 63, 32) @[lsu_bus_buffer.scala 485:102] + node _T_4246 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 485:125] + node _T_4247 = mux(_T_4244, _T_4245, _T_4246) @[lsu_bus_buffer.scala 485:72] + node _T_4248 = bits(bus_rsp_rdata, 31, 0) @[lsu_bus_buffer.scala 485:148] + node _T_4249 = mux(_T_4243, _T_4247, _T_4248) @[lsu_bus_buffer.scala 485:30] + buf_data_in[3] <= _T_4249 @[lsu_bus_buffer.scala 485:24] + buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 486:34] + buf_rst[3] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 487:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_4250 = eq(UInt<3>("h04"), buf_state[3]) @[Conditional.scala 37:30] + when _T_4250 : @[Conditional.scala 39:67] + node _T_4251 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 490:60] + node _T_4252 = bits(buf_ldfwd, 3, 3) @[lsu_bus_buffer.scala 490:86] + node _T_4253 = dshr(buf_ldfwd, buf_dualtag[3]) @[lsu_bus_buffer.scala 490:101] + node _T_4254 = bits(_T_4253, 0, 0) @[lsu_bus_buffer.scala 490:101] + node _T_4255 = or(_T_4252, _T_4254) @[lsu_bus_buffer.scala 490:90] + node _T_4256 = or(_T_4255, any_done_wait_state) @[lsu_bus_buffer.scala 490:118] + node _T_4257 = mux(_T_4256, UInt<3>("h05"), UInt<3>("h06")) @[lsu_bus_buffer.scala 490:75] + node _T_4258 = mux(_T_4251, UInt<3>("h00"), _T_4257) @[lsu_bus_buffer.scala 490:31] + buf_nxtstate[3] <= _T_4258 @[lsu_bus_buffer.scala 490:25] + node _T_4259 = eq(bus_rsp_read_tag, buf_dualtag[3]) @[lsu_bus_buffer.scala 491:66] + node _T_4260 = dshr(buf_ldfwd, buf_dualtag[3]) @[lsu_bus_buffer.scala 492:21] + node _T_4261 = bits(_T_4260, 0, 0) @[lsu_bus_buffer.scala 492:21] + node _T_4262 = eq(bus_rsp_read_tag, buf_ldfwdtag[buf_dualtag[3]]) @[lsu_bus_buffer.scala 492:58] + node _T_4263 = and(_T_4261, _T_4262) @[lsu_bus_buffer.scala 492:38] + node _T_4264 = or(_T_4259, _T_4263) @[lsu_bus_buffer.scala 491:95] + node _T_4265 = and(bus_rsp_read, _T_4264) @[lsu_bus_buffer.scala 491:45] + buf_state_bus_en[3] <= _T_4265 @[lsu_bus_buffer.scala 491:29] + node _T_4266 = and(buf_state_bus_en[3], io.lsu_bus_clk_en) @[lsu_bus_buffer.scala 493:49] + node _T_4267 = or(_T_4266, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 493:70] + buf_state_en[3] <= _T_4267 @[lsu_bus_buffer.scala 493:25] + buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 494:34] + buf_rst[3] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 495:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_4268 = eq(UInt<3>("h05"), buf_state[3]) @[Conditional.scala 37:30] + when _T_4268 : @[Conditional.scala 39:67] + node _T_4269 = bits(io.dec_tlu_force_halt, 0, 0) @[lsu_bus_buffer.scala 498:60] + node _T_4270 = mux(_T_4269, UInt<3>("h00"), UInt<3>("h06")) @[lsu_bus_buffer.scala 498:31] + buf_nxtstate[3] <= _T_4270 @[lsu_bus_buffer.scala 498:25] + node _T_4271 = eq(RspPtr, UInt<2>("h03")) @[lsu_bus_buffer.scala 499:37] + node _T_4272 = eq(buf_dualtag[3], RspPtr) @[lsu_bus_buffer.scala 499:98] + node _T_4273 = and(buf_dual[3], _T_4272) @[lsu_bus_buffer.scala 499:80] + node _T_4274 = or(_T_4271, _T_4273) @[lsu_bus_buffer.scala 499:65] + node _T_4275 = or(_T_4274, io.dec_tlu_force_halt) @[lsu_bus_buffer.scala 499:112] + buf_state_en[3] <= _T_4275 @[lsu_bus_buffer.scala 499:25] + buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 500:34] + buf_rst[3] <= io.dec_tlu_force_halt @[lsu_bus_buffer.scala 501:20] + skip @[Conditional.scala 39:67] + else : @[Conditional.scala 39:67] + node _T_4276 = eq(UInt<3>("h06"), buf_state[3]) @[Conditional.scala 37:30] + when _T_4276 : @[Conditional.scala 39:67] + buf_nxtstate[3] <= UInt<3>("h00") @[lsu_bus_buffer.scala 504:25] + buf_rst[3] <= UInt<1>("h01") @[lsu_bus_buffer.scala 505:20] + buf_state_en[3] <= UInt<1>("h01") @[lsu_bus_buffer.scala 506:25] + buf_ldfwd_in[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 507:25] + buf_ldfwd_en[3] <= buf_state_en[3] @[lsu_bus_buffer.scala 508:25] + buf_cmd_state_bus_en[3] <= UInt<1>("h00") @[lsu_bus_buffer.scala 509:34] + skip @[Conditional.scala 39:67] + node _T_4277 = bits(buf_state_en[3], 0, 0) @[lsu_bus_buffer.scala 512:108] + reg _T_4278 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4277 : @[Reg.scala 28:19] + _T_4278 <= buf_nxtstate[3] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_state[3] <= _T_4278 @[lsu_bus_buffer.scala 512:18] + reg _T_4279 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 513:60] + _T_4279 <= buf_age_in_3 @[lsu_bus_buffer.scala 513:60] + buf_ageQ[3] <= _T_4279 @[lsu_bus_buffer.scala 513:17] + reg _T_4280 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 514:63] + _T_4280 <= buf_rspage_in[3] @[lsu_bus_buffer.scala 514:63] + buf_rspageQ[3] <= _T_4280 @[lsu_bus_buffer.scala 514:20] + node _T_4281 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 515:109] + reg _T_4282 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4281 : @[Reg.scala 28:19] + _T_4282 <= buf_dualtag_in[3] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_dualtag[3] <= _T_4282 @[lsu_bus_buffer.scala 515:20] + node _T_4283 = bits(buf_dual_in, 3, 3) @[lsu_bus_buffer.scala 516:74] + node _T_4284 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 516:107] + reg _T_4285 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4284 : @[Reg.scala 28:19] + _T_4285 <= _T_4283 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_dual[3] <= _T_4285 @[lsu_bus_buffer.scala 516:17] + node _T_4286 = bits(buf_samedw_in, 3, 3) @[lsu_bus_buffer.scala 517:78] + node _T_4287 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 517:111] + reg _T_4288 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4287 : @[Reg.scala 28:19] + _T_4288 <= _T_4286 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_samedw[3] <= _T_4288 @[lsu_bus_buffer.scala 517:19] + node _T_4289 = bits(buf_nomerge_in, 3, 3) @[lsu_bus_buffer.scala 518:80] + node _T_4290 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 518:113] + reg _T_4291 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4290 : @[Reg.scala 28:19] + _T_4291 <= _T_4289 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_nomerge[3] <= _T_4291 @[lsu_bus_buffer.scala 518:20] + node _T_4292 = bits(buf_dualhi_in, 3, 3) @[lsu_bus_buffer.scala 519:78] + node _T_4293 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 519:111] + reg _T_4294 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4293 : @[Reg.scala 28:19] + _T_4294 <= _T_4292 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_dualhi[3] <= _T_4294 @[lsu_bus_buffer.scala 519:19] + node _T_4295 = bits(buf_ldfwd_en[0], 0, 0) @[lsu_bus_buffer.scala 522:131] + reg _T_4296 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4295 : @[Reg.scala 28:19] + _T_4296 <= buf_ldfwd_in[0] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4297 = bits(buf_ldfwd_en[1], 0, 0) @[lsu_bus_buffer.scala 522:131] + reg _T_4298 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4297 : @[Reg.scala 28:19] + _T_4298 <= buf_ldfwd_in[1] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4299 = bits(buf_ldfwd_en[2], 0, 0) @[lsu_bus_buffer.scala 522:131] + reg _T_4300 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4299 : @[Reg.scala 28:19] + _T_4300 <= buf_ldfwd_in[2] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4301 = bits(buf_ldfwd_en[3], 0, 0) @[lsu_bus_buffer.scala 522:131] + reg _T_4302 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4301 : @[Reg.scala 28:19] + _T_4302 <= buf_ldfwd_in[3] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4303 = cat(_T_4302, _T_4300) @[Cat.scala 29:58] + node _T_4304 = cat(_T_4303, _T_4298) @[Cat.scala 29:58] + node _T_4305 = cat(_T_4304, _T_4296) @[Cat.scala 29:58] + buf_ldfwd <= _T_4305 @[lsu_bus_buffer.scala 522:13] + node _T_4306 = bits(buf_ldfwd_en[0], 0, 0) @[lsu_bus_buffer.scala 523:132] + reg _T_4307 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4306 : @[Reg.scala 28:19] + _T_4307 <= buf_ldfwdtag_in[0] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4308 = bits(buf_ldfwd_en[1], 0, 0) @[lsu_bus_buffer.scala 523:132] + reg _T_4309 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4308 : @[Reg.scala 28:19] + _T_4309 <= buf_ldfwdtag_in[1] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4310 = bits(buf_ldfwd_en[2], 0, 0) @[lsu_bus_buffer.scala 523:132] + reg _T_4311 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4310 : @[Reg.scala 28:19] + _T_4311 <= buf_ldfwdtag_in[2] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4312 = bits(buf_ldfwd_en[3], 0, 0) @[lsu_bus_buffer.scala 523:132] + reg _T_4313 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4312 : @[Reg.scala 28:19] + _T_4313 <= buf_ldfwdtag_in[3] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_ldfwdtag[0] <= _T_4307 @[lsu_bus_buffer.scala 523:16] + buf_ldfwdtag[1] <= _T_4309 @[lsu_bus_buffer.scala 523:16] + buf_ldfwdtag[2] <= _T_4311 @[lsu_bus_buffer.scala 523:16] + buf_ldfwdtag[3] <= _T_4313 @[lsu_bus_buffer.scala 523:16] + node _T_4314 = bits(buf_sideeffect_in, 0, 0) @[lsu_bus_buffer.scala 524:105] + node _T_4315 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 524:138] + reg _T_4316 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4315 : @[Reg.scala 28:19] + _T_4316 <= _T_4314 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4317 = bits(buf_sideeffect_in, 1, 1) @[lsu_bus_buffer.scala 524:105] + node _T_4318 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 524:138] + reg _T_4319 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4318 : @[Reg.scala 28:19] + _T_4319 <= _T_4317 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4320 = bits(buf_sideeffect_in, 2, 2) @[lsu_bus_buffer.scala 524:105] + node _T_4321 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 524:138] + reg _T_4322 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4321 : @[Reg.scala 28:19] + _T_4322 <= _T_4320 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4323 = bits(buf_sideeffect_in, 3, 3) @[lsu_bus_buffer.scala 524:105] + node _T_4324 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 524:138] + reg _T_4325 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4324 : @[Reg.scala 28:19] + _T_4325 <= _T_4323 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4326 = cat(_T_4325, _T_4322) @[Cat.scala 29:58] + node _T_4327 = cat(_T_4326, _T_4319) @[Cat.scala 29:58] + node _T_4328 = cat(_T_4327, _T_4316) @[Cat.scala 29:58] + buf_sideeffect <= _T_4328 @[lsu_bus_buffer.scala 524:18] + node _T_4329 = bits(buf_unsign_in, 0, 0) @[lsu_bus_buffer.scala 525:97] + node _T_4330 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 525:130] + reg _T_4331 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4330 : @[Reg.scala 28:19] + _T_4331 <= _T_4329 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4332 = bits(buf_unsign_in, 1, 1) @[lsu_bus_buffer.scala 525:97] + node _T_4333 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 525:130] + reg _T_4334 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4333 : @[Reg.scala 28:19] + _T_4334 <= _T_4332 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4335 = bits(buf_unsign_in, 2, 2) @[lsu_bus_buffer.scala 525:97] + node _T_4336 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 525:130] + reg _T_4337 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4336 : @[Reg.scala 28:19] + _T_4337 <= _T_4335 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4338 = bits(buf_unsign_in, 3, 3) @[lsu_bus_buffer.scala 525:97] + node _T_4339 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 525:130] + reg _T_4340 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4339 : @[Reg.scala 28:19] + _T_4340 <= _T_4338 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4341 = cat(_T_4340, _T_4337) @[Cat.scala 29:58] + node _T_4342 = cat(_T_4341, _T_4334) @[Cat.scala 29:58] + node _T_4343 = cat(_T_4342, _T_4331) @[Cat.scala 29:58] + buf_unsign <= _T_4343 @[lsu_bus_buffer.scala 525:14] + node _T_4344 = bits(buf_write_in, 0, 0) @[lsu_bus_buffer.scala 526:95] + node _T_4345 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 526:128] + reg _T_4346 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4345 : @[Reg.scala 28:19] + _T_4346 <= _T_4344 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4347 = bits(buf_write_in, 1, 1) @[lsu_bus_buffer.scala 526:95] + node _T_4348 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 526:128] + reg _T_4349 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4348 : @[Reg.scala 28:19] + _T_4349 <= _T_4347 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4350 = bits(buf_write_in, 2, 2) @[lsu_bus_buffer.scala 526:95] + node _T_4351 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 526:128] + reg _T_4352 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4351 : @[Reg.scala 28:19] + _T_4352 <= _T_4350 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4353 = bits(buf_write_in, 3, 3) @[lsu_bus_buffer.scala 526:95] + node _T_4354 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 526:128] + reg _T_4355 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4354 : @[Reg.scala 28:19] + _T_4355 <= _T_4353 @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4356 = cat(_T_4355, _T_4352) @[Cat.scala 29:58] + node _T_4357 = cat(_T_4356, _T_4349) @[Cat.scala 29:58] + node _T_4358 = cat(_T_4357, _T_4346) @[Cat.scala 29:58] + buf_write <= _T_4358 @[lsu_bus_buffer.scala 526:13] + node _T_4359 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 527:117] + reg _T_4360 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4359 : @[Reg.scala 28:19] + _T_4360 <= buf_sz_in[0] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4361 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 527:117] + reg _T_4362 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4361 : @[Reg.scala 28:19] + _T_4362 <= buf_sz_in[1] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4363 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 527:117] + reg _T_4364 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4363 : @[Reg.scala 28:19] + _T_4364 <= buf_sz_in[2] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4365 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 527:117] + reg _T_4366 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4365 : @[Reg.scala 28:19] + _T_4366 <= buf_sz_in[3] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_sz[0] <= _T_4360 @[lsu_bus_buffer.scala 527:10] + buf_sz[1] <= _T_4362 @[lsu_bus_buffer.scala 527:10] + buf_sz[2] <= _T_4364 @[lsu_bus_buffer.scala 527:10] + buf_sz[3] <= _T_4366 @[lsu_bus_buffer.scala 527:10] + node _T_4367 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 528:80] + inst rvclkhdr_4 of rvclkhdr_4 @[lib.scala 404:23] + rvclkhdr_4.clock <= clock + rvclkhdr_4.reset <= reset + rvclkhdr_4.io.clk <= clock @[lib.scala 406:18] + rvclkhdr_4.io.en <= _T_4367 @[lib.scala 407:17] + rvclkhdr_4.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24] + reg _T_4368 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4367 : @[Reg.scala 28:19] + _T_4368 <= buf_addr_in[0] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4369 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 528:80] + inst rvclkhdr_5 of rvclkhdr_5 @[lib.scala 404:23] + rvclkhdr_5.clock <= clock + rvclkhdr_5.reset <= reset + rvclkhdr_5.io.clk <= clock @[lib.scala 406:18] + rvclkhdr_5.io.en <= _T_4369 @[lib.scala 407:17] + rvclkhdr_5.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24] + reg _T_4370 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4369 : @[Reg.scala 28:19] + _T_4370 <= buf_addr_in[1] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4371 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 528:80] + inst rvclkhdr_6 of rvclkhdr_6 @[lib.scala 404:23] + rvclkhdr_6.clock <= clock + rvclkhdr_6.reset <= reset + rvclkhdr_6.io.clk <= clock @[lib.scala 406:18] + rvclkhdr_6.io.en <= _T_4371 @[lib.scala 407:17] + rvclkhdr_6.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24] + reg _T_4372 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4371 : @[Reg.scala 28:19] + _T_4372 <= buf_addr_in[2] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4373 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 528:80] + inst rvclkhdr_7 of rvclkhdr_7 @[lib.scala 404:23] + rvclkhdr_7.clock <= clock + rvclkhdr_7.reset <= reset + rvclkhdr_7.io.clk <= clock @[lib.scala 406:18] + rvclkhdr_7.io.en <= _T_4373 @[lib.scala 407:17] + rvclkhdr_7.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24] + reg _T_4374 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4373 : @[Reg.scala 28:19] + _T_4374 <= buf_addr_in[3] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_addr[0] <= _T_4368 @[lsu_bus_buffer.scala 528:12] + buf_addr[1] <= _T_4370 @[lsu_bus_buffer.scala 528:12] + buf_addr[2] <= _T_4372 @[lsu_bus_buffer.scala 528:12] + buf_addr[3] <= _T_4374 @[lsu_bus_buffer.scala 528:12] + node _T_4375 = bits(buf_wr_en[0], 0, 0) @[lsu_bus_buffer.scala 529:125] + reg _T_4376 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4375 : @[Reg.scala 28:19] + _T_4376 <= buf_byteen_in[0] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4377 = bits(buf_wr_en[1], 0, 0) @[lsu_bus_buffer.scala 529:125] + reg _T_4378 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4377 : @[Reg.scala 28:19] + _T_4378 <= buf_byteen_in[1] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4379 = bits(buf_wr_en[2], 0, 0) @[lsu_bus_buffer.scala 529:125] + reg _T_4380 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4379 : @[Reg.scala 28:19] + _T_4380 <= buf_byteen_in[2] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + node _T_4381 = bits(buf_wr_en[3], 0, 0) @[lsu_bus_buffer.scala 529:125] + reg _T_4382 : UInt, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when _T_4381 : @[Reg.scala 28:19] + _T_4382 <= buf_byteen_in[3] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_byteen[0] <= _T_4376 @[lsu_bus_buffer.scala 529:14] + buf_byteen[1] <= _T_4378 @[lsu_bus_buffer.scala 529:14] + buf_byteen[2] <= _T_4380 @[lsu_bus_buffer.scala 529:14] + buf_byteen[3] <= _T_4382 @[lsu_bus_buffer.scala 529:14] + inst rvclkhdr_8 of rvclkhdr_8 @[lib.scala 404:23] + rvclkhdr_8.clock <= clock + rvclkhdr_8.reset <= reset + rvclkhdr_8.io.clk <= clock @[lib.scala 406:18] + rvclkhdr_8.io.en <= buf_data_en[0] @[lib.scala 407:17] + rvclkhdr_8.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24] + reg _T_4383 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when buf_data_en[0] : @[Reg.scala 28:19] + _T_4383 <= buf_data_in[0] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + inst rvclkhdr_9 of rvclkhdr_9 @[lib.scala 404:23] + rvclkhdr_9.clock <= clock + rvclkhdr_9.reset <= reset + rvclkhdr_9.io.clk <= clock @[lib.scala 406:18] + rvclkhdr_9.io.en <= buf_data_en[1] @[lib.scala 407:17] + rvclkhdr_9.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24] + reg _T_4384 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when buf_data_en[1] : @[Reg.scala 28:19] + _T_4384 <= buf_data_in[1] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + inst rvclkhdr_10 of rvclkhdr_10 @[lib.scala 404:23] + rvclkhdr_10.clock <= clock + rvclkhdr_10.reset <= reset + rvclkhdr_10.io.clk <= clock @[lib.scala 406:18] + rvclkhdr_10.io.en <= buf_data_en[2] @[lib.scala 407:17] + rvclkhdr_10.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24] + reg _T_4385 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when buf_data_en[2] : @[Reg.scala 28:19] + _T_4385 <= buf_data_in[2] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + inst rvclkhdr_11 of rvclkhdr_11 @[lib.scala 404:23] + rvclkhdr_11.clock <= clock + rvclkhdr_11.reset <= reset + rvclkhdr_11.io.clk <= clock @[lib.scala 406:18] + rvclkhdr_11.io.en <= buf_data_en[3] @[lib.scala 407:17] + rvclkhdr_11.io.scan_mode <= UInt<1>("h00") @[lib.scala 408:24] + reg _T_4386 : UInt, clock with : (reset => (reset, UInt<1>("h00"))) @[Reg.scala 27:20] + when buf_data_en[3] : @[Reg.scala 28:19] + _T_4386 <= buf_data_in[3] @[Reg.scala 28:23] + skip @[Reg.scala 28:19] + buf_data[0] <= _T_4383 @[lsu_bus_buffer.scala 530:12] + buf_data[1] <= _T_4384 @[lsu_bus_buffer.scala 530:12] + buf_data[2] <= _T_4385 @[lsu_bus_buffer.scala 530:12] + buf_data[3] <= _T_4386 @[lsu_bus_buffer.scala 530:12] + node _T_4387 = eq(buf_rst[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 531:81] + node _T_4388 = bits(buf_error, 0, 0) @[lsu_bus_buffer.scala 531:133] + node _T_4389 = mux(buf_error_en[0], UInt<1>("h01"), _T_4388) @[lsu_bus_buffer.scala 531:98] + node _T_4390 = and(_T_4387, _T_4389) @[lsu_bus_buffer.scala 531:93] + reg _T_4391 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 531:80] + _T_4391 <= _T_4390 @[lsu_bus_buffer.scala 531:80] + node _T_4392 = eq(buf_rst[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 531:81] + node _T_4393 = bits(buf_error, 1, 1) @[lsu_bus_buffer.scala 531:133] + node _T_4394 = mux(buf_error_en[1], UInt<1>("h01"), _T_4393) @[lsu_bus_buffer.scala 531:98] + node _T_4395 = and(_T_4392, _T_4394) @[lsu_bus_buffer.scala 531:93] + reg _T_4396 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 531:80] + _T_4396 <= _T_4395 @[lsu_bus_buffer.scala 531:80] + node _T_4397 = eq(buf_rst[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 531:81] + node _T_4398 = bits(buf_error, 2, 2) @[lsu_bus_buffer.scala 531:133] + node _T_4399 = mux(buf_error_en[2], UInt<1>("h01"), _T_4398) @[lsu_bus_buffer.scala 531:98] + node _T_4400 = and(_T_4397, _T_4399) @[lsu_bus_buffer.scala 531:93] + reg _T_4401 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 531:80] + _T_4401 <= _T_4400 @[lsu_bus_buffer.scala 531:80] + node _T_4402 = eq(buf_rst[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 531:81] + node _T_4403 = bits(buf_error, 3, 3) @[lsu_bus_buffer.scala 531:133] + node _T_4404 = mux(buf_error_en[3], UInt<1>("h01"), _T_4403) @[lsu_bus_buffer.scala 531:98] + node _T_4405 = and(_T_4402, _T_4404) @[lsu_bus_buffer.scala 531:93] + reg _T_4406 : UInt<1>, io.lsu_bus_buf_c1_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 531:80] + _T_4406 <= _T_4405 @[lsu_bus_buffer.scala 531:80] + node _T_4407 = cat(_T_4406, _T_4401) @[Cat.scala 29:58] + node _T_4408 = cat(_T_4407, _T_4396) @[Cat.scala 29:58] + node _T_4409 = cat(_T_4408, _T_4391) @[Cat.scala 29:58] + buf_error <= _T_4409 @[lsu_bus_buffer.scala 531:13] + node _T_4410 = cat(io.lsu_busreq_m, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_4411 = mux(io.ldst_dual_m, _T_4410, io.lsu_busreq_m) @[lsu_bus_buffer.scala 532:28] + node _T_4412 = cat(io.lsu_busreq_r, UInt<1>("h00")) @[Cat.scala 29:58] + node _T_4413 = mux(io.ldst_dual_r, _T_4412, io.lsu_busreq_r) @[lsu_bus_buffer.scala 532:94] + node _T_4414 = add(_T_4411, _T_4413) @[lsu_bus_buffer.scala 532:88] + node _T_4415 = add(_T_4414, ibuf_valid) @[lsu_bus_buffer.scala 532:154] + node _T_4416 = neq(buf_state[0], UInt<3>("h00")) @[lsu_bus_buffer.scala 532:190] + node _T_4417 = neq(buf_state[1], UInt<3>("h00")) @[lsu_bus_buffer.scala 532:190] + node _T_4418 = neq(buf_state[2], UInt<3>("h00")) @[lsu_bus_buffer.scala 532:190] + node _T_4419 = neq(buf_state[3], UInt<3>("h00")) @[lsu_bus_buffer.scala 532:190] + node _T_4420 = add(_T_4416, _T_4417) @[lsu_bus_buffer.scala 532:217] + node _T_4421 = add(_T_4420, _T_4418) @[lsu_bus_buffer.scala 532:217] + node _T_4422 = add(_T_4421, _T_4419) @[lsu_bus_buffer.scala 532:217] + node _T_4423 = add(_T_4415, _T_4422) @[lsu_bus_buffer.scala 532:169] + node buf_numvld_any = tail(_T_4423, 1) @[lsu_bus_buffer.scala 532:169] + node _T_4424 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 533:60] + node _T_4425 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 533:79] + node _T_4426 = and(_T_4424, _T_4425) @[lsu_bus_buffer.scala 533:64] + node _T_4427 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 533:91] + node _T_4428 = and(_T_4426, _T_4427) @[lsu_bus_buffer.scala 533:89] + node _T_4429 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 533:60] + node _T_4430 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 533:79] + node _T_4431 = and(_T_4429, _T_4430) @[lsu_bus_buffer.scala 533:64] + node _T_4432 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 533:91] + node _T_4433 = and(_T_4431, _T_4432) @[lsu_bus_buffer.scala 533:89] + node _T_4434 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 533:60] + node _T_4435 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 533:79] + node _T_4436 = and(_T_4434, _T_4435) @[lsu_bus_buffer.scala 533:64] + node _T_4437 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 533:91] + node _T_4438 = and(_T_4436, _T_4437) @[lsu_bus_buffer.scala 533:89] + node _T_4439 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 533:60] + node _T_4440 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 533:79] + node _T_4441 = and(_T_4439, _T_4440) @[lsu_bus_buffer.scala 533:64] + node _T_4442 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 533:91] + node _T_4443 = and(_T_4441, _T_4442) @[lsu_bus_buffer.scala 533:89] + node _T_4444 = add(_T_4443, _T_4438) @[lsu_bus_buffer.scala 533:142] + node _T_4445 = add(_T_4444, _T_4433) @[lsu_bus_buffer.scala 533:142] + node _T_4446 = add(_T_4445, _T_4428) @[lsu_bus_buffer.scala 533:142] + buf_numvld_wrcmd_any <= _T_4446 @[lsu_bus_buffer.scala 533:24] + node _T_4447 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 534:63] + node _T_4448 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 534:75] + node _T_4449 = and(_T_4447, _T_4448) @[lsu_bus_buffer.scala 534:73] + node _T_4450 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 534:63] + node _T_4451 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 534:75] + node _T_4452 = and(_T_4450, _T_4451) @[lsu_bus_buffer.scala 534:73] + node _T_4453 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 534:63] + node _T_4454 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 534:75] + node _T_4455 = and(_T_4453, _T_4454) @[lsu_bus_buffer.scala 534:73] + node _T_4456 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 534:63] + node _T_4457 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 534:75] + node _T_4458 = and(_T_4456, _T_4457) @[lsu_bus_buffer.scala 534:73] + node _T_4459 = add(_T_4458, _T_4455) @[lsu_bus_buffer.scala 534:126] + node _T_4460 = add(_T_4459, _T_4452) @[lsu_bus_buffer.scala 534:126] + node _T_4461 = add(_T_4460, _T_4449) @[lsu_bus_buffer.scala 534:126] + buf_numvld_cmd_any <= _T_4461 @[lsu_bus_buffer.scala 534:22] + node _T_4462 = eq(buf_state[0], UInt<3>("h01")) @[lsu_bus_buffer.scala 535:63] + node _T_4463 = eq(buf_state[0], UInt<3>("h02")) @[lsu_bus_buffer.scala 535:90] + node _T_4464 = eq(buf_cmd_state_bus_en[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 535:102] + node _T_4465 = and(_T_4463, _T_4464) @[lsu_bus_buffer.scala 535:100] + node _T_4466 = or(_T_4462, _T_4465) @[lsu_bus_buffer.scala 535:74] + node _T_4467 = eq(buf_state[1], UInt<3>("h01")) @[lsu_bus_buffer.scala 535:63] + node _T_4468 = eq(buf_state[1], UInt<3>("h02")) @[lsu_bus_buffer.scala 535:90] + node _T_4469 = eq(buf_cmd_state_bus_en[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 535:102] + node _T_4470 = and(_T_4468, _T_4469) @[lsu_bus_buffer.scala 535:100] + node _T_4471 = or(_T_4467, _T_4470) @[lsu_bus_buffer.scala 535:74] + node _T_4472 = eq(buf_state[2], UInt<3>("h01")) @[lsu_bus_buffer.scala 535:63] + node _T_4473 = eq(buf_state[2], UInt<3>("h02")) @[lsu_bus_buffer.scala 535:90] + node _T_4474 = eq(buf_cmd_state_bus_en[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 535:102] + node _T_4475 = and(_T_4473, _T_4474) @[lsu_bus_buffer.scala 535:100] + node _T_4476 = or(_T_4472, _T_4475) @[lsu_bus_buffer.scala 535:74] + node _T_4477 = eq(buf_state[3], UInt<3>("h01")) @[lsu_bus_buffer.scala 535:63] + node _T_4478 = eq(buf_state[3], UInt<3>("h02")) @[lsu_bus_buffer.scala 535:90] + node _T_4479 = eq(buf_cmd_state_bus_en[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 535:102] + node _T_4480 = and(_T_4478, _T_4479) @[lsu_bus_buffer.scala 535:100] + node _T_4481 = or(_T_4477, _T_4480) @[lsu_bus_buffer.scala 535:74] + node _T_4482 = add(_T_4481, _T_4476) @[lsu_bus_buffer.scala 535:154] + node _T_4483 = add(_T_4482, _T_4471) @[lsu_bus_buffer.scala 535:154] + node _T_4484 = add(_T_4483, _T_4466) @[lsu_bus_buffer.scala 535:154] + buf_numvld_pend_any <= _T_4484 @[lsu_bus_buffer.scala 535:23] + node _T_4485 = eq(buf_state[0], UInt<3>("h05")) @[lsu_bus_buffer.scala 536:61] + node _T_4486 = eq(buf_state[1], UInt<3>("h05")) @[lsu_bus_buffer.scala 536:61] + node _T_4487 = eq(buf_state[2], UInt<3>("h05")) @[lsu_bus_buffer.scala 536:61] + node _T_4488 = eq(buf_state[3], UInt<3>("h05")) @[lsu_bus_buffer.scala 536:61] + node _T_4489 = or(_T_4488, _T_4487) @[lsu_bus_buffer.scala 536:93] + node _T_4490 = or(_T_4489, _T_4486) @[lsu_bus_buffer.scala 536:93] + node _T_4491 = or(_T_4490, _T_4485) @[lsu_bus_buffer.scala 536:93] + any_done_wait_state <= _T_4491 @[lsu_bus_buffer.scala 536:23] + node _T_4492 = orr(buf_numvld_pend_any) @[lsu_bus_buffer.scala 537:53] + io.lsu_bus_buffer_pend_any <= _T_4492 @[lsu_bus_buffer.scala 537:30] + node _T_4493 = and(io.ldst_dual_d, io.dec_lsu_valid_raw_d) @[lsu_bus_buffer.scala 538:52] + node _T_4494 = geq(buf_numvld_any, UInt<2>("h03")) @[lsu_bus_buffer.scala 538:92] + node _T_4495 = eq(buf_numvld_any, UInt<3>("h04")) @[lsu_bus_buffer.scala 538:121] + node _T_4496 = mux(_T_4493, _T_4494, _T_4495) @[lsu_bus_buffer.scala 538:36] + io.lsu_bus_buffer_full_any <= _T_4496 @[lsu_bus_buffer.scala 538:30] + node _T_4497 = orr(buf_state[0]) @[lsu_bus_buffer.scala 539:52] + node _T_4498 = orr(buf_state[1]) @[lsu_bus_buffer.scala 539:52] + node _T_4499 = orr(buf_state[2]) @[lsu_bus_buffer.scala 539:52] + node _T_4500 = orr(buf_state[3]) @[lsu_bus_buffer.scala 539:52] + node _T_4501 = or(_T_4497, _T_4498) @[lsu_bus_buffer.scala 539:65] + node _T_4502 = or(_T_4501, _T_4499) @[lsu_bus_buffer.scala 539:65] + node _T_4503 = or(_T_4502, _T_4500) @[lsu_bus_buffer.scala 539:65] + node _T_4504 = eq(_T_4503, UInt<1>("h00")) @[lsu_bus_buffer.scala 539:34] + node _T_4505 = eq(ibuf_valid, UInt<1>("h00")) @[lsu_bus_buffer.scala 539:72] + node _T_4506 = and(_T_4504, _T_4505) @[lsu_bus_buffer.scala 539:70] + node _T_4507 = eq(obuf_valid, UInt<1>("h00")) @[lsu_bus_buffer.scala 539:86] + node _T_4508 = and(_T_4506, _T_4507) @[lsu_bus_buffer.scala 539:84] + io.lsu_bus_buffer_empty_any <= _T_4508 @[lsu_bus_buffer.scala 539:31] + node _T_4509 = and(io.lsu_busreq_m, io.lsu_pkt_m.valid) @[lsu_bus_buffer.scala 541:64] + node _T_4510 = and(_T_4509, io.lsu_pkt_m.bits.load) @[lsu_bus_buffer.scala 541:85] + node _T_4511 = eq(io.flush_m_up, UInt<1>("h00")) @[lsu_bus_buffer.scala 541:112] + node _T_4512 = and(_T_4510, _T_4511) @[lsu_bus_buffer.scala 541:110] + node _T_4513 = eq(io.ld_full_hit_m, UInt<1>("h00")) @[lsu_bus_buffer.scala 541:129] + node _T_4514 = and(_T_4512, _T_4513) @[lsu_bus_buffer.scala 541:127] + io.dctl_busbuff.lsu_nonblock_load_valid_m <= _T_4514 @[lsu_bus_buffer.scala 541:45] + io.dctl_busbuff.lsu_nonblock_load_tag_m <= WrPtr0_m @[lsu_bus_buffer.scala 542:43] + wire lsu_nonblock_load_valid_r : UInt<1> + lsu_nonblock_load_valid_r <= UInt<1>("h00") + node _T_4515 = eq(io.lsu_commit_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 544:74] + node _T_4516 = and(lsu_nonblock_load_valid_r, _T_4515) @[lsu_bus_buffer.scala 544:72] + io.dctl_busbuff.lsu_nonblock_load_inv_r <= _T_4516 @[lsu_bus_buffer.scala 544:43] + io.dctl_busbuff.lsu_nonblock_load_inv_tag_r <= WrPtr0_r @[lsu_bus_buffer.scala 545:47] + node _T_4517 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 546:80] + node _T_4518 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 546:106] + node _T_4519 = eq(_T_4518, UInt<1>("h00")) @[lsu_bus_buffer.scala 546:95] + node _T_4520 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 546:80] + node _T_4521 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 546:106] + node _T_4522 = eq(_T_4521, UInt<1>("h00")) @[lsu_bus_buffer.scala 546:95] + node _T_4523 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 546:80] + node _T_4524 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 546:106] + node _T_4525 = eq(_T_4524, UInt<1>("h00")) @[lsu_bus_buffer.scala 546:95] + node _T_4526 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 546:80] + node _T_4527 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 546:106] + node _T_4528 = eq(_T_4527, UInt<1>("h00")) @[lsu_bus_buffer.scala 546:95] + node _T_4529 = mux(_T_4517, _T_4519, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4530 = mux(_T_4520, _T_4522, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4531 = mux(_T_4523, _T_4525, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4532 = mux(_T_4526, _T_4528, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4533 = or(_T_4529, _T_4530) @[Mux.scala 27:72] + node _T_4534 = or(_T_4533, _T_4531) @[Mux.scala 27:72] + node _T_4535 = or(_T_4534, _T_4532) @[Mux.scala 27:72] + wire lsu_nonblock_load_data_ready : UInt<1> @[Mux.scala 27:72] + lsu_nonblock_load_data_ready <= _T_4535 @[Mux.scala 27:72] + node _T_4536 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 547:93] + node _T_4537 = bits(buf_error, 0, 0) @[lsu_bus_buffer.scala 547:117] + node _T_4538 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 547:133] + node _T_4539 = eq(_T_4538, UInt<1>("h00")) @[lsu_bus_buffer.scala 547:123] + node _T_4540 = and(_T_4537, _T_4539) @[lsu_bus_buffer.scala 547:121] + node _T_4541 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 547:93] + node _T_4542 = bits(buf_error, 1, 1) @[lsu_bus_buffer.scala 547:117] + node _T_4543 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 547:133] + node _T_4544 = eq(_T_4543, UInt<1>("h00")) @[lsu_bus_buffer.scala 547:123] + node _T_4545 = and(_T_4542, _T_4544) @[lsu_bus_buffer.scala 547:121] + node _T_4546 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 547:93] + node _T_4547 = bits(buf_error, 2, 2) @[lsu_bus_buffer.scala 547:117] + node _T_4548 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 547:133] + node _T_4549 = eq(_T_4548, UInt<1>("h00")) @[lsu_bus_buffer.scala 547:123] + node _T_4550 = and(_T_4547, _T_4549) @[lsu_bus_buffer.scala 547:121] + node _T_4551 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 547:93] + node _T_4552 = bits(buf_error, 3, 3) @[lsu_bus_buffer.scala 547:117] + node _T_4553 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 547:133] + node _T_4554 = eq(_T_4553, UInt<1>("h00")) @[lsu_bus_buffer.scala 547:123] + node _T_4555 = and(_T_4552, _T_4554) @[lsu_bus_buffer.scala 547:121] + node _T_4556 = mux(_T_4536, _T_4540, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4557 = mux(_T_4541, _T_4545, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4558 = mux(_T_4546, _T_4550, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4559 = mux(_T_4551, _T_4555, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4560 = or(_T_4556, _T_4557) @[Mux.scala 27:72] + node _T_4561 = or(_T_4560, _T_4558) @[Mux.scala 27:72] + node _T_4562 = or(_T_4561, _T_4559) @[Mux.scala 27:72] + wire _T_4563 : UInt<1> @[Mux.scala 27:72] + _T_4563 <= _T_4562 @[Mux.scala 27:72] + io.dctl_busbuff.lsu_nonblock_load_data_error <= _T_4563 @[lsu_bus_buffer.scala 547:48] + node _T_4564 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 548:91] + node _T_4565 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 548:114] + node _T_4566 = eq(_T_4565, UInt<1>("h00")) @[lsu_bus_buffer.scala 548:104] + node _T_4567 = and(_T_4564, _T_4566) @[lsu_bus_buffer.scala 548:102] + node _T_4568 = eq(buf_dual[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 548:121] + node _T_4569 = eq(buf_dualhi[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 548:136] + node _T_4570 = or(_T_4568, _T_4569) @[lsu_bus_buffer.scala 548:134] + node _T_4571 = and(_T_4567, _T_4570) @[lsu_bus_buffer.scala 548:118] + node _T_4572 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 548:91] + node _T_4573 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 548:114] + node _T_4574 = eq(_T_4573, UInt<1>("h00")) @[lsu_bus_buffer.scala 548:104] + node _T_4575 = and(_T_4572, _T_4574) @[lsu_bus_buffer.scala 548:102] + node _T_4576 = eq(buf_dual[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 548:121] + node _T_4577 = eq(buf_dualhi[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 548:136] + node _T_4578 = or(_T_4576, _T_4577) @[lsu_bus_buffer.scala 548:134] + node _T_4579 = and(_T_4575, _T_4578) @[lsu_bus_buffer.scala 548:118] + node _T_4580 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 548:91] + node _T_4581 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 548:114] + node _T_4582 = eq(_T_4581, UInt<1>("h00")) @[lsu_bus_buffer.scala 548:104] + node _T_4583 = and(_T_4580, _T_4582) @[lsu_bus_buffer.scala 548:102] + node _T_4584 = eq(buf_dual[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 548:121] + node _T_4585 = eq(buf_dualhi[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 548:136] + node _T_4586 = or(_T_4584, _T_4585) @[lsu_bus_buffer.scala 548:134] + node _T_4587 = and(_T_4583, _T_4586) @[lsu_bus_buffer.scala 548:118] + node _T_4588 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 548:91] + node _T_4589 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 548:114] + node _T_4590 = eq(_T_4589, UInt<1>("h00")) @[lsu_bus_buffer.scala 548:104] + node _T_4591 = and(_T_4588, _T_4590) @[lsu_bus_buffer.scala 548:102] + node _T_4592 = eq(buf_dual[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 548:121] + node _T_4593 = eq(buf_dualhi[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 548:136] + node _T_4594 = or(_T_4592, _T_4593) @[lsu_bus_buffer.scala 548:134] + node _T_4595 = and(_T_4591, _T_4594) @[lsu_bus_buffer.scala 548:118] + node _T_4596 = mux(_T_4571, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4597 = mux(_T_4579, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4598 = mux(_T_4587, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4599 = mux(_T_4595, UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4600 = or(_T_4596, _T_4597) @[Mux.scala 27:72] + node _T_4601 = or(_T_4600, _T_4598) @[Mux.scala 27:72] + node _T_4602 = or(_T_4601, _T_4599) @[Mux.scala 27:72] + wire _T_4603 : UInt<2> @[Mux.scala 27:72] + _T_4603 <= _T_4602 @[Mux.scala 27:72] + io.dctl_busbuff.lsu_nonblock_load_data_tag <= _T_4603 @[lsu_bus_buffer.scala 548:45] + node _T_4604 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 549:78] + node _T_4605 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 549:101] + node _T_4606 = eq(_T_4605, UInt<1>("h00")) @[lsu_bus_buffer.scala 549:91] + node _T_4607 = and(_T_4604, _T_4606) @[lsu_bus_buffer.scala 549:89] + node _T_4608 = eq(buf_dual[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 549:108] + node _T_4609 = eq(buf_dualhi[0], UInt<1>("h00")) @[lsu_bus_buffer.scala 549:123] + node _T_4610 = or(_T_4608, _T_4609) @[lsu_bus_buffer.scala 549:121] + node _T_4611 = and(_T_4607, _T_4610) @[lsu_bus_buffer.scala 549:105] + node _T_4612 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 549:78] + node _T_4613 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 549:101] + node _T_4614 = eq(_T_4613, UInt<1>("h00")) @[lsu_bus_buffer.scala 549:91] + node _T_4615 = and(_T_4612, _T_4614) @[lsu_bus_buffer.scala 549:89] + node _T_4616 = eq(buf_dual[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 549:108] + node _T_4617 = eq(buf_dualhi[1], UInt<1>("h00")) @[lsu_bus_buffer.scala 549:123] + node _T_4618 = or(_T_4616, _T_4617) @[lsu_bus_buffer.scala 549:121] + node _T_4619 = and(_T_4615, _T_4618) @[lsu_bus_buffer.scala 549:105] + node _T_4620 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 549:78] + node _T_4621 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 549:101] + node _T_4622 = eq(_T_4621, UInt<1>("h00")) @[lsu_bus_buffer.scala 549:91] + node _T_4623 = and(_T_4620, _T_4622) @[lsu_bus_buffer.scala 549:89] + node _T_4624 = eq(buf_dual[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 549:108] + node _T_4625 = eq(buf_dualhi[2], UInt<1>("h00")) @[lsu_bus_buffer.scala 549:123] + node _T_4626 = or(_T_4624, _T_4625) @[lsu_bus_buffer.scala 549:121] + node _T_4627 = and(_T_4623, _T_4626) @[lsu_bus_buffer.scala 549:105] + node _T_4628 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 549:78] + node _T_4629 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 549:101] + node _T_4630 = eq(_T_4629, UInt<1>("h00")) @[lsu_bus_buffer.scala 549:91] + node _T_4631 = and(_T_4628, _T_4630) @[lsu_bus_buffer.scala 549:89] + node _T_4632 = eq(buf_dual[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 549:108] + node _T_4633 = eq(buf_dualhi[3], UInt<1>("h00")) @[lsu_bus_buffer.scala 549:123] + node _T_4634 = or(_T_4632, _T_4633) @[lsu_bus_buffer.scala 549:121] + node _T_4635 = and(_T_4631, _T_4634) @[lsu_bus_buffer.scala 549:105] + node _T_4636 = mux(_T_4611, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4637 = mux(_T_4619, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4638 = mux(_T_4627, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4639 = mux(_T_4635, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4640 = or(_T_4636, _T_4637) @[Mux.scala 27:72] + node _T_4641 = or(_T_4640, _T_4638) @[Mux.scala 27:72] + node _T_4642 = or(_T_4641, _T_4639) @[Mux.scala 27:72] + wire lsu_nonblock_load_data_lo : UInt<32> @[Mux.scala 27:72] + lsu_nonblock_load_data_lo <= _T_4642 @[Mux.scala 27:72] + node _T_4643 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 550:78] + node _T_4644 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 550:101] + node _T_4645 = eq(_T_4644, UInt<1>("h00")) @[lsu_bus_buffer.scala 550:91] + node _T_4646 = and(_T_4643, _T_4645) @[lsu_bus_buffer.scala 550:89] + node _T_4647 = and(buf_dual[0], buf_dualhi[0]) @[lsu_bus_buffer.scala 550:120] + node _T_4648 = and(_T_4646, _T_4647) @[lsu_bus_buffer.scala 550:105] + node _T_4649 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 550:78] + node _T_4650 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 550:101] + node _T_4651 = eq(_T_4650, UInt<1>("h00")) @[lsu_bus_buffer.scala 550:91] + node _T_4652 = and(_T_4649, _T_4651) @[lsu_bus_buffer.scala 550:89] + node _T_4653 = and(buf_dual[1], buf_dualhi[1]) @[lsu_bus_buffer.scala 550:120] + node _T_4654 = and(_T_4652, _T_4653) @[lsu_bus_buffer.scala 550:105] + node _T_4655 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 550:78] + node _T_4656 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 550:101] + node _T_4657 = eq(_T_4656, UInt<1>("h00")) @[lsu_bus_buffer.scala 550:91] + node _T_4658 = and(_T_4655, _T_4657) @[lsu_bus_buffer.scala 550:89] + node _T_4659 = and(buf_dual[2], buf_dualhi[2]) @[lsu_bus_buffer.scala 550:120] + node _T_4660 = and(_T_4658, _T_4659) @[lsu_bus_buffer.scala 550:105] + node _T_4661 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 550:78] + node _T_4662 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 550:101] + node _T_4663 = eq(_T_4662, UInt<1>("h00")) @[lsu_bus_buffer.scala 550:91] + node _T_4664 = and(_T_4661, _T_4663) @[lsu_bus_buffer.scala 550:89] + node _T_4665 = and(buf_dual[3], buf_dualhi[3]) @[lsu_bus_buffer.scala 550:120] + node _T_4666 = and(_T_4664, _T_4665) @[lsu_bus_buffer.scala 550:105] + node _T_4667 = mux(_T_4648, buf_data[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4668 = mux(_T_4654, buf_data[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4669 = mux(_T_4660, buf_data[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4670 = mux(_T_4666, buf_data[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4671 = or(_T_4667, _T_4668) @[Mux.scala 27:72] + node _T_4672 = or(_T_4671, _T_4669) @[Mux.scala 27:72] + node _T_4673 = or(_T_4672, _T_4670) @[Mux.scala 27:72] + wire lsu_nonblock_load_data_hi : UInt<32> @[Mux.scala 27:72] + lsu_nonblock_load_data_hi <= _T_4673 @[Mux.scala 27:72] + node _T_4674 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_4675 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_4676 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_4677 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_4678 = mux(_T_4674, buf_addr[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4679 = mux(_T_4675, buf_addr[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4680 = mux(_T_4676, buf_addr[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4681 = mux(_T_4677, buf_addr[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4682 = or(_T_4678, _T_4679) @[Mux.scala 27:72] + node _T_4683 = or(_T_4682, _T_4680) @[Mux.scala 27:72] + node _T_4684 = or(_T_4683, _T_4681) @[Mux.scala 27:72] + wire _T_4685 : UInt<32> @[Mux.scala 27:72] + _T_4685 <= _T_4684 @[Mux.scala 27:72] + node lsu_nonblock_addr_offset = bits(_T_4685, 1, 0) @[lsu_bus_buffer.scala 551:96] + node _T_4686 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 62:123] + node _T_4687 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 62:123] + node _T_4688 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 62:123] + node _T_4689 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 62:123] + node _T_4690 = mux(_T_4686, buf_sz[0], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4691 = mux(_T_4687, buf_sz[1], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4692 = mux(_T_4688, buf_sz[2], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4693 = mux(_T_4689, buf_sz[3], UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4694 = or(_T_4690, _T_4691) @[Mux.scala 27:72] + node _T_4695 = or(_T_4694, _T_4692) @[Mux.scala 27:72] + node _T_4696 = or(_T_4695, _T_4693) @[Mux.scala 27:72] + wire lsu_nonblock_sz : UInt<2> @[Mux.scala 27:72] + lsu_nonblock_sz <= _T_4696 @[Mux.scala 27:72] + node _T_4697 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h00")) @[lsu_bus_buffer.scala 61:118] + node _T_4698 = bits(buf_unsign, 0, 0) @[lsu_bus_buffer.scala 61:129] + node _T_4699 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<1>("h01")) @[lsu_bus_buffer.scala 61:118] + node _T_4700 = bits(buf_unsign, 1, 1) @[lsu_bus_buffer.scala 61:129] + node _T_4701 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h02")) @[lsu_bus_buffer.scala 61:118] + node _T_4702 = bits(buf_unsign, 2, 2) @[lsu_bus_buffer.scala 61:129] + node _T_4703 = eq(io.dctl_busbuff.lsu_nonblock_load_data_tag, UInt<2>("h03")) @[lsu_bus_buffer.scala 61:118] + node _T_4704 = bits(buf_unsign, 3, 3) @[lsu_bus_buffer.scala 61:129] + node _T_4705 = mux(_T_4697, _T_4698, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4706 = mux(_T_4699, _T_4700, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4707 = mux(_T_4701, _T_4702, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4708 = mux(_T_4703, _T_4704, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4709 = or(_T_4705, _T_4706) @[Mux.scala 27:72] + node _T_4710 = or(_T_4709, _T_4707) @[Mux.scala 27:72] + node _T_4711 = or(_T_4710, _T_4708) @[Mux.scala 27:72] + wire lsu_nonblock_unsign : UInt<1> @[Mux.scala 27:72] + lsu_nonblock_unsign <= _T_4711 @[Mux.scala 27:72] + node _T_4712 = cat(lsu_nonblock_load_data_hi, lsu_nonblock_load_data_lo) @[Cat.scala 29:58] + node _T_4713 = mul(lsu_nonblock_addr_offset, UInt<4>("h08")) @[lsu_bus_buffer.scala 555:121] + node lsu_nonblock_data_unalgn = dshr(_T_4712, _T_4713) @[lsu_bus_buffer.scala 555:92] + node _T_4714 = eq(io.dctl_busbuff.lsu_nonblock_load_data_error, UInt<1>("h00")) @[lsu_bus_buffer.scala 557:82] + node _T_4715 = and(lsu_nonblock_load_data_ready, _T_4714) @[lsu_bus_buffer.scala 557:80] + io.dctl_busbuff.lsu_nonblock_load_data_valid <= _T_4715 @[lsu_bus_buffer.scala 557:48] + node _T_4716 = eq(lsu_nonblock_sz, UInt<1>("h00")) @[lsu_bus_buffer.scala 558:81] + node _T_4717 = and(lsu_nonblock_unsign, _T_4716) @[lsu_bus_buffer.scala 558:63] + node _T_4718 = bits(lsu_nonblock_data_unalgn, 7, 0) @[lsu_bus_buffer.scala 558:131] + node _T_4719 = cat(UInt<24>("h00"), _T_4718) @[Cat.scala 29:58] + node _T_4720 = eq(lsu_nonblock_sz, UInt<1>("h01")) @[lsu_bus_buffer.scala 559:45] + node _T_4721 = and(lsu_nonblock_unsign, _T_4720) @[lsu_bus_buffer.scala 559:26] + node _T_4722 = bits(lsu_nonblock_data_unalgn, 15, 0) @[lsu_bus_buffer.scala 559:95] + node _T_4723 = cat(UInt<16>("h00"), _T_4722) @[Cat.scala 29:58] + node _T_4724 = eq(lsu_nonblock_unsign, UInt<1>("h00")) @[lsu_bus_buffer.scala 560:6] + node _T_4725 = eq(lsu_nonblock_sz, UInt<1>("h00")) @[lsu_bus_buffer.scala 560:45] + node _T_4726 = and(_T_4724, _T_4725) @[lsu_bus_buffer.scala 560:27] + node _T_4727 = bits(lsu_nonblock_data_unalgn, 7, 7) @[lsu_bus_buffer.scala 560:93] + node _T_4728 = bits(_T_4727, 0, 0) @[Bitwise.scala 72:15] + node _T_4729 = mux(_T_4728, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12] + node _T_4730 = bits(lsu_nonblock_data_unalgn, 7, 0) @[lsu_bus_buffer.scala 560:123] + node _T_4731 = cat(_T_4729, _T_4730) @[Cat.scala 29:58] + node _T_4732 = eq(lsu_nonblock_unsign, UInt<1>("h00")) @[lsu_bus_buffer.scala 561:6] + node _T_4733 = eq(lsu_nonblock_sz, UInt<1>("h01")) @[lsu_bus_buffer.scala 561:45] + node _T_4734 = and(_T_4732, _T_4733) @[lsu_bus_buffer.scala 561:27] + node _T_4735 = bits(lsu_nonblock_data_unalgn, 15, 15) @[lsu_bus_buffer.scala 561:93] + node _T_4736 = bits(_T_4735, 0, 0) @[Bitwise.scala 72:15] + node _T_4737 = mux(_T_4736, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] + node _T_4738 = bits(lsu_nonblock_data_unalgn, 15, 0) @[lsu_bus_buffer.scala 561:124] + node _T_4739 = cat(_T_4737, _T_4738) @[Cat.scala 29:58] + node _T_4740 = eq(lsu_nonblock_sz, UInt<2>("h02")) @[lsu_bus_buffer.scala 562:21] + node _T_4741 = mux(_T_4717, _T_4719, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4742 = mux(_T_4721, _T_4723, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4743 = mux(_T_4726, _T_4731, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4744 = mux(_T_4734, _T_4739, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4745 = mux(_T_4740, lsu_nonblock_data_unalgn, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4746 = or(_T_4741, _T_4742) @[Mux.scala 27:72] + node _T_4747 = or(_T_4746, _T_4743) @[Mux.scala 27:72] + node _T_4748 = or(_T_4747, _T_4744) @[Mux.scala 27:72] + node _T_4749 = or(_T_4748, _T_4745) @[Mux.scala 27:72] + wire _T_4750 : UInt<64> @[Mux.scala 27:72] + _T_4750 <= _T_4749 @[Mux.scala 27:72] + io.lsu_nonblock_load_data <= _T_4750 @[lsu_bus_buffer.scala 558:29] + node _T_4751 = eq(buf_state[0], UInt<3>("h03")) @[lsu_bus_buffer.scala 563:62] + node _T_4752 = bits(buf_sideeffect, 0, 0) @[lsu_bus_buffer.scala 563:89] + node _T_4753 = and(_T_4751, _T_4752) @[lsu_bus_buffer.scala 563:73] + node _T_4754 = and(_T_4753, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[lsu_bus_buffer.scala 563:93] + node _T_4755 = eq(buf_state[1], UInt<3>("h03")) @[lsu_bus_buffer.scala 563:62] + node _T_4756 = bits(buf_sideeffect, 1, 1) @[lsu_bus_buffer.scala 563:89] + node _T_4757 = and(_T_4755, _T_4756) @[lsu_bus_buffer.scala 563:73] + node _T_4758 = and(_T_4757, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[lsu_bus_buffer.scala 563:93] + node _T_4759 = eq(buf_state[2], UInt<3>("h03")) @[lsu_bus_buffer.scala 563:62] + node _T_4760 = bits(buf_sideeffect, 2, 2) @[lsu_bus_buffer.scala 563:89] + node _T_4761 = and(_T_4759, _T_4760) @[lsu_bus_buffer.scala 563:73] + node _T_4762 = and(_T_4761, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[lsu_bus_buffer.scala 563:93] + node _T_4763 = eq(buf_state[3], UInt<3>("h03")) @[lsu_bus_buffer.scala 563:62] + node _T_4764 = bits(buf_sideeffect, 3, 3) @[lsu_bus_buffer.scala 563:89] + node _T_4765 = and(_T_4763, _T_4764) @[lsu_bus_buffer.scala 563:73] + node _T_4766 = and(_T_4765, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[lsu_bus_buffer.scala 563:93] + node _T_4767 = or(_T_4754, _T_4758) @[lsu_bus_buffer.scala 563:153] + node _T_4768 = or(_T_4767, _T_4762) @[lsu_bus_buffer.scala 563:153] + node _T_4769 = or(_T_4768, _T_4766) @[lsu_bus_buffer.scala 563:153] + node _T_4770 = and(obuf_valid, obuf_sideeffect) @[lsu_bus_buffer.scala 563:171] + node _T_4771 = and(_T_4770, io.tlu_busbuff.dec_tlu_sideeffect_posted_disable) @[lsu_bus_buffer.scala 563:189] + node _T_4772 = or(_T_4769, _T_4771) @[lsu_bus_buffer.scala 563:157] + bus_sideeffect_pend <= _T_4772 @[lsu_bus_buffer.scala 563:23] + node _T_4773 = eq(buf_state[0], UInt<3>("h03")) @[lsu_bus_buffer.scala 564:71] + node _T_4774 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 565:31] + node _T_4775 = bits(buf_addr[0], 31, 3) @[lsu_bus_buffer.scala 565:51] + node _T_4776 = eq(_T_4774, _T_4775) @[lsu_bus_buffer.scala 565:37] + node _T_4777 = and(obuf_valid, _T_4776) @[lsu_bus_buffer.scala 565:19] + node _T_4778 = eq(obuf_tag0, UInt<1>("h00")) @[lsu_bus_buffer.scala 565:73] + node _T_4779 = eq(obuf_tag1, UInt<1>("h00")) @[lsu_bus_buffer.scala 565:107] + node _T_4780 = and(obuf_merge, _T_4779) @[lsu_bus_buffer.scala 565:95] + node _T_4781 = or(_T_4778, _T_4780) @[lsu_bus_buffer.scala 565:81] + node _T_4782 = eq(_T_4781, UInt<1>("h00")) @[lsu_bus_buffer.scala 565:61] + node _T_4783 = and(_T_4777, _T_4782) @[lsu_bus_buffer.scala 565:59] + node _T_4784 = eq(buf_state[1], UInt<3>("h03")) @[lsu_bus_buffer.scala 564:71] + node _T_4785 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 565:31] + node _T_4786 = bits(buf_addr[1], 31, 3) @[lsu_bus_buffer.scala 565:51] + node _T_4787 = eq(_T_4785, _T_4786) @[lsu_bus_buffer.scala 565:37] + node _T_4788 = and(obuf_valid, _T_4787) @[lsu_bus_buffer.scala 565:19] + node _T_4789 = eq(obuf_tag0, UInt<1>("h01")) @[lsu_bus_buffer.scala 565:73] + node _T_4790 = eq(obuf_tag1, UInt<1>("h01")) @[lsu_bus_buffer.scala 565:107] + node _T_4791 = and(obuf_merge, _T_4790) @[lsu_bus_buffer.scala 565:95] + node _T_4792 = or(_T_4789, _T_4791) @[lsu_bus_buffer.scala 565:81] + node _T_4793 = eq(_T_4792, UInt<1>("h00")) @[lsu_bus_buffer.scala 565:61] + node _T_4794 = and(_T_4788, _T_4793) @[lsu_bus_buffer.scala 565:59] + node _T_4795 = eq(buf_state[2], UInt<3>("h03")) @[lsu_bus_buffer.scala 564:71] + node _T_4796 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 565:31] + node _T_4797 = bits(buf_addr[2], 31, 3) @[lsu_bus_buffer.scala 565:51] + node _T_4798 = eq(_T_4796, _T_4797) @[lsu_bus_buffer.scala 565:37] + node _T_4799 = and(obuf_valid, _T_4798) @[lsu_bus_buffer.scala 565:19] + node _T_4800 = eq(obuf_tag0, UInt<2>("h02")) @[lsu_bus_buffer.scala 565:73] + node _T_4801 = eq(obuf_tag1, UInt<2>("h02")) @[lsu_bus_buffer.scala 565:107] + node _T_4802 = and(obuf_merge, _T_4801) @[lsu_bus_buffer.scala 565:95] + node _T_4803 = or(_T_4800, _T_4802) @[lsu_bus_buffer.scala 565:81] + node _T_4804 = eq(_T_4803, UInt<1>("h00")) @[lsu_bus_buffer.scala 565:61] + node _T_4805 = and(_T_4799, _T_4804) @[lsu_bus_buffer.scala 565:59] + node _T_4806 = eq(buf_state[3], UInt<3>("h03")) @[lsu_bus_buffer.scala 564:71] + node _T_4807 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 565:31] + node _T_4808 = bits(buf_addr[3], 31, 3) @[lsu_bus_buffer.scala 565:51] + node _T_4809 = eq(_T_4807, _T_4808) @[lsu_bus_buffer.scala 565:37] + node _T_4810 = and(obuf_valid, _T_4809) @[lsu_bus_buffer.scala 565:19] + node _T_4811 = eq(obuf_tag0, UInt<2>("h03")) @[lsu_bus_buffer.scala 565:73] + node _T_4812 = eq(obuf_tag1, UInt<2>("h03")) @[lsu_bus_buffer.scala 565:107] + node _T_4813 = and(obuf_merge, _T_4812) @[lsu_bus_buffer.scala 565:95] + node _T_4814 = or(_T_4811, _T_4813) @[lsu_bus_buffer.scala 565:81] + node _T_4815 = eq(_T_4814, UInt<1>("h00")) @[lsu_bus_buffer.scala 565:61] + node _T_4816 = and(_T_4810, _T_4815) @[lsu_bus_buffer.scala 565:59] + node _T_4817 = mux(_T_4773, _T_4783, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4818 = mux(_T_4784, _T_4794, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4819 = mux(_T_4795, _T_4805, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4820 = mux(_T_4806, _T_4816, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4821 = or(_T_4817, _T_4818) @[Mux.scala 27:72] + node _T_4822 = or(_T_4821, _T_4819) @[Mux.scala 27:72] + node _T_4823 = or(_T_4822, _T_4820) @[Mux.scala 27:72] + wire _T_4824 : UInt<1> @[Mux.scala 27:72] + _T_4824 <= _T_4823 @[Mux.scala 27:72] + bus_addr_match_pending <= _T_4824 @[lsu_bus_buffer.scala 564:26] + node _T_4825 = or(obuf_cmd_done, obuf_data_done) @[lsu_bus_buffer.scala 567:54] + node _T_4826 = mux(obuf_cmd_done, io.lsu_axi.w.ready, io.lsu_axi.aw.ready) @[lsu_bus_buffer.scala 567:75] + node _T_4827 = and(io.lsu_axi.aw.ready, io.lsu_axi.w.ready) @[lsu_bus_buffer.scala 567:153] + node _T_4828 = mux(_T_4825, _T_4826, _T_4827) @[lsu_bus_buffer.scala 567:39] + node _T_4829 = mux(obuf_write, _T_4828, io.lsu_axi.ar.ready) @[lsu_bus_buffer.scala 567:23] + bus_cmd_ready <= _T_4829 @[lsu_bus_buffer.scala 567:17] + node _T_4830 = and(io.lsu_axi.aw.valid, io.lsu_axi.aw.ready) @[lsu_bus_buffer.scala 568:40] + bus_wcmd_sent <= _T_4830 @[lsu_bus_buffer.scala 568:17] + node _T_4831 = and(io.lsu_axi.w.valid, io.lsu_axi.w.ready) @[lsu_bus_buffer.scala 569:40] + bus_wdata_sent <= _T_4831 @[lsu_bus_buffer.scala 569:18] + node _T_4832 = or(obuf_cmd_done, bus_wcmd_sent) @[lsu_bus_buffer.scala 570:35] + node _T_4833 = or(obuf_data_done, bus_wdata_sent) @[lsu_bus_buffer.scala 570:70] + node _T_4834 = and(_T_4832, _T_4833) @[lsu_bus_buffer.scala 570:52] + node _T_4835 = and(io.lsu_axi.ar.valid, io.lsu_axi.ar.ready) @[lsu_bus_buffer.scala 570:112] + node _T_4836 = or(_T_4834, _T_4835) @[lsu_bus_buffer.scala 570:89] + bus_cmd_sent <= _T_4836 @[lsu_bus_buffer.scala 570:16] + node _T_4837 = and(io.lsu_axi.r.valid, io.lsu_axi.r.ready) @[lsu_bus_buffer.scala 571:38] + bus_rsp_read <= _T_4837 @[lsu_bus_buffer.scala 571:16] + node _T_4838 = and(io.lsu_axi.b.valid, io.lsu_axi.b.ready) @[lsu_bus_buffer.scala 572:39] + bus_rsp_write <= _T_4838 @[lsu_bus_buffer.scala 572:17] + bus_rsp_read_tag <= io.lsu_axi.r.bits.id @[lsu_bus_buffer.scala 573:20] + bus_rsp_write_tag <= io.lsu_axi.b.bits.id @[lsu_bus_buffer.scala 574:21] + node _T_4839 = neq(io.lsu_axi.b.bits.resp, UInt<1>("h00")) @[lsu_bus_buffer.scala 575:66] + node _T_4840 = and(bus_rsp_write, _T_4839) @[lsu_bus_buffer.scala 575:40] + bus_rsp_write_error <= _T_4840 @[lsu_bus_buffer.scala 575:23] + node _T_4841 = neq(io.lsu_axi.r.bits.resp, UInt<1>("h00")) @[lsu_bus_buffer.scala 576:64] + node _T_4842 = and(bus_rsp_read, _T_4841) @[lsu_bus_buffer.scala 576:38] + bus_rsp_read_error <= _T_4842 @[lsu_bus_buffer.scala 576:22] + bus_rsp_rdata <= io.lsu_axi.r.bits.data @[lsu_bus_buffer.scala 577:17] + node _T_4843 = and(obuf_valid, obuf_write) @[lsu_bus_buffer.scala 580:37] + node _T_4844 = eq(obuf_cmd_done, UInt<1>("h00")) @[lsu_bus_buffer.scala 580:52] + node _T_4845 = and(_T_4843, _T_4844) @[lsu_bus_buffer.scala 580:50] + node _T_4846 = eq(bus_addr_match_pending, UInt<1>("h00")) @[lsu_bus_buffer.scala 580:69] + node _T_4847 = and(_T_4845, _T_4846) @[lsu_bus_buffer.scala 580:67] + io.lsu_axi.aw.valid <= _T_4847 @[lsu_bus_buffer.scala 580:23] + io.lsu_axi.aw.bits.id <= obuf_tag0 @[lsu_bus_buffer.scala 581:25] + node _T_4848 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 582:75] + node _T_4849 = cat(_T_4848, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_4850 = mux(obuf_sideeffect, obuf_addr, _T_4849) @[lsu_bus_buffer.scala 582:33] + io.lsu_axi.aw.bits.addr <= _T_4850 @[lsu_bus_buffer.scala 582:27] + node _T_4851 = cat(UInt<1>("h00"), obuf_sz) @[Cat.scala 29:58] + node _T_4852 = mux(obuf_sideeffect, _T_4851, UInt<3>("h03")) @[lsu_bus_buffer.scala 583:33] + io.lsu_axi.aw.bits.size <= _T_4852 @[lsu_bus_buffer.scala 583:27] + io.lsu_axi.aw.bits.prot <= UInt<3>("h01") @[lsu_bus_buffer.scala 584:27] + node _T_4853 = mux(obuf_sideeffect, UInt<1>("h00"), UInt<4>("h0f")) @[lsu_bus_buffer.scala 585:34] + io.lsu_axi.aw.bits.cache <= _T_4853 @[lsu_bus_buffer.scala 585:28] + node _T_4854 = bits(obuf_addr, 31, 28) @[lsu_bus_buffer.scala 586:41] + io.lsu_axi.aw.bits.region <= _T_4854 @[lsu_bus_buffer.scala 586:29] + io.lsu_axi.aw.bits.len <= UInt<1>("h00") @[lsu_bus_buffer.scala 587:26] + io.lsu_axi.aw.bits.burst <= UInt<2>("h01") @[lsu_bus_buffer.scala 588:28] + io.lsu_axi.aw.bits.qos <= UInt<1>("h00") @[lsu_bus_buffer.scala 589:26] + io.lsu_axi.aw.bits.lock <= UInt<1>("h00") @[lsu_bus_buffer.scala 590:27] + node _T_4855 = and(obuf_valid, obuf_write) @[lsu_bus_buffer.scala 592:36] + node _T_4856 = eq(obuf_data_done, UInt<1>("h00")) @[lsu_bus_buffer.scala 592:51] + node _T_4857 = and(_T_4855, _T_4856) @[lsu_bus_buffer.scala 592:49] + node _T_4858 = eq(bus_addr_match_pending, UInt<1>("h00")) @[lsu_bus_buffer.scala 592:69] + node _T_4859 = and(_T_4857, _T_4858) @[lsu_bus_buffer.scala 592:67] + io.lsu_axi.w.valid <= _T_4859 @[lsu_bus_buffer.scala 592:22] + node _T_4860 = bits(obuf_write, 0, 0) @[Bitwise.scala 72:15] + node _T_4861 = mux(_T_4860, UInt<8>("h0ff"), UInt<8>("h00")) @[Bitwise.scala 72:12] + node _T_4862 = and(obuf_byteen, _T_4861) @[lsu_bus_buffer.scala 593:41] + io.lsu_axi.w.bits.strb <= _T_4862 @[lsu_bus_buffer.scala 593:26] + io.lsu_axi.w.bits.data <= obuf_data @[lsu_bus_buffer.scala 594:26] + io.lsu_axi.w.bits.last <= UInt<1>("h01") @[lsu_bus_buffer.scala 595:26] + node _T_4863 = eq(obuf_write, UInt<1>("h00")) @[lsu_bus_buffer.scala 597:39] + node _T_4864 = and(obuf_valid, _T_4863) @[lsu_bus_buffer.scala 597:37] + node _T_4865 = eq(obuf_nosend, UInt<1>("h00")) @[lsu_bus_buffer.scala 597:53] + node _T_4866 = and(_T_4864, _T_4865) @[lsu_bus_buffer.scala 597:51] + node _T_4867 = eq(bus_addr_match_pending, UInt<1>("h00")) @[lsu_bus_buffer.scala 597:68] + node _T_4868 = and(_T_4866, _T_4867) @[lsu_bus_buffer.scala 597:66] + io.lsu_axi.ar.valid <= _T_4868 @[lsu_bus_buffer.scala 597:23] + io.lsu_axi.ar.bits.id <= obuf_tag0 @[lsu_bus_buffer.scala 598:25] + node _T_4869 = bits(obuf_addr, 31, 3) @[lsu_bus_buffer.scala 599:75] + node _T_4870 = cat(_T_4869, UInt<3>("h00")) @[Cat.scala 29:58] + node _T_4871 = mux(obuf_sideeffect, obuf_addr, _T_4870) @[lsu_bus_buffer.scala 599:33] + io.lsu_axi.ar.bits.addr <= _T_4871 @[lsu_bus_buffer.scala 599:27] + node _T_4872 = cat(UInt<1>("h00"), obuf_sz) @[Cat.scala 29:58] + node _T_4873 = mux(obuf_sideeffect, _T_4872, UInt<3>("h03")) @[lsu_bus_buffer.scala 600:33] + io.lsu_axi.ar.bits.size <= _T_4873 @[lsu_bus_buffer.scala 600:27] + io.lsu_axi.ar.bits.prot <= UInt<3>("h01") @[lsu_bus_buffer.scala 601:27] + node _T_4874 = mux(obuf_sideeffect, UInt<4>("h00"), UInt<4>("h0f")) @[lsu_bus_buffer.scala 602:34] + io.lsu_axi.ar.bits.cache <= _T_4874 @[lsu_bus_buffer.scala 602:28] + node _T_4875 = bits(obuf_addr, 31, 28) @[lsu_bus_buffer.scala 603:41] + io.lsu_axi.ar.bits.region <= _T_4875 @[lsu_bus_buffer.scala 603:29] + io.lsu_axi.ar.bits.len <= UInt<1>("h00") @[lsu_bus_buffer.scala 604:26] + io.lsu_axi.ar.bits.burst <= UInt<2>("h01") @[lsu_bus_buffer.scala 605:28] + io.lsu_axi.ar.bits.qos <= UInt<1>("h00") @[lsu_bus_buffer.scala 606:26] + io.lsu_axi.ar.bits.lock <= UInt<1>("h00") @[lsu_bus_buffer.scala 607:27] + io.lsu_axi.b.ready <= UInt<1>("h01") @[lsu_bus_buffer.scala 608:22] + io.lsu_axi.r.ready <= UInt<1>("h01") @[lsu_bus_buffer.scala 609:22] + node _T_4876 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 610:93] + node _T_4877 = bits(buf_error, 0, 0) @[lsu_bus_buffer.scala 610:137] + node _T_4878 = and(io.lsu_bus_clk_en_q, _T_4877) @[lsu_bus_buffer.scala 610:126] + node _T_4879 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 610:152] + node _T_4880 = and(_T_4878, _T_4879) @[lsu_bus_buffer.scala 610:141] + node _T_4881 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 610:93] + node _T_4882 = bits(buf_error, 1, 1) @[lsu_bus_buffer.scala 610:137] + node _T_4883 = and(io.lsu_bus_clk_en_q, _T_4882) @[lsu_bus_buffer.scala 610:126] + node _T_4884 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 610:152] + node _T_4885 = and(_T_4883, _T_4884) @[lsu_bus_buffer.scala 610:141] + node _T_4886 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 610:93] + node _T_4887 = bits(buf_error, 2, 2) @[lsu_bus_buffer.scala 610:137] + node _T_4888 = and(io.lsu_bus_clk_en_q, _T_4887) @[lsu_bus_buffer.scala 610:126] + node _T_4889 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 610:152] + node _T_4890 = and(_T_4888, _T_4889) @[lsu_bus_buffer.scala 610:141] + node _T_4891 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 610:93] + node _T_4892 = bits(buf_error, 3, 3) @[lsu_bus_buffer.scala 610:137] + node _T_4893 = and(io.lsu_bus_clk_en_q, _T_4892) @[lsu_bus_buffer.scala 610:126] + node _T_4894 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 610:152] + node _T_4895 = and(_T_4893, _T_4894) @[lsu_bus_buffer.scala 610:141] + node _T_4896 = mux(_T_4876, _T_4880, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4897 = mux(_T_4881, _T_4885, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4898 = mux(_T_4886, _T_4890, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4899 = mux(_T_4891, _T_4895, UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4900 = or(_T_4896, _T_4897) @[Mux.scala 27:72] + node _T_4901 = or(_T_4900, _T_4898) @[Mux.scala 27:72] + node _T_4902 = or(_T_4901, _T_4899) @[Mux.scala 27:72] + wire _T_4903 : UInt<1> @[Mux.scala 27:72] + _T_4903 <= _T_4902 @[Mux.scala 27:72] + io.tlu_busbuff.lsu_imprecise_error_store_any <= _T_4903 @[lsu_bus_buffer.scala 610:48] + node _T_4904 = eq(buf_state[0], UInt<3>("h06")) @[lsu_bus_buffer.scala 611:82] + node _T_4905 = bits(buf_error, 0, 0) @[lsu_bus_buffer.scala 611:104] + node _T_4906 = and(_T_4904, _T_4905) @[lsu_bus_buffer.scala 611:93] + node _T_4907 = bits(buf_write, 0, 0) @[lsu_bus_buffer.scala 611:119] + node _T_4908 = and(_T_4906, _T_4907) @[lsu_bus_buffer.scala 611:108] + node _T_4909 = eq(buf_state[1], UInt<3>("h06")) @[lsu_bus_buffer.scala 611:82] + node _T_4910 = bits(buf_error, 1, 1) @[lsu_bus_buffer.scala 611:104] + node _T_4911 = and(_T_4909, _T_4910) @[lsu_bus_buffer.scala 611:93] + node _T_4912 = bits(buf_write, 1, 1) @[lsu_bus_buffer.scala 611:119] + node _T_4913 = and(_T_4911, _T_4912) @[lsu_bus_buffer.scala 611:108] + node _T_4914 = eq(buf_state[2], UInt<3>("h06")) @[lsu_bus_buffer.scala 611:82] + node _T_4915 = bits(buf_error, 2, 2) @[lsu_bus_buffer.scala 611:104] + node _T_4916 = and(_T_4914, _T_4915) @[lsu_bus_buffer.scala 611:93] + node _T_4917 = bits(buf_write, 2, 2) @[lsu_bus_buffer.scala 611:119] + node _T_4918 = and(_T_4916, _T_4917) @[lsu_bus_buffer.scala 611:108] + node _T_4919 = eq(buf_state[3], UInt<3>("h06")) @[lsu_bus_buffer.scala 611:82] + node _T_4920 = bits(buf_error, 3, 3) @[lsu_bus_buffer.scala 611:104] + node _T_4921 = and(_T_4919, _T_4920) @[lsu_bus_buffer.scala 611:93] + node _T_4922 = bits(buf_write, 3, 3) @[lsu_bus_buffer.scala 611:119] + node _T_4923 = and(_T_4921, _T_4922) @[lsu_bus_buffer.scala 611:108] + node _T_4924 = mux(_T_4908, UInt<1>("h00"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4925 = mux(_T_4913, UInt<1>("h01"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4926 = mux(_T_4918, UInt<2>("h02"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4927 = mux(_T_4923, UInt<2>("h03"), UInt<1>("h00")) @[Mux.scala 27:72] + node _T_4928 = or(_T_4924, _T_4925) @[Mux.scala 27:72] + node _T_4929 = or(_T_4928, _T_4926) @[Mux.scala 27:72] + node _T_4930 = or(_T_4929, _T_4927) @[Mux.scala 27:72] + wire lsu_imprecise_error_store_tag : UInt<2> @[Mux.scala 27:72] + lsu_imprecise_error_store_tag <= _T_4930 @[Mux.scala 27:72] + node _T_4931 = eq(io.tlu_busbuff.lsu_imprecise_error_store_any, UInt<1>("h00")) @[lsu_bus_buffer.scala 613:97] + node _T_4932 = and(io.dctl_busbuff.lsu_nonblock_load_data_error, _T_4931) @[lsu_bus_buffer.scala 613:95] + io.tlu_busbuff.lsu_imprecise_error_load_any <= _T_4932 @[lsu_bus_buffer.scala 613:47] + node _T_4933 = mux(io.tlu_busbuff.lsu_imprecise_error_store_any, buf_addr[lsu_imprecise_error_store_tag], buf_addr[io.dctl_busbuff.lsu_nonblock_load_data_tag]) @[lsu_bus_buffer.scala 614:53] + io.tlu_busbuff.lsu_imprecise_error_addr_any <= _T_4933 @[lsu_bus_buffer.scala 614:47] + node _T_4934 = and(io.lsu_axi.aw.valid, io.lsu_axi.aw.ready) @[lsu_bus_buffer.scala 620:59] + node _T_4935 = and(io.lsu_axi.w.valid, io.lsu_axi.w.ready) @[lsu_bus_buffer.scala 620:104] + node _T_4936 = or(_T_4934, _T_4935) @[lsu_bus_buffer.scala 620:82] + node _T_4937 = and(io.lsu_axi.ar.valid, io.lsu_axi.ar.ready) @[lsu_bus_buffer.scala 620:149] + node _T_4938 = or(_T_4936, _T_4937) @[lsu_bus_buffer.scala 620:126] + io.tlu_busbuff.lsu_pmu_bus_trxn <= _T_4938 @[lsu_bus_buffer.scala 620:35] + node _T_4939 = and(io.lsu_busreq_r, io.ldst_dual_r) @[lsu_bus_buffer.scala 621:60] + node _T_4940 = and(_T_4939, io.lsu_commit_r) @[lsu_bus_buffer.scala 621:77] + io.tlu_busbuff.lsu_pmu_bus_misaligned <= _T_4940 @[lsu_bus_buffer.scala 621:41] + node _T_4941 = or(io.tlu_busbuff.lsu_imprecise_error_load_any, io.tlu_busbuff.lsu_imprecise_error_store_any) @[lsu_bus_buffer.scala 622:83] + io.tlu_busbuff.lsu_pmu_bus_error <= _T_4941 @[lsu_bus_buffer.scala 622:36] + node _T_4942 = eq(io.lsu_axi.aw.ready, UInt<1>("h00")) @[lsu_bus_buffer.scala 624:61] + node _T_4943 = and(io.lsu_axi.aw.valid, _T_4942) @[lsu_bus_buffer.scala 624:59] + node _T_4944 = eq(io.lsu_axi.w.ready, UInt<1>("h00")) @[lsu_bus_buffer.scala 624:107] + node _T_4945 = and(io.lsu_axi.w.valid, _T_4944) @[lsu_bus_buffer.scala 624:105] + node _T_4946 = or(_T_4943, _T_4945) @[lsu_bus_buffer.scala 624:83] + node _T_4947 = eq(io.lsu_axi.ar.ready, UInt<1>("h00")) @[lsu_bus_buffer.scala 624:153] + node _T_4948 = and(io.lsu_axi.ar.valid, _T_4947) @[lsu_bus_buffer.scala 624:151] + node _T_4949 = or(_T_4946, _T_4948) @[lsu_bus_buffer.scala 624:128] + io.tlu_busbuff.lsu_pmu_bus_busy <= _T_4949 @[lsu_bus_buffer.scala 624:35] + reg _T_4950 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 626:49] + _T_4950 <= WrPtr0_m @[lsu_bus_buffer.scala 626:49] + WrPtr0_r <= _T_4950 @[lsu_bus_buffer.scala 626:12] + reg _T_4951 : UInt, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 627:49] + _T_4951 <= WrPtr1_m @[lsu_bus_buffer.scala 627:49] + WrPtr1_r <= _T_4951 @[lsu_bus_buffer.scala 627:12] + node _T_4952 = eq(io.flush_r, UInt<1>("h00")) @[lsu_bus_buffer.scala 628:75] + node _T_4953 = and(io.lsu_busreq_m, _T_4952) @[lsu_bus_buffer.scala 628:73] + node _T_4954 = eq(io.ld_full_hit_m, UInt<1>("h00")) @[lsu_bus_buffer.scala 628:89] + node _T_4955 = and(_T_4953, _T_4954) @[lsu_bus_buffer.scala 628:87] + reg _T_4956 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 628:56] + _T_4956 <= _T_4955 @[lsu_bus_buffer.scala 628:56] + io.lsu_busreq_r <= _T_4956 @[lsu_bus_buffer.scala 628:19] + reg _T_4957 : UInt<1>, io.lsu_c2_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_bus_buffer.scala 629:66] + _T_4957 <= io.dctl_busbuff.lsu_nonblock_load_valid_m @[lsu_bus_buffer.scala 629:66] + lsu_nonblock_load_valid_r <= _T_4957 @[lsu_bus_buffer.scala 629:29] + diff --git a/lsu_bus_buffer.v b/lsu_bus_buffer.v new file mode 100644 index 00000000..e66d1f31 --- /dev/null +++ b/lsu_bus_buffer.v @@ -0,0 +1,4633 @@ +module rvclkhdr( + input io_clk, + input io_en +); + wire clkhdr_Q; // @[lib.scala 334:26] + wire clkhdr_CK; // @[lib.scala 334:26] + wire clkhdr_EN; // @[lib.scala 334:26] + wire clkhdr_SE; // @[lib.scala 334:26] + gated_latch clkhdr ( // @[lib.scala 334:26] + .Q(clkhdr_Q), + .CK(clkhdr_CK), + .EN(clkhdr_EN), + .SE(clkhdr_SE) + ); + assign clkhdr_CK = io_clk; // @[lib.scala 336:18] + assign clkhdr_EN = io_en; // @[lib.scala 337:18] + assign clkhdr_SE = 1'h0; // @[lib.scala 338:18] +endmodule +module lsu_bus_buffer( + input clock, + input reset, + input io_clk_override, + input io_scan_mode, + output io_tlu_busbuff_lsu_pmu_bus_trxn, + output io_tlu_busbuff_lsu_pmu_bus_misaligned, + output io_tlu_busbuff_lsu_pmu_bus_error, + output io_tlu_busbuff_lsu_pmu_bus_busy, + input io_tlu_busbuff_dec_tlu_external_ldfwd_disable, + input io_tlu_busbuff_dec_tlu_wb_coalescing_disable, + input io_tlu_busbuff_dec_tlu_sideeffect_posted_disable, + output io_tlu_busbuff_lsu_imprecise_error_load_any, + output io_tlu_busbuff_lsu_imprecise_error_store_any, + output [31:0] io_tlu_busbuff_lsu_imprecise_error_addr_any, + output io_dctl_busbuff_lsu_nonblock_load_valid_m, + output [1:0] io_dctl_busbuff_lsu_nonblock_load_tag_m, + output io_dctl_busbuff_lsu_nonblock_load_inv_r, + output [1:0] io_dctl_busbuff_lsu_nonblock_load_inv_tag_r, + output io_dctl_busbuff_lsu_nonblock_load_data_valid, + output io_dctl_busbuff_lsu_nonblock_load_data_error, + output [1:0] io_dctl_busbuff_lsu_nonblock_load_data_tag, + input io_dec_tlu_force_halt, + input io_lsu_bus_obuf_c1_clken, + input io_lsu_busm_clken, + input io_lsu_c2_r_clk, + input io_lsu_bus_ibuf_c1_clk, + input io_lsu_bus_obuf_c1_clk, + input io_lsu_bus_buf_c1_clk, + input io_lsu_free_c2_clk, + input io_lsu_busm_clk, + input io_dec_lsu_valid_raw_d, + input io_lsu_pkt_m_valid, + input io_lsu_pkt_m_bits_fast_int, + input io_lsu_pkt_m_bits_stack, + input io_lsu_pkt_m_bits_by, + input io_lsu_pkt_m_bits_half, + input io_lsu_pkt_m_bits_word, + input io_lsu_pkt_m_bits_dword, + input io_lsu_pkt_m_bits_load, + input io_lsu_pkt_m_bits_store, + input io_lsu_pkt_m_bits_unsign, + input io_lsu_pkt_m_bits_dma, + input io_lsu_pkt_m_bits_store_data_bypass_d, + input io_lsu_pkt_m_bits_load_ldst_bypass_d, + input io_lsu_pkt_m_bits_store_data_bypass_m, + input io_lsu_pkt_r_valid, + input io_lsu_pkt_r_bits_fast_int, + input io_lsu_pkt_r_bits_stack, + input io_lsu_pkt_r_bits_by, + input io_lsu_pkt_r_bits_half, + input io_lsu_pkt_r_bits_word, + input io_lsu_pkt_r_bits_dword, + input io_lsu_pkt_r_bits_load, + input io_lsu_pkt_r_bits_store, + input io_lsu_pkt_r_bits_unsign, + input io_lsu_pkt_r_bits_dma, + input io_lsu_pkt_r_bits_store_data_bypass_d, + input io_lsu_pkt_r_bits_load_ldst_bypass_d, + input io_lsu_pkt_r_bits_store_data_bypass_m, + input [31:0] io_lsu_addr_m, + input [31:0] io_end_addr_m, + input [31:0] io_lsu_addr_r, + input [31:0] io_end_addr_r, + input [31:0] io_store_data_r, + input io_no_word_merge_r, + input io_no_dword_merge_r, + input io_lsu_busreq_m, + input io_ld_full_hit_m, + input io_flush_m_up, + input io_flush_r, + input io_lsu_commit_r, + input io_is_sideeffects_r, + input io_ldst_dual_d, + input io_ldst_dual_m, + input io_ldst_dual_r, + input [7:0] io_ldst_byteen_ext_m, + input io_lsu_axi_aw_ready, + output io_lsu_axi_aw_valid, + output [2:0] io_lsu_axi_aw_bits_id, + output [31:0] io_lsu_axi_aw_bits_addr, + output [3:0] io_lsu_axi_aw_bits_region, + output [7:0] io_lsu_axi_aw_bits_len, + output [2:0] io_lsu_axi_aw_bits_size, + output [1:0] io_lsu_axi_aw_bits_burst, + output io_lsu_axi_aw_bits_lock, + output [3:0] io_lsu_axi_aw_bits_cache, + output [2:0] io_lsu_axi_aw_bits_prot, + output [3:0] io_lsu_axi_aw_bits_qos, + input io_lsu_axi_w_ready, + output io_lsu_axi_w_valid, + output [63:0] io_lsu_axi_w_bits_data, + output [7:0] io_lsu_axi_w_bits_strb, + output io_lsu_axi_w_bits_last, + output io_lsu_axi_b_ready, + input io_lsu_axi_b_valid, + input [1:0] io_lsu_axi_b_bits_resp, + input [2:0] io_lsu_axi_b_bits_id, + input io_lsu_axi_ar_ready, + output io_lsu_axi_ar_valid, + output [2:0] io_lsu_axi_ar_bits_id, + output [31:0] io_lsu_axi_ar_bits_addr, + output [3:0] io_lsu_axi_ar_bits_region, + output [7:0] io_lsu_axi_ar_bits_len, + output [2:0] io_lsu_axi_ar_bits_size, + output [1:0] io_lsu_axi_ar_bits_burst, + output io_lsu_axi_ar_bits_lock, + output [3:0] io_lsu_axi_ar_bits_cache, + output [2:0] io_lsu_axi_ar_bits_prot, + output [3:0] io_lsu_axi_ar_bits_qos, + output io_lsu_axi_r_ready, + input io_lsu_axi_r_valid, + input [2:0] io_lsu_axi_r_bits_id, + input [63:0] io_lsu_axi_r_bits_data, + input [1:0] io_lsu_axi_r_bits_resp, + input io_lsu_axi_r_bits_last, + input io_lsu_bus_clk_en, + input io_lsu_bus_clk_en_q, + output io_lsu_busreq_r, + output io_lsu_bus_buffer_pend_any, + output io_lsu_bus_buffer_full_any, + output io_lsu_bus_buffer_empty_any, + output [3:0] io_ld_byte_hit_buf_lo, + output [3:0] io_ld_byte_hit_buf_hi, + output [31:0] io_ld_fwddata_buf_lo, + output [31:0] io_ld_fwddata_buf_hi, + output [31:0] io_lsu_nonblock_load_data +); +`ifdef RANDOMIZE_REG_INIT + reg [31:0] _RAND_0; + reg [31:0] _RAND_1; + reg [31:0] _RAND_2; + reg [31:0] _RAND_3; + reg [31:0] _RAND_4; + reg [31:0] _RAND_5; + reg [31:0] _RAND_6; + reg [31:0] _RAND_7; + reg [31:0] _RAND_8; + reg [31:0] _RAND_9; + reg [31:0] _RAND_10; + reg [31:0] _RAND_11; + reg [31:0] _RAND_12; + reg [31:0] _RAND_13; + reg [31:0] _RAND_14; + reg [31:0] _RAND_15; + reg [31:0] _RAND_16; + reg [31:0] _RAND_17; + reg [31:0] _RAND_18; + reg [31:0] _RAND_19; + reg [31:0] _RAND_20; + reg [31:0] _RAND_21; + reg [31:0] _RAND_22; + reg [31:0] _RAND_23; + reg [31:0] _RAND_24; + reg [31:0] _RAND_25; + reg [31:0] _RAND_26; + reg [31:0] _RAND_27; + reg [31:0] _RAND_28; + reg [31:0] _RAND_29; + reg [31:0] _RAND_30; + reg [31:0] _RAND_31; + reg [31:0] _RAND_32; + reg [31:0] _RAND_33; + reg [31:0] _RAND_34; + reg [31:0] _RAND_35; + reg [31:0] _RAND_36; + reg [31:0] _RAND_37; + reg [31:0] _RAND_38; + reg [31:0] _RAND_39; + reg [31:0] _RAND_40; + reg [31:0] _RAND_41; + reg [31:0] _RAND_42; + reg [31:0] _RAND_43; + reg [31:0] _RAND_44; + reg [31:0] _RAND_45; + reg [31:0] _RAND_46; + reg [31:0] _RAND_47; + reg [31:0] _RAND_48; + reg [31:0] _RAND_49; + reg [31:0] _RAND_50; + reg [31:0] _RAND_51; + reg [31:0] _RAND_52; + reg [31:0] _RAND_53; + reg [31:0] _RAND_54; + reg [31:0] _RAND_55; + reg [31:0] _RAND_56; + reg [31:0] _RAND_57; + reg [31:0] _RAND_58; + reg [31:0] _RAND_59; + reg [31:0] _RAND_60; + reg [31:0] _RAND_61; + reg [31:0] _RAND_62; + reg [31:0] _RAND_63; + reg [31:0] _RAND_64; + reg [31:0] _RAND_65; + reg [31:0] _RAND_66; + reg [31:0] _RAND_67; + reg [31:0] _RAND_68; + reg [31:0] _RAND_69; + reg [31:0] _RAND_70; + reg [31:0] _RAND_71; + reg [31:0] _RAND_72; + reg [31:0] _RAND_73; + reg [31:0] _RAND_74; + reg [31:0] _RAND_75; + reg [31:0] _RAND_76; + reg [31:0] _RAND_77; + reg [31:0] _RAND_78; + reg [31:0] _RAND_79; + reg [63:0] _RAND_80; + reg [31:0] _RAND_81; + reg [31:0] _RAND_82; + reg [31:0] _RAND_83; + reg [31:0] _RAND_84; + reg [31:0] _RAND_85; + reg [31:0] _RAND_86; + reg [31:0] _RAND_87; + reg [31:0] _RAND_88; + reg [31:0] _RAND_89; + reg [31:0] _RAND_90; + reg [31:0] _RAND_91; + reg [31:0] _RAND_92; + reg [31:0] _RAND_93; + reg [31:0] _RAND_94; + reg [31:0] _RAND_95; + reg [31:0] _RAND_96; + reg [31:0] _RAND_97; + reg [31:0] _RAND_98; + reg [31:0] _RAND_99; + reg [31:0] _RAND_100; + reg [31:0] _RAND_101; + reg [31:0] _RAND_102; + reg [31:0] _RAND_103; + reg [31:0] _RAND_104; + reg [31:0] _RAND_105; + reg [31:0] _RAND_106; +`endif // RANDOMIZE_REG_INIT + wire rvclkhdr_io_clk; // @[lib.scala 404:23] + wire rvclkhdr_io_en; // @[lib.scala 404:23] + wire rvclkhdr_1_io_clk; // @[lib.scala 404:23] + wire rvclkhdr_1_io_en; // @[lib.scala 404:23] + wire rvclkhdr_2_io_clk; // @[lib.scala 404:23] + wire rvclkhdr_2_io_en; // @[lib.scala 404:23] + wire rvclkhdr_3_io_clk; // @[lib.scala 404:23] + wire rvclkhdr_3_io_en; // @[lib.scala 404:23] + wire rvclkhdr_4_io_clk; // @[lib.scala 404:23] + wire rvclkhdr_4_io_en; // @[lib.scala 404:23] + wire rvclkhdr_5_io_clk; // @[lib.scala 404:23] + wire rvclkhdr_5_io_en; // @[lib.scala 404:23] + wire rvclkhdr_6_io_clk; // @[lib.scala 404:23] + wire rvclkhdr_6_io_en; // @[lib.scala 404:23] + wire rvclkhdr_7_io_clk; // @[lib.scala 404:23] + wire rvclkhdr_7_io_en; // @[lib.scala 404:23] + wire rvclkhdr_8_io_clk; // @[lib.scala 404:23] + wire rvclkhdr_8_io_en; // @[lib.scala 404:23] + wire rvclkhdr_9_io_clk; // @[lib.scala 404:23] + wire rvclkhdr_9_io_en; // @[lib.scala 404:23] + wire rvclkhdr_10_io_clk; // @[lib.scala 404:23] + wire rvclkhdr_10_io_en; // @[lib.scala 404:23] + wire rvclkhdr_11_io_clk; // @[lib.scala 404:23] + wire rvclkhdr_11_io_en; // @[lib.scala 404:23] + wire [3:0] ldst_byteen_hi_m = io_ldst_byteen_ext_m[7:4]; // @[lsu_bus_buffer.scala 77:46] + wire [3:0] ldst_byteen_lo_m = io_ldst_byteen_ext_m[3:0]; // @[lsu_bus_buffer.scala 78:46] + reg [31:0] buf_addr_0; // @[Reg.scala 27:20] + wire _T_2 = io_lsu_addr_m[31:2] == buf_addr_0[31:2]; // @[lsu_bus_buffer.scala 80:74] + reg _T_4355; // @[Reg.scala 27:20] + reg _T_4352; // @[Reg.scala 27:20] + reg _T_4349; // @[Reg.scala 27:20] + reg _T_4346; // @[Reg.scala 27:20] + wire [3:0] buf_write = {_T_4355,_T_4352,_T_4349,_T_4346}; // @[Cat.scala 29:58] + wire _T_4 = _T_2 & buf_write[0]; // @[lsu_bus_buffer.scala 80:98] + reg [2:0] buf_state_0; // @[Reg.scala 27:20] + wire _T_5 = buf_state_0 != 3'h0; // @[lsu_bus_buffer.scala 80:129] + wire _T_6 = _T_4 & _T_5; // @[lsu_bus_buffer.scala 80:113] + wire ld_addr_hitvec_lo_0 = _T_6 & io_lsu_busreq_m; // @[lsu_bus_buffer.scala 80:141] + reg [31:0] buf_addr_1; // @[Reg.scala 27:20] + wire _T_9 = io_lsu_addr_m[31:2] == buf_addr_1[31:2]; // @[lsu_bus_buffer.scala 80:74] + wire _T_11 = _T_9 & buf_write[1]; // @[lsu_bus_buffer.scala 80:98] + reg [2:0] buf_state_1; // @[Reg.scala 27:20] + wire _T_12 = buf_state_1 != 3'h0; // @[lsu_bus_buffer.scala 80:129] + wire _T_13 = _T_11 & _T_12; // @[lsu_bus_buffer.scala 80:113] + wire ld_addr_hitvec_lo_1 = _T_13 & io_lsu_busreq_m; // @[lsu_bus_buffer.scala 80:141] + reg [31:0] buf_addr_2; // @[Reg.scala 27:20] + wire _T_16 = io_lsu_addr_m[31:2] == buf_addr_2[31:2]; // @[lsu_bus_buffer.scala 80:74] + wire _T_18 = _T_16 & buf_write[2]; // @[lsu_bus_buffer.scala 80:98] + reg [2:0] buf_state_2; // @[Reg.scala 27:20] + wire _T_19 = buf_state_2 != 3'h0; // @[lsu_bus_buffer.scala 80:129] + wire _T_20 = _T_18 & _T_19; // @[lsu_bus_buffer.scala 80:113] + wire ld_addr_hitvec_lo_2 = _T_20 & io_lsu_busreq_m; // @[lsu_bus_buffer.scala 80:141] + reg [31:0] buf_addr_3; // @[Reg.scala 27:20] + wire _T_23 = io_lsu_addr_m[31:2] == buf_addr_3[31:2]; // @[lsu_bus_buffer.scala 80:74] + wire _T_25 = _T_23 & buf_write[3]; // @[lsu_bus_buffer.scala 80:98] + reg [2:0] buf_state_3; // @[Reg.scala 27:20] + wire _T_26 = buf_state_3 != 3'h0; // @[lsu_bus_buffer.scala 80:129] + wire _T_27 = _T_25 & _T_26; // @[lsu_bus_buffer.scala 80:113] + wire ld_addr_hitvec_lo_3 = _T_27 & io_lsu_busreq_m; // @[lsu_bus_buffer.scala 80:141] + wire _T_30 = io_end_addr_m[31:2] == buf_addr_0[31:2]; // @[lsu_bus_buffer.scala 81:74] + wire _T_32 = _T_30 & buf_write[0]; // @[lsu_bus_buffer.scala 81:98] + wire _T_34 = _T_32 & _T_5; // @[lsu_bus_buffer.scala 81:113] + wire ld_addr_hitvec_hi_0 = _T_34 & io_lsu_busreq_m; // @[lsu_bus_buffer.scala 81:141] + wire _T_37 = io_end_addr_m[31:2] == buf_addr_1[31:2]; // @[lsu_bus_buffer.scala 81:74] + wire _T_39 = _T_37 & buf_write[1]; // @[lsu_bus_buffer.scala 81:98] + wire _T_41 = _T_39 & _T_12; // @[lsu_bus_buffer.scala 81:113] + wire ld_addr_hitvec_hi_1 = _T_41 & io_lsu_busreq_m; // @[lsu_bus_buffer.scala 81:141] + wire _T_44 = io_end_addr_m[31:2] == buf_addr_2[31:2]; // @[lsu_bus_buffer.scala 81:74] + wire _T_46 = _T_44 & buf_write[2]; // @[lsu_bus_buffer.scala 81:98] + wire _T_48 = _T_46 & _T_19; // @[lsu_bus_buffer.scala 81:113] + wire ld_addr_hitvec_hi_2 = _T_48 & io_lsu_busreq_m; // @[lsu_bus_buffer.scala 81:141] + wire _T_51 = io_end_addr_m[31:2] == buf_addr_3[31:2]; // @[lsu_bus_buffer.scala 81:74] + wire _T_53 = _T_51 & buf_write[3]; // @[lsu_bus_buffer.scala 81:98] + wire _T_55 = _T_53 & _T_26; // @[lsu_bus_buffer.scala 81:113] + wire ld_addr_hitvec_hi_3 = _T_55 & io_lsu_busreq_m; // @[lsu_bus_buffer.scala 81:141] + reg [3:0] buf_byteen_3; // @[Reg.scala 27:20] + wire _T_99 = ld_addr_hitvec_lo_3 & buf_byteen_3[0]; // @[lsu_bus_buffer.scala 145:95] + wire _T_101 = _T_99 & ldst_byteen_lo_m[0]; // @[lsu_bus_buffer.scala 145:114] + reg [3:0] buf_byteen_2; // @[Reg.scala 27:20] + wire _T_95 = ld_addr_hitvec_lo_2 & buf_byteen_2[0]; // @[lsu_bus_buffer.scala 145:95] + wire _T_97 = _T_95 & ldst_byteen_lo_m[0]; // @[lsu_bus_buffer.scala 145:114] + reg [3:0] buf_byteen_1; // @[Reg.scala 27:20] + wire _T_91 = ld_addr_hitvec_lo_1 & buf_byteen_1[0]; // @[lsu_bus_buffer.scala 145:95] + wire _T_93 = _T_91 & ldst_byteen_lo_m[0]; // @[lsu_bus_buffer.scala 145:114] + reg [3:0] buf_byteen_0; // @[Reg.scala 27:20] + wire _T_87 = ld_addr_hitvec_lo_0 & buf_byteen_0[0]; // @[lsu_bus_buffer.scala 145:95] + wire _T_89 = _T_87 & ldst_byteen_lo_m[0]; // @[lsu_bus_buffer.scala 145:114] + wire [3:0] ld_byte_hitvec_lo_0 = {_T_101,_T_97,_T_93,_T_89}; // @[Cat.scala 29:58] + reg [3:0] buf_ageQ_3; // @[lsu_bus_buffer.scala 513:60] + wire _T_2590 = buf_state_3 == 3'h2; // @[lsu_bus_buffer.scala 417:93] + wire _T_4104 = 3'h0 == buf_state_3; // @[Conditional.scala 37:30] + wire _T_4127 = 3'h1 == buf_state_3; // @[Conditional.scala 37:30] + wire _T_4131 = 3'h2 == buf_state_3; // @[Conditional.scala 37:30] + reg [1:0] _T_1781; // @[Reg.scala 27:20] + wire [2:0] obuf_tag0 = {{1'd0}, _T_1781}; // @[lsu_bus_buffer.scala 356:13] + wire _T_4138 = obuf_tag0 == 3'h3; // @[lsu_bus_buffer.scala 460:48] + reg obuf_merge; // @[Reg.scala 27:20] + reg [1:0] obuf_tag1; // @[Reg.scala 27:20] + wire [2:0] _GEN_376 = {{1'd0}, obuf_tag1}; // @[lsu_bus_buffer.scala 460:104] + wire _T_4139 = _GEN_376 == 3'h3; // @[lsu_bus_buffer.scala 460:104] + wire _T_4140 = obuf_merge & _T_4139; // @[lsu_bus_buffer.scala 460:91] + wire _T_4141 = _T_4138 | _T_4140; // @[lsu_bus_buffer.scala 460:77] + reg obuf_valid; // @[lsu_bus_buffer.scala 349:54] + wire _T_4142 = _T_4141 & obuf_valid; // @[lsu_bus_buffer.scala 460:135] + reg obuf_wr_enQ; // @[Reg.scala 27:20] + wire _T_4143 = _T_4142 & obuf_wr_enQ; // @[lsu_bus_buffer.scala 460:148] + wire _T_4165 = 3'h3 == buf_state_3; // @[Conditional.scala 37:30] + wire _T_4250 = 3'h4 == buf_state_3; // @[Conditional.scala 37:30] + wire _T_4268 = 3'h5 == buf_state_3; // @[Conditional.scala 37:30] + wire _T_4276 = 3'h6 == buf_state_3; // @[Conditional.scala 37:30] + wire _GEN_290 = _T_4131 & _T_4143; // @[Conditional.scala 39:67] + wire _GEN_303 = _T_4127 ? 1'h0 : _GEN_290; // @[Conditional.scala 39:67] + wire buf_cmd_state_bus_en_3 = _T_4104 ? 1'h0 : _GEN_303; // @[Conditional.scala 40:58] + wire _T_2591 = _T_2590 & buf_cmd_state_bus_en_3; // @[lsu_bus_buffer.scala 417:103] + wire _T_2592 = ~_T_2591; // @[lsu_bus_buffer.scala 417:78] + wire _T_2593 = buf_ageQ_3[3] & _T_2592; // @[lsu_bus_buffer.scala 417:76] + wire _T_2594 = ~io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 417:132] + wire _T_2595 = _T_2593 & _T_2594; // @[lsu_bus_buffer.scala 417:130] + wire _T_2583 = buf_state_2 == 3'h2; // @[lsu_bus_buffer.scala 417:93] + wire _T_3913 = 3'h0 == buf_state_2; // @[Conditional.scala 37:30] + wire _T_3936 = 3'h1 == buf_state_2; // @[Conditional.scala 37:30] + wire _T_3940 = 3'h2 == buf_state_2; // @[Conditional.scala 37:30] + wire _T_3947 = obuf_tag0 == 3'h2; // @[lsu_bus_buffer.scala 460:48] + wire _T_3948 = _GEN_376 == 3'h2; // @[lsu_bus_buffer.scala 460:104] + wire _T_3949 = obuf_merge & _T_3948; // @[lsu_bus_buffer.scala 460:91] + wire _T_3950 = _T_3947 | _T_3949; // @[lsu_bus_buffer.scala 460:77] + wire _T_3951 = _T_3950 & obuf_valid; // @[lsu_bus_buffer.scala 460:135] + wire _T_3952 = _T_3951 & obuf_wr_enQ; // @[lsu_bus_buffer.scala 460:148] + wire _T_3974 = 3'h3 == buf_state_2; // @[Conditional.scala 37:30] + wire _T_4059 = 3'h4 == buf_state_2; // @[Conditional.scala 37:30] + wire _T_4077 = 3'h5 == buf_state_2; // @[Conditional.scala 37:30] + wire _T_4085 = 3'h6 == buf_state_2; // @[Conditional.scala 37:30] + wire _GEN_214 = _T_3940 & _T_3952; // @[Conditional.scala 39:67] + wire _GEN_227 = _T_3936 ? 1'h0 : _GEN_214; // @[Conditional.scala 39:67] + wire buf_cmd_state_bus_en_2 = _T_3913 ? 1'h0 : _GEN_227; // @[Conditional.scala 40:58] + wire _T_2584 = _T_2583 & buf_cmd_state_bus_en_2; // @[lsu_bus_buffer.scala 417:103] + wire _T_2585 = ~_T_2584; // @[lsu_bus_buffer.scala 417:78] + wire _T_2586 = buf_ageQ_3[2] & _T_2585; // @[lsu_bus_buffer.scala 417:76] + wire _T_2588 = _T_2586 & _T_2594; // @[lsu_bus_buffer.scala 417:130] + wire _T_2576 = buf_state_1 == 3'h2; // @[lsu_bus_buffer.scala 417:93] + wire _T_3722 = 3'h0 == buf_state_1; // @[Conditional.scala 37:30] + wire _T_3745 = 3'h1 == buf_state_1; // @[Conditional.scala 37:30] + wire _T_3749 = 3'h2 == buf_state_1; // @[Conditional.scala 37:30] + wire _T_3756 = obuf_tag0 == 3'h1; // @[lsu_bus_buffer.scala 460:48] + wire _T_3757 = _GEN_376 == 3'h1; // @[lsu_bus_buffer.scala 460:104] + wire _T_3758 = obuf_merge & _T_3757; // @[lsu_bus_buffer.scala 460:91] + wire _T_3759 = _T_3756 | _T_3758; // @[lsu_bus_buffer.scala 460:77] + wire _T_3760 = _T_3759 & obuf_valid; // @[lsu_bus_buffer.scala 460:135] + wire _T_3761 = _T_3760 & obuf_wr_enQ; // @[lsu_bus_buffer.scala 460:148] + wire _T_3783 = 3'h3 == buf_state_1; // @[Conditional.scala 37:30] + wire _T_3868 = 3'h4 == buf_state_1; // @[Conditional.scala 37:30] + wire _T_3886 = 3'h5 == buf_state_1; // @[Conditional.scala 37:30] + wire _T_3894 = 3'h6 == buf_state_1; // @[Conditional.scala 37:30] + wire _GEN_138 = _T_3749 & _T_3761; // @[Conditional.scala 39:67] + wire _GEN_151 = _T_3745 ? 1'h0 : _GEN_138; // @[Conditional.scala 39:67] + wire buf_cmd_state_bus_en_1 = _T_3722 ? 1'h0 : _GEN_151; // @[Conditional.scala 40:58] + wire _T_2577 = _T_2576 & buf_cmd_state_bus_en_1; // @[lsu_bus_buffer.scala 417:103] + wire _T_2578 = ~_T_2577; // @[lsu_bus_buffer.scala 417:78] + wire _T_2579 = buf_ageQ_3[1] & _T_2578; // @[lsu_bus_buffer.scala 417:76] + wire _T_2581 = _T_2579 & _T_2594; // @[lsu_bus_buffer.scala 417:130] + wire _T_2569 = buf_state_0 == 3'h2; // @[lsu_bus_buffer.scala 417:93] + wire _T_3531 = 3'h0 == buf_state_0; // @[Conditional.scala 37:30] + wire _T_3554 = 3'h1 == buf_state_0; // @[Conditional.scala 37:30] + wire _T_3558 = 3'h2 == buf_state_0; // @[Conditional.scala 37:30] + wire _T_3565 = obuf_tag0 == 3'h0; // @[lsu_bus_buffer.scala 460:48] + wire _T_3566 = _GEN_376 == 3'h0; // @[lsu_bus_buffer.scala 460:104] + wire _T_3567 = obuf_merge & _T_3566; // @[lsu_bus_buffer.scala 460:91] + wire _T_3568 = _T_3565 | _T_3567; // @[lsu_bus_buffer.scala 460:77] + wire _T_3569 = _T_3568 & obuf_valid; // @[lsu_bus_buffer.scala 460:135] + wire _T_3570 = _T_3569 & obuf_wr_enQ; // @[lsu_bus_buffer.scala 460:148] + wire _T_3592 = 3'h3 == buf_state_0; // @[Conditional.scala 37:30] + wire _T_3677 = 3'h4 == buf_state_0; // @[Conditional.scala 37:30] + wire _T_3695 = 3'h5 == buf_state_0; // @[Conditional.scala 37:30] + wire _T_3703 = 3'h6 == buf_state_0; // @[Conditional.scala 37:30] + wire _GEN_62 = _T_3558 & _T_3570; // @[Conditional.scala 39:67] + wire _GEN_75 = _T_3554 ? 1'h0 : _GEN_62; // @[Conditional.scala 39:67] + wire buf_cmd_state_bus_en_0 = _T_3531 ? 1'h0 : _GEN_75; // @[Conditional.scala 40:58] + wire _T_2570 = _T_2569 & buf_cmd_state_bus_en_0; // @[lsu_bus_buffer.scala 417:103] + wire _T_2571 = ~_T_2570; // @[lsu_bus_buffer.scala 417:78] + wire _T_2572 = buf_ageQ_3[0] & _T_2571; // @[lsu_bus_buffer.scala 417:76] + wire _T_2574 = _T_2572 & _T_2594; // @[lsu_bus_buffer.scala 417:130] + wire [3:0] buf_age_3 = {_T_2595,_T_2588,_T_2581,_T_2574}; // @[Cat.scala 29:58] + wire _T_2694 = ~buf_age_3[2]; // @[lsu_bus_buffer.scala 418:89] + wire _T_2696 = _T_2694 & _T_19; // @[lsu_bus_buffer.scala 418:104] + wire _T_2688 = ~buf_age_3[1]; // @[lsu_bus_buffer.scala 418:89] + wire _T_2690 = _T_2688 & _T_12; // @[lsu_bus_buffer.scala 418:104] + wire _T_2682 = ~buf_age_3[0]; // @[lsu_bus_buffer.scala 418:89] + wire _T_2684 = _T_2682 & _T_5; // @[lsu_bus_buffer.scala 418:104] + wire [3:0] buf_age_younger_3 = {1'h0,_T_2696,_T_2690,_T_2684}; // @[Cat.scala 29:58] + wire [3:0] _T_255 = ld_byte_hitvec_lo_0 & buf_age_younger_3; // @[lsu_bus_buffer.scala 150:122] + wire _T_256 = |_T_255; // @[lsu_bus_buffer.scala 150:144] + wire _T_257 = ~_T_256; // @[lsu_bus_buffer.scala 150:99] + wire _T_258 = ld_byte_hitvec_lo_0[3] & _T_257; // @[lsu_bus_buffer.scala 150:97] + reg [31:0] ibuf_addr; // @[Reg.scala 27:20] + wire _T_512 = io_lsu_addr_m[31:2] == ibuf_addr[31:2]; // @[lsu_bus_buffer.scala 156:51] + reg ibuf_write; // @[Reg.scala 27:20] + wire _T_513 = _T_512 & ibuf_write; // @[lsu_bus_buffer.scala 156:73] + reg ibuf_valid; // @[lsu_bus_buffer.scala 244:54] + wire _T_514 = _T_513 & ibuf_valid; // @[lsu_bus_buffer.scala 156:86] + wire ld_addr_ibuf_hit_lo = _T_514 & io_lsu_busreq_m; // @[lsu_bus_buffer.scala 156:99] + wire [3:0] _T_521 = ld_addr_ibuf_hit_lo ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] + reg [3:0] ibuf_byteen; // @[Reg.scala 27:20] + wire [3:0] _T_522 = _T_521 & ibuf_byteen; // @[lsu_bus_buffer.scala 161:55] + wire [3:0] ld_byte_ibuf_hit_lo = _T_522 & ldst_byteen_lo_m; // @[lsu_bus_buffer.scala 161:69] + wire _T_260 = ~ld_byte_ibuf_hit_lo[0]; // @[lsu_bus_buffer.scala 150:150] + wire _T_261 = _T_258 & _T_260; // @[lsu_bus_buffer.scala 150:148] + reg [3:0] buf_ageQ_2; // @[lsu_bus_buffer.scala 513:60] + wire _T_2562 = buf_ageQ_2[3] & _T_2592; // @[lsu_bus_buffer.scala 417:76] + wire _T_2564 = _T_2562 & _T_2594; // @[lsu_bus_buffer.scala 417:130] + wire _T_2555 = buf_ageQ_2[2] & _T_2585; // @[lsu_bus_buffer.scala 417:76] + wire _T_2557 = _T_2555 & _T_2594; // @[lsu_bus_buffer.scala 417:130] + wire _T_2548 = buf_ageQ_2[1] & _T_2578; // @[lsu_bus_buffer.scala 417:76] + wire _T_2550 = _T_2548 & _T_2594; // @[lsu_bus_buffer.scala 417:130] + wire _T_2541 = buf_ageQ_2[0] & _T_2571; // @[lsu_bus_buffer.scala 417:76] + wire _T_2543 = _T_2541 & _T_2594; // @[lsu_bus_buffer.scala 417:130] + wire [3:0] buf_age_2 = {_T_2564,_T_2557,_T_2550,_T_2543}; // @[Cat.scala 29:58] + wire _T_2673 = ~buf_age_2[3]; // @[lsu_bus_buffer.scala 418:89] + wire _T_2675 = _T_2673 & _T_26; // @[lsu_bus_buffer.scala 418:104] + wire _T_2661 = ~buf_age_2[1]; // @[lsu_bus_buffer.scala 418:89] + wire _T_2663 = _T_2661 & _T_12; // @[lsu_bus_buffer.scala 418:104] + wire _T_2655 = ~buf_age_2[0]; // @[lsu_bus_buffer.scala 418:89] + wire _T_2657 = _T_2655 & _T_5; // @[lsu_bus_buffer.scala 418:104] + wire [3:0] buf_age_younger_2 = {_T_2675,1'h0,_T_2663,_T_2657}; // @[Cat.scala 29:58] + wire [3:0] _T_247 = ld_byte_hitvec_lo_0 & buf_age_younger_2; // @[lsu_bus_buffer.scala 150:122] + wire _T_248 = |_T_247; // @[lsu_bus_buffer.scala 150:144] + wire _T_249 = ~_T_248; // @[lsu_bus_buffer.scala 150:99] + wire _T_250 = ld_byte_hitvec_lo_0[2] & _T_249; // @[lsu_bus_buffer.scala 150:97] + wire _T_253 = _T_250 & _T_260; // @[lsu_bus_buffer.scala 150:148] + reg [3:0] buf_ageQ_1; // @[lsu_bus_buffer.scala 513:60] + wire _T_2531 = buf_ageQ_1[3] & _T_2592; // @[lsu_bus_buffer.scala 417:76] + wire _T_2533 = _T_2531 & _T_2594; // @[lsu_bus_buffer.scala 417:130] + wire _T_2524 = buf_ageQ_1[2] & _T_2585; // @[lsu_bus_buffer.scala 417:76] + wire _T_2526 = _T_2524 & _T_2594; // @[lsu_bus_buffer.scala 417:130] + wire _T_2517 = buf_ageQ_1[1] & _T_2578; // @[lsu_bus_buffer.scala 417:76] + wire _T_2519 = _T_2517 & _T_2594; // @[lsu_bus_buffer.scala 417:130] + wire _T_2510 = buf_ageQ_1[0] & _T_2571; // @[lsu_bus_buffer.scala 417:76] + wire _T_2512 = _T_2510 & _T_2594; // @[lsu_bus_buffer.scala 417:130] + wire [3:0] buf_age_1 = {_T_2533,_T_2526,_T_2519,_T_2512}; // @[Cat.scala 29:58] + wire _T_2646 = ~buf_age_1[3]; // @[lsu_bus_buffer.scala 418:89] + wire _T_2648 = _T_2646 & _T_26; // @[lsu_bus_buffer.scala 418:104] + wire _T_2640 = ~buf_age_1[2]; // @[lsu_bus_buffer.scala 418:89] + wire _T_2642 = _T_2640 & _T_19; // @[lsu_bus_buffer.scala 418:104] + wire _T_2628 = ~buf_age_1[0]; // @[lsu_bus_buffer.scala 418:89] + wire _T_2630 = _T_2628 & _T_5; // @[lsu_bus_buffer.scala 418:104] + wire [3:0] buf_age_younger_1 = {_T_2648,_T_2642,1'h0,_T_2630}; // @[Cat.scala 29:58] + wire [3:0] _T_239 = ld_byte_hitvec_lo_0 & buf_age_younger_1; // @[lsu_bus_buffer.scala 150:122] + wire _T_240 = |_T_239; // @[lsu_bus_buffer.scala 150:144] + wire _T_241 = ~_T_240; // @[lsu_bus_buffer.scala 150:99] + wire _T_242 = ld_byte_hitvec_lo_0[1] & _T_241; // @[lsu_bus_buffer.scala 150:97] + wire _T_245 = _T_242 & _T_260; // @[lsu_bus_buffer.scala 150:148] + reg [3:0] buf_ageQ_0; // @[lsu_bus_buffer.scala 513:60] + wire _T_2500 = buf_ageQ_0[3] & _T_2592; // @[lsu_bus_buffer.scala 417:76] + wire _T_2502 = _T_2500 & _T_2594; // @[lsu_bus_buffer.scala 417:130] + wire _T_2493 = buf_ageQ_0[2] & _T_2585; // @[lsu_bus_buffer.scala 417:76] + wire _T_2495 = _T_2493 & _T_2594; // @[lsu_bus_buffer.scala 417:130] + wire _T_2486 = buf_ageQ_0[1] & _T_2578; // @[lsu_bus_buffer.scala 417:76] + wire _T_2488 = _T_2486 & _T_2594; // @[lsu_bus_buffer.scala 417:130] + wire _T_2479 = buf_ageQ_0[0] & _T_2571; // @[lsu_bus_buffer.scala 417:76] + wire _T_2481 = _T_2479 & _T_2594; // @[lsu_bus_buffer.scala 417:130] + wire [3:0] buf_age_0 = {_T_2502,_T_2495,_T_2488,_T_2481}; // @[Cat.scala 29:58] + wire _T_2619 = ~buf_age_0[3]; // @[lsu_bus_buffer.scala 418:89] + wire _T_2621 = _T_2619 & _T_26; // @[lsu_bus_buffer.scala 418:104] + wire _T_2613 = ~buf_age_0[2]; // @[lsu_bus_buffer.scala 418:89] + wire _T_2615 = _T_2613 & _T_19; // @[lsu_bus_buffer.scala 418:104] + wire _T_2607 = ~buf_age_0[1]; // @[lsu_bus_buffer.scala 418:89] + wire _T_2609 = _T_2607 & _T_12; // @[lsu_bus_buffer.scala 418:104] + wire [3:0] buf_age_younger_0 = {_T_2621,_T_2615,_T_2609,1'h0}; // @[Cat.scala 29:58] + wire [3:0] _T_231 = ld_byte_hitvec_lo_0 & buf_age_younger_0; // @[lsu_bus_buffer.scala 150:122] + wire _T_232 = |_T_231; // @[lsu_bus_buffer.scala 150:144] + wire _T_233 = ~_T_232; // @[lsu_bus_buffer.scala 150:99] + wire _T_234 = ld_byte_hitvec_lo_0[0] & _T_233; // @[lsu_bus_buffer.scala 150:97] + wire _T_237 = _T_234 & _T_260; // @[lsu_bus_buffer.scala 150:148] + wire [3:0] ld_byte_hitvecfn_lo_0 = {_T_261,_T_253,_T_245,_T_237}; // @[Cat.scala 29:58] + wire _T_56 = |ld_byte_hitvecfn_lo_0; // @[lsu_bus_buffer.scala 142:73] + wire _T_58 = _T_56 | ld_byte_ibuf_hit_lo[0]; // @[lsu_bus_buffer.scala 142:77] + wire _T_117 = ld_addr_hitvec_lo_3 & buf_byteen_3[1]; // @[lsu_bus_buffer.scala 145:95] + wire _T_119 = _T_117 & ldst_byteen_lo_m[1]; // @[lsu_bus_buffer.scala 145:114] + wire _T_113 = ld_addr_hitvec_lo_2 & buf_byteen_2[1]; // @[lsu_bus_buffer.scala 145:95] + wire _T_115 = _T_113 & ldst_byteen_lo_m[1]; // @[lsu_bus_buffer.scala 145:114] + wire _T_109 = ld_addr_hitvec_lo_1 & buf_byteen_1[1]; // @[lsu_bus_buffer.scala 145:95] + wire _T_111 = _T_109 & ldst_byteen_lo_m[1]; // @[lsu_bus_buffer.scala 145:114] + wire _T_105 = ld_addr_hitvec_lo_0 & buf_byteen_0[1]; // @[lsu_bus_buffer.scala 145:95] + wire _T_107 = _T_105 & ldst_byteen_lo_m[1]; // @[lsu_bus_buffer.scala 145:114] + wire [3:0] ld_byte_hitvec_lo_1 = {_T_119,_T_115,_T_111,_T_107}; // @[Cat.scala 29:58] + wire [3:0] _T_290 = ld_byte_hitvec_lo_1 & buf_age_younger_3; // @[lsu_bus_buffer.scala 150:122] + wire _T_291 = |_T_290; // @[lsu_bus_buffer.scala 150:144] + wire _T_292 = ~_T_291; // @[lsu_bus_buffer.scala 150:99] + wire _T_293 = ld_byte_hitvec_lo_1[3] & _T_292; // @[lsu_bus_buffer.scala 150:97] + wire _T_295 = ~ld_byte_ibuf_hit_lo[1]; // @[lsu_bus_buffer.scala 150:150] + wire _T_296 = _T_293 & _T_295; // @[lsu_bus_buffer.scala 150:148] + wire [3:0] _T_282 = ld_byte_hitvec_lo_1 & buf_age_younger_2; // @[lsu_bus_buffer.scala 150:122] + wire _T_283 = |_T_282; // @[lsu_bus_buffer.scala 150:144] + wire _T_284 = ~_T_283; // @[lsu_bus_buffer.scala 150:99] + wire _T_285 = ld_byte_hitvec_lo_1[2] & _T_284; // @[lsu_bus_buffer.scala 150:97] + wire _T_288 = _T_285 & _T_295; // @[lsu_bus_buffer.scala 150:148] + wire [3:0] _T_274 = ld_byte_hitvec_lo_1 & buf_age_younger_1; // @[lsu_bus_buffer.scala 150:122] + wire _T_275 = |_T_274; // @[lsu_bus_buffer.scala 150:144] + wire _T_276 = ~_T_275; // @[lsu_bus_buffer.scala 150:99] + wire _T_277 = ld_byte_hitvec_lo_1[1] & _T_276; // @[lsu_bus_buffer.scala 150:97] + wire _T_280 = _T_277 & _T_295; // @[lsu_bus_buffer.scala 150:148] + wire [3:0] _T_266 = ld_byte_hitvec_lo_1 & buf_age_younger_0; // @[lsu_bus_buffer.scala 150:122] + wire _T_267 = |_T_266; // @[lsu_bus_buffer.scala 150:144] + wire _T_268 = ~_T_267; // @[lsu_bus_buffer.scala 150:99] + wire _T_269 = ld_byte_hitvec_lo_1[0] & _T_268; // @[lsu_bus_buffer.scala 150:97] + wire _T_272 = _T_269 & _T_295; // @[lsu_bus_buffer.scala 150:148] + wire [3:0] ld_byte_hitvecfn_lo_1 = {_T_296,_T_288,_T_280,_T_272}; // @[Cat.scala 29:58] + wire _T_59 = |ld_byte_hitvecfn_lo_1; // @[lsu_bus_buffer.scala 142:73] + wire _T_61 = _T_59 | ld_byte_ibuf_hit_lo[1]; // @[lsu_bus_buffer.scala 142:77] + wire _T_135 = ld_addr_hitvec_lo_3 & buf_byteen_3[2]; // @[lsu_bus_buffer.scala 145:95] + wire _T_137 = _T_135 & ldst_byteen_lo_m[2]; // @[lsu_bus_buffer.scala 145:114] + wire _T_131 = ld_addr_hitvec_lo_2 & buf_byteen_2[2]; // @[lsu_bus_buffer.scala 145:95] + wire _T_133 = _T_131 & ldst_byteen_lo_m[2]; // @[lsu_bus_buffer.scala 145:114] + wire _T_127 = ld_addr_hitvec_lo_1 & buf_byteen_1[2]; // @[lsu_bus_buffer.scala 145:95] + wire _T_129 = _T_127 & ldst_byteen_lo_m[2]; // @[lsu_bus_buffer.scala 145:114] + wire _T_123 = ld_addr_hitvec_lo_0 & buf_byteen_0[2]; // @[lsu_bus_buffer.scala 145:95] + wire _T_125 = _T_123 & ldst_byteen_lo_m[2]; // @[lsu_bus_buffer.scala 145:114] + wire [3:0] ld_byte_hitvec_lo_2 = {_T_137,_T_133,_T_129,_T_125}; // @[Cat.scala 29:58] + wire [3:0] _T_325 = ld_byte_hitvec_lo_2 & buf_age_younger_3; // @[lsu_bus_buffer.scala 150:122] + wire _T_326 = |_T_325; // @[lsu_bus_buffer.scala 150:144] + wire _T_327 = ~_T_326; // @[lsu_bus_buffer.scala 150:99] + wire _T_328 = ld_byte_hitvec_lo_2[3] & _T_327; // @[lsu_bus_buffer.scala 150:97] + wire _T_330 = ~ld_byte_ibuf_hit_lo[2]; // @[lsu_bus_buffer.scala 150:150] + wire _T_331 = _T_328 & _T_330; // @[lsu_bus_buffer.scala 150:148] + wire [3:0] _T_317 = ld_byte_hitvec_lo_2 & buf_age_younger_2; // @[lsu_bus_buffer.scala 150:122] + wire _T_318 = |_T_317; // @[lsu_bus_buffer.scala 150:144] + wire _T_319 = ~_T_318; // @[lsu_bus_buffer.scala 150:99] + wire _T_320 = ld_byte_hitvec_lo_2[2] & _T_319; // @[lsu_bus_buffer.scala 150:97] + wire _T_323 = _T_320 & _T_330; // @[lsu_bus_buffer.scala 150:148] + wire [3:0] _T_309 = ld_byte_hitvec_lo_2 & buf_age_younger_1; // @[lsu_bus_buffer.scala 150:122] + wire _T_310 = |_T_309; // @[lsu_bus_buffer.scala 150:144] + wire _T_311 = ~_T_310; // @[lsu_bus_buffer.scala 150:99] + wire _T_312 = ld_byte_hitvec_lo_2[1] & _T_311; // @[lsu_bus_buffer.scala 150:97] + wire _T_315 = _T_312 & _T_330; // @[lsu_bus_buffer.scala 150:148] + wire [3:0] _T_301 = ld_byte_hitvec_lo_2 & buf_age_younger_0; // @[lsu_bus_buffer.scala 150:122] + wire _T_302 = |_T_301; // @[lsu_bus_buffer.scala 150:144] + wire _T_303 = ~_T_302; // @[lsu_bus_buffer.scala 150:99] + wire _T_304 = ld_byte_hitvec_lo_2[0] & _T_303; // @[lsu_bus_buffer.scala 150:97] + wire _T_307 = _T_304 & _T_330; // @[lsu_bus_buffer.scala 150:148] + wire [3:0] ld_byte_hitvecfn_lo_2 = {_T_331,_T_323,_T_315,_T_307}; // @[Cat.scala 29:58] + wire _T_62 = |ld_byte_hitvecfn_lo_2; // @[lsu_bus_buffer.scala 142:73] + wire _T_64 = _T_62 | ld_byte_ibuf_hit_lo[2]; // @[lsu_bus_buffer.scala 142:77] + wire _T_153 = ld_addr_hitvec_lo_3 & buf_byteen_3[3]; // @[lsu_bus_buffer.scala 145:95] + wire _T_155 = _T_153 & ldst_byteen_lo_m[3]; // @[lsu_bus_buffer.scala 145:114] + wire _T_149 = ld_addr_hitvec_lo_2 & buf_byteen_2[3]; // @[lsu_bus_buffer.scala 145:95] + wire _T_151 = _T_149 & ldst_byteen_lo_m[3]; // @[lsu_bus_buffer.scala 145:114] + wire _T_145 = ld_addr_hitvec_lo_1 & buf_byteen_1[3]; // @[lsu_bus_buffer.scala 145:95] + wire _T_147 = _T_145 & ldst_byteen_lo_m[3]; // @[lsu_bus_buffer.scala 145:114] + wire _T_141 = ld_addr_hitvec_lo_0 & buf_byteen_0[3]; // @[lsu_bus_buffer.scala 145:95] + wire _T_143 = _T_141 & ldst_byteen_lo_m[3]; // @[lsu_bus_buffer.scala 145:114] + wire [3:0] ld_byte_hitvec_lo_3 = {_T_155,_T_151,_T_147,_T_143}; // @[Cat.scala 29:58] + wire [3:0] _T_360 = ld_byte_hitvec_lo_3 & buf_age_younger_3; // @[lsu_bus_buffer.scala 150:122] + wire _T_361 = |_T_360; // @[lsu_bus_buffer.scala 150:144] + wire _T_362 = ~_T_361; // @[lsu_bus_buffer.scala 150:99] + wire _T_363 = ld_byte_hitvec_lo_3[3] & _T_362; // @[lsu_bus_buffer.scala 150:97] + wire _T_365 = ~ld_byte_ibuf_hit_lo[3]; // @[lsu_bus_buffer.scala 150:150] + wire _T_366 = _T_363 & _T_365; // @[lsu_bus_buffer.scala 150:148] + wire [3:0] _T_352 = ld_byte_hitvec_lo_3 & buf_age_younger_2; // @[lsu_bus_buffer.scala 150:122] + wire _T_353 = |_T_352; // @[lsu_bus_buffer.scala 150:144] + wire _T_354 = ~_T_353; // @[lsu_bus_buffer.scala 150:99] + wire _T_355 = ld_byte_hitvec_lo_3[2] & _T_354; // @[lsu_bus_buffer.scala 150:97] + wire _T_358 = _T_355 & _T_365; // @[lsu_bus_buffer.scala 150:148] + wire [3:0] _T_344 = ld_byte_hitvec_lo_3 & buf_age_younger_1; // @[lsu_bus_buffer.scala 150:122] + wire _T_345 = |_T_344; // @[lsu_bus_buffer.scala 150:144] + wire _T_346 = ~_T_345; // @[lsu_bus_buffer.scala 150:99] + wire _T_347 = ld_byte_hitvec_lo_3[1] & _T_346; // @[lsu_bus_buffer.scala 150:97] + wire _T_350 = _T_347 & _T_365; // @[lsu_bus_buffer.scala 150:148] + wire [3:0] _T_336 = ld_byte_hitvec_lo_3 & buf_age_younger_0; // @[lsu_bus_buffer.scala 150:122] + wire _T_337 = |_T_336; // @[lsu_bus_buffer.scala 150:144] + wire _T_338 = ~_T_337; // @[lsu_bus_buffer.scala 150:99] + wire _T_339 = ld_byte_hitvec_lo_3[0] & _T_338; // @[lsu_bus_buffer.scala 150:97] + wire _T_342 = _T_339 & _T_365; // @[lsu_bus_buffer.scala 150:148] + wire [3:0] ld_byte_hitvecfn_lo_3 = {_T_366,_T_358,_T_350,_T_342}; // @[Cat.scala 29:58] + wire _T_65 = |ld_byte_hitvecfn_lo_3; // @[lsu_bus_buffer.scala 142:73] + wire _T_67 = _T_65 | ld_byte_ibuf_hit_lo[3]; // @[lsu_bus_buffer.scala 142:77] + wire [2:0] _T_69 = {_T_67,_T_64,_T_61}; // @[Cat.scala 29:58] + wire _T_171 = ld_addr_hitvec_hi_3 & buf_byteen_3[0]; // @[lsu_bus_buffer.scala 146:95] + wire _T_173 = _T_171 & ldst_byteen_hi_m[0]; // @[lsu_bus_buffer.scala 146:114] + wire _T_167 = ld_addr_hitvec_hi_2 & buf_byteen_2[0]; // @[lsu_bus_buffer.scala 146:95] + wire _T_169 = _T_167 & ldst_byteen_hi_m[0]; // @[lsu_bus_buffer.scala 146:114] + wire _T_163 = ld_addr_hitvec_hi_1 & buf_byteen_1[0]; // @[lsu_bus_buffer.scala 146:95] + wire _T_165 = _T_163 & ldst_byteen_hi_m[0]; // @[lsu_bus_buffer.scala 146:114] + wire _T_159 = ld_addr_hitvec_hi_0 & buf_byteen_0[0]; // @[lsu_bus_buffer.scala 146:95] + wire _T_161 = _T_159 & ldst_byteen_hi_m[0]; // @[lsu_bus_buffer.scala 146:114] + wire [3:0] ld_byte_hitvec_hi_0 = {_T_173,_T_169,_T_165,_T_161}; // @[Cat.scala 29:58] + wire [3:0] _T_395 = ld_byte_hitvec_hi_0 & buf_age_younger_3; // @[lsu_bus_buffer.scala 151:122] + wire _T_396 = |_T_395; // @[lsu_bus_buffer.scala 151:144] + wire _T_397 = ~_T_396; // @[lsu_bus_buffer.scala 151:99] + wire _T_398 = ld_byte_hitvec_hi_0[3] & _T_397; // @[lsu_bus_buffer.scala 151:97] + wire _T_517 = io_end_addr_m[31:2] == ibuf_addr[31:2]; // @[lsu_bus_buffer.scala 157:51] + wire _T_518 = _T_517 & ibuf_write; // @[lsu_bus_buffer.scala 157:73] + wire _T_519 = _T_518 & ibuf_valid; // @[lsu_bus_buffer.scala 157:86] + wire ld_addr_ibuf_hit_hi = _T_519 & io_lsu_busreq_m; // @[lsu_bus_buffer.scala 157:99] + wire [3:0] _T_525 = ld_addr_ibuf_hit_hi ? 4'hf : 4'h0; // @[Bitwise.scala 72:12] + wire [3:0] _T_526 = _T_525 & ibuf_byteen; // @[lsu_bus_buffer.scala 162:55] + wire [3:0] ld_byte_ibuf_hit_hi = _T_526 & ldst_byteen_hi_m; // @[lsu_bus_buffer.scala 162:69] + wire _T_400 = ~ld_byte_ibuf_hit_hi[0]; // @[lsu_bus_buffer.scala 151:150] + wire _T_401 = _T_398 & _T_400; // @[lsu_bus_buffer.scala 151:148] + wire [3:0] _T_387 = ld_byte_hitvec_hi_0 & buf_age_younger_2; // @[lsu_bus_buffer.scala 151:122] + wire _T_388 = |_T_387; // @[lsu_bus_buffer.scala 151:144] + wire _T_389 = ~_T_388; // @[lsu_bus_buffer.scala 151:99] + wire _T_390 = ld_byte_hitvec_hi_0[2] & _T_389; // @[lsu_bus_buffer.scala 151:97] + wire _T_393 = _T_390 & _T_400; // @[lsu_bus_buffer.scala 151:148] + wire [3:0] _T_379 = ld_byte_hitvec_hi_0 & buf_age_younger_1; // @[lsu_bus_buffer.scala 151:122] + wire _T_380 = |_T_379; // @[lsu_bus_buffer.scala 151:144] + wire _T_381 = ~_T_380; // @[lsu_bus_buffer.scala 151:99] + wire _T_382 = ld_byte_hitvec_hi_0[1] & _T_381; // @[lsu_bus_buffer.scala 151:97] + wire _T_385 = _T_382 & _T_400; // @[lsu_bus_buffer.scala 151:148] + wire [3:0] _T_371 = ld_byte_hitvec_hi_0 & buf_age_younger_0; // @[lsu_bus_buffer.scala 151:122] + wire _T_372 = |_T_371; // @[lsu_bus_buffer.scala 151:144] + wire _T_373 = ~_T_372; // @[lsu_bus_buffer.scala 151:99] + wire _T_374 = ld_byte_hitvec_hi_0[0] & _T_373; // @[lsu_bus_buffer.scala 151:97] + wire _T_377 = _T_374 & _T_400; // @[lsu_bus_buffer.scala 151:148] + wire [3:0] ld_byte_hitvecfn_hi_0 = {_T_401,_T_393,_T_385,_T_377}; // @[Cat.scala 29:58] + wire _T_71 = |ld_byte_hitvecfn_hi_0; // @[lsu_bus_buffer.scala 143:73] + wire _T_73 = _T_71 | ld_byte_ibuf_hit_hi[0]; // @[lsu_bus_buffer.scala 143:77] + wire _T_189 = ld_addr_hitvec_hi_3 & buf_byteen_3[1]; // @[lsu_bus_buffer.scala 146:95] + wire _T_191 = _T_189 & ldst_byteen_hi_m[1]; // @[lsu_bus_buffer.scala 146:114] + wire _T_185 = ld_addr_hitvec_hi_2 & buf_byteen_2[1]; // @[lsu_bus_buffer.scala 146:95] + wire _T_187 = _T_185 & ldst_byteen_hi_m[1]; // @[lsu_bus_buffer.scala 146:114] + wire _T_181 = ld_addr_hitvec_hi_1 & buf_byteen_1[1]; // @[lsu_bus_buffer.scala 146:95] + wire _T_183 = _T_181 & ldst_byteen_hi_m[1]; // @[lsu_bus_buffer.scala 146:114] + wire _T_177 = ld_addr_hitvec_hi_0 & buf_byteen_0[1]; // @[lsu_bus_buffer.scala 146:95] + wire _T_179 = _T_177 & ldst_byteen_hi_m[1]; // @[lsu_bus_buffer.scala 146:114] + wire [3:0] ld_byte_hitvec_hi_1 = {_T_191,_T_187,_T_183,_T_179}; // @[Cat.scala 29:58] + wire [3:0] _T_430 = ld_byte_hitvec_hi_1 & buf_age_younger_3; // @[lsu_bus_buffer.scala 151:122] + wire _T_431 = |_T_430; // @[lsu_bus_buffer.scala 151:144] + wire _T_432 = ~_T_431; // @[lsu_bus_buffer.scala 151:99] + wire _T_433 = ld_byte_hitvec_hi_1[3] & _T_432; // @[lsu_bus_buffer.scala 151:97] + wire _T_435 = ~ld_byte_ibuf_hit_hi[1]; // @[lsu_bus_buffer.scala 151:150] + wire _T_436 = _T_433 & _T_435; // @[lsu_bus_buffer.scala 151:148] + wire [3:0] _T_422 = ld_byte_hitvec_hi_1 & buf_age_younger_2; // @[lsu_bus_buffer.scala 151:122] + wire _T_423 = |_T_422; // @[lsu_bus_buffer.scala 151:144] + wire _T_424 = ~_T_423; // @[lsu_bus_buffer.scala 151:99] + wire _T_425 = ld_byte_hitvec_hi_1[2] & _T_424; // @[lsu_bus_buffer.scala 151:97] + wire _T_428 = _T_425 & _T_435; // @[lsu_bus_buffer.scala 151:148] + wire [3:0] _T_414 = ld_byte_hitvec_hi_1 & buf_age_younger_1; // @[lsu_bus_buffer.scala 151:122] + wire _T_415 = |_T_414; // @[lsu_bus_buffer.scala 151:144] + wire _T_416 = ~_T_415; // @[lsu_bus_buffer.scala 151:99] + wire _T_417 = ld_byte_hitvec_hi_1[1] & _T_416; // @[lsu_bus_buffer.scala 151:97] + wire _T_420 = _T_417 & _T_435; // @[lsu_bus_buffer.scala 151:148] + wire [3:0] _T_406 = ld_byte_hitvec_hi_1 & buf_age_younger_0; // @[lsu_bus_buffer.scala 151:122] + wire _T_407 = |_T_406; // @[lsu_bus_buffer.scala 151:144] + wire _T_408 = ~_T_407; // @[lsu_bus_buffer.scala 151:99] + wire _T_409 = ld_byte_hitvec_hi_1[0] & _T_408; // @[lsu_bus_buffer.scala 151:97] + wire _T_412 = _T_409 & _T_435; // @[lsu_bus_buffer.scala 151:148] + wire [3:0] ld_byte_hitvecfn_hi_1 = {_T_436,_T_428,_T_420,_T_412}; // @[Cat.scala 29:58] + wire _T_74 = |ld_byte_hitvecfn_hi_1; // @[lsu_bus_buffer.scala 143:73] + wire _T_76 = _T_74 | ld_byte_ibuf_hit_hi[1]; // @[lsu_bus_buffer.scala 143:77] + wire _T_207 = ld_addr_hitvec_hi_3 & buf_byteen_3[2]; // @[lsu_bus_buffer.scala 146:95] + wire _T_209 = _T_207 & ldst_byteen_hi_m[2]; // @[lsu_bus_buffer.scala 146:114] + wire _T_203 = ld_addr_hitvec_hi_2 & buf_byteen_2[2]; // @[lsu_bus_buffer.scala 146:95] + wire _T_205 = _T_203 & ldst_byteen_hi_m[2]; // @[lsu_bus_buffer.scala 146:114] + wire _T_199 = ld_addr_hitvec_hi_1 & buf_byteen_1[2]; // @[lsu_bus_buffer.scala 146:95] + wire _T_201 = _T_199 & ldst_byteen_hi_m[2]; // @[lsu_bus_buffer.scala 146:114] + wire _T_195 = ld_addr_hitvec_hi_0 & buf_byteen_0[2]; // @[lsu_bus_buffer.scala 146:95] + wire _T_197 = _T_195 & ldst_byteen_hi_m[2]; // @[lsu_bus_buffer.scala 146:114] + wire [3:0] ld_byte_hitvec_hi_2 = {_T_209,_T_205,_T_201,_T_197}; // @[Cat.scala 29:58] + wire [3:0] _T_465 = ld_byte_hitvec_hi_2 & buf_age_younger_3; // @[lsu_bus_buffer.scala 151:122] + wire _T_466 = |_T_465; // @[lsu_bus_buffer.scala 151:144] + wire _T_467 = ~_T_466; // @[lsu_bus_buffer.scala 151:99] + wire _T_468 = ld_byte_hitvec_hi_2[3] & _T_467; // @[lsu_bus_buffer.scala 151:97] + wire _T_470 = ~ld_byte_ibuf_hit_hi[2]; // @[lsu_bus_buffer.scala 151:150] + wire _T_471 = _T_468 & _T_470; // @[lsu_bus_buffer.scala 151:148] + wire [3:0] _T_457 = ld_byte_hitvec_hi_2 & buf_age_younger_2; // @[lsu_bus_buffer.scala 151:122] + wire _T_458 = |_T_457; // @[lsu_bus_buffer.scala 151:144] + wire _T_459 = ~_T_458; // @[lsu_bus_buffer.scala 151:99] + wire _T_460 = ld_byte_hitvec_hi_2[2] & _T_459; // @[lsu_bus_buffer.scala 151:97] + wire _T_463 = _T_460 & _T_470; // @[lsu_bus_buffer.scala 151:148] + wire [3:0] _T_449 = ld_byte_hitvec_hi_2 & buf_age_younger_1; // @[lsu_bus_buffer.scala 151:122] + wire _T_450 = |_T_449; // @[lsu_bus_buffer.scala 151:144] + wire _T_451 = ~_T_450; // @[lsu_bus_buffer.scala 151:99] + wire _T_452 = ld_byte_hitvec_hi_2[1] & _T_451; // @[lsu_bus_buffer.scala 151:97] + wire _T_455 = _T_452 & _T_470; // @[lsu_bus_buffer.scala 151:148] + wire [3:0] _T_441 = ld_byte_hitvec_hi_2 & buf_age_younger_0; // @[lsu_bus_buffer.scala 151:122] + wire _T_442 = |_T_441; // @[lsu_bus_buffer.scala 151:144] + wire _T_443 = ~_T_442; // @[lsu_bus_buffer.scala 151:99] + wire _T_444 = ld_byte_hitvec_hi_2[0] & _T_443; // @[lsu_bus_buffer.scala 151:97] + wire _T_447 = _T_444 & _T_470; // @[lsu_bus_buffer.scala 151:148] + wire [3:0] ld_byte_hitvecfn_hi_2 = {_T_471,_T_463,_T_455,_T_447}; // @[Cat.scala 29:58] + wire _T_77 = |ld_byte_hitvecfn_hi_2; // @[lsu_bus_buffer.scala 143:73] + wire _T_79 = _T_77 | ld_byte_ibuf_hit_hi[2]; // @[lsu_bus_buffer.scala 143:77] + wire _T_225 = ld_addr_hitvec_hi_3 & buf_byteen_3[3]; // @[lsu_bus_buffer.scala 146:95] + wire _T_227 = _T_225 & ldst_byteen_hi_m[3]; // @[lsu_bus_buffer.scala 146:114] + wire _T_221 = ld_addr_hitvec_hi_2 & buf_byteen_2[3]; // @[lsu_bus_buffer.scala 146:95] + wire _T_223 = _T_221 & ldst_byteen_hi_m[3]; // @[lsu_bus_buffer.scala 146:114] + wire _T_217 = ld_addr_hitvec_hi_1 & buf_byteen_1[3]; // @[lsu_bus_buffer.scala 146:95] + wire _T_219 = _T_217 & ldst_byteen_hi_m[3]; // @[lsu_bus_buffer.scala 146:114] + wire _T_213 = ld_addr_hitvec_hi_0 & buf_byteen_0[3]; // @[lsu_bus_buffer.scala 146:95] + wire _T_215 = _T_213 & ldst_byteen_hi_m[3]; // @[lsu_bus_buffer.scala 146:114] + wire [3:0] ld_byte_hitvec_hi_3 = {_T_227,_T_223,_T_219,_T_215}; // @[Cat.scala 29:58] + wire [3:0] _T_500 = ld_byte_hitvec_hi_3 & buf_age_younger_3; // @[lsu_bus_buffer.scala 151:122] + wire _T_501 = |_T_500; // @[lsu_bus_buffer.scala 151:144] + wire _T_502 = ~_T_501; // @[lsu_bus_buffer.scala 151:99] + wire _T_503 = ld_byte_hitvec_hi_3[3] & _T_502; // @[lsu_bus_buffer.scala 151:97] + wire _T_505 = ~ld_byte_ibuf_hit_hi[3]; // @[lsu_bus_buffer.scala 151:150] + wire _T_506 = _T_503 & _T_505; // @[lsu_bus_buffer.scala 151:148] + wire [3:0] _T_492 = ld_byte_hitvec_hi_3 & buf_age_younger_2; // @[lsu_bus_buffer.scala 151:122] + wire _T_493 = |_T_492; // @[lsu_bus_buffer.scala 151:144] + wire _T_494 = ~_T_493; // @[lsu_bus_buffer.scala 151:99] + wire _T_495 = ld_byte_hitvec_hi_3[2] & _T_494; // @[lsu_bus_buffer.scala 151:97] + wire _T_498 = _T_495 & _T_505; // @[lsu_bus_buffer.scala 151:148] + wire [3:0] _T_484 = ld_byte_hitvec_hi_3 & buf_age_younger_1; // @[lsu_bus_buffer.scala 151:122] + wire _T_485 = |_T_484; // @[lsu_bus_buffer.scala 151:144] + wire _T_486 = ~_T_485; // @[lsu_bus_buffer.scala 151:99] + wire _T_487 = ld_byte_hitvec_hi_3[1] & _T_486; // @[lsu_bus_buffer.scala 151:97] + wire _T_490 = _T_487 & _T_505; // @[lsu_bus_buffer.scala 151:148] + wire [3:0] _T_476 = ld_byte_hitvec_hi_3 & buf_age_younger_0; // @[lsu_bus_buffer.scala 151:122] + wire _T_477 = |_T_476; // @[lsu_bus_buffer.scala 151:144] + wire _T_478 = ~_T_477; // @[lsu_bus_buffer.scala 151:99] + wire _T_479 = ld_byte_hitvec_hi_3[0] & _T_478; // @[lsu_bus_buffer.scala 151:97] + wire _T_482 = _T_479 & _T_505; // @[lsu_bus_buffer.scala 151:148] + wire [3:0] ld_byte_hitvecfn_hi_3 = {_T_506,_T_498,_T_490,_T_482}; // @[Cat.scala 29:58] + wire _T_80 = |ld_byte_hitvecfn_hi_3; // @[lsu_bus_buffer.scala 143:73] + wire _T_82 = _T_80 | ld_byte_ibuf_hit_hi[3]; // @[lsu_bus_buffer.scala 143:77] + wire [2:0] _T_84 = {_T_82,_T_79,_T_76}; // @[Cat.scala 29:58] + wire [7:0] _T_530 = ld_byte_ibuf_hit_lo[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_533 = ld_byte_ibuf_hit_lo[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_536 = ld_byte_ibuf_hit_lo[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_539 = ld_byte_ibuf_hit_lo[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [31:0] ld_fwddata_buf_lo_initial = {_T_539,_T_536,_T_533,_T_530}; // @[Cat.scala 29:58] + wire [7:0] _T_544 = ld_byte_ibuf_hit_hi[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_547 = ld_byte_ibuf_hit_hi[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_550 = ld_byte_ibuf_hit_hi[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_553 = ld_byte_ibuf_hit_hi[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [31:0] ld_fwddata_buf_hi_initial = {_T_553,_T_550,_T_547,_T_544}; // @[Cat.scala 29:58] + wire [7:0] _T_558 = ld_byte_hitvecfn_lo_3[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + reg [31:0] buf_data_0; // @[Reg.scala 27:20] + wire [7:0] _T_560 = _T_558 & buf_data_0[31:24]; // @[lsu_bus_buffer.scala 169:91] + wire [7:0] _T_563 = ld_byte_hitvecfn_lo_3[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + reg [31:0] buf_data_1; // @[Reg.scala 27:20] + wire [7:0] _T_565 = _T_563 & buf_data_1[31:24]; // @[lsu_bus_buffer.scala 169:91] + wire [7:0] _T_568 = ld_byte_hitvecfn_lo_3[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + reg [31:0] buf_data_2; // @[Reg.scala 27:20] + wire [7:0] _T_570 = _T_568 & buf_data_2[31:24]; // @[lsu_bus_buffer.scala 169:91] + wire [7:0] _T_573 = ld_byte_hitvecfn_lo_3[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + reg [31:0] buf_data_3; // @[Reg.scala 27:20] + wire [7:0] _T_575 = _T_573 & buf_data_3[31:24]; // @[lsu_bus_buffer.scala 169:91] + wire [7:0] _T_576 = _T_560 | _T_565; // @[lsu_bus_buffer.scala 169:123] + wire [7:0] _T_577 = _T_576 | _T_570; // @[lsu_bus_buffer.scala 169:123] + wire [7:0] _T_578 = _T_577 | _T_575; // @[lsu_bus_buffer.scala 169:123] + wire [7:0] _T_581 = ld_byte_hitvecfn_lo_2[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_583 = _T_581 & buf_data_0[23:16]; // @[lsu_bus_buffer.scala 170:65] + wire [7:0] _T_586 = ld_byte_hitvecfn_lo_2[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_588 = _T_586 & buf_data_1[23:16]; // @[lsu_bus_buffer.scala 170:65] + wire [7:0] _T_591 = ld_byte_hitvecfn_lo_2[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_593 = _T_591 & buf_data_2[23:16]; // @[lsu_bus_buffer.scala 170:65] + wire [7:0] _T_596 = ld_byte_hitvecfn_lo_2[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_598 = _T_596 & buf_data_3[23:16]; // @[lsu_bus_buffer.scala 170:65] + wire [7:0] _T_599 = _T_583 | _T_588; // @[lsu_bus_buffer.scala 170:97] + wire [7:0] _T_600 = _T_599 | _T_593; // @[lsu_bus_buffer.scala 170:97] + wire [7:0] _T_601 = _T_600 | _T_598; // @[lsu_bus_buffer.scala 170:97] + wire [7:0] _T_604 = ld_byte_hitvecfn_lo_1[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_606 = _T_604 & buf_data_0[15:8]; // @[lsu_bus_buffer.scala 171:65] + wire [7:0] _T_609 = ld_byte_hitvecfn_lo_1[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_611 = _T_609 & buf_data_1[15:8]; // @[lsu_bus_buffer.scala 171:65] + wire [7:0] _T_614 = ld_byte_hitvecfn_lo_1[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_616 = _T_614 & buf_data_2[15:8]; // @[lsu_bus_buffer.scala 171:65] + wire [7:0] _T_619 = ld_byte_hitvecfn_lo_1[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_621 = _T_619 & buf_data_3[15:8]; // @[lsu_bus_buffer.scala 171:65] + wire [7:0] _T_622 = _T_606 | _T_611; // @[lsu_bus_buffer.scala 171:97] + wire [7:0] _T_623 = _T_622 | _T_616; // @[lsu_bus_buffer.scala 171:97] + wire [7:0] _T_624 = _T_623 | _T_621; // @[lsu_bus_buffer.scala 171:97] + wire [7:0] _T_627 = ld_byte_hitvecfn_lo_0[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_629 = _T_627 & buf_data_0[7:0]; // @[lsu_bus_buffer.scala 172:65] + wire [7:0] _T_632 = ld_byte_hitvecfn_lo_0[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_634 = _T_632 & buf_data_1[7:0]; // @[lsu_bus_buffer.scala 172:65] + wire [7:0] _T_637 = ld_byte_hitvecfn_lo_0[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_639 = _T_637 & buf_data_2[7:0]; // @[lsu_bus_buffer.scala 172:65] + wire [7:0] _T_642 = ld_byte_hitvecfn_lo_0[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_644 = _T_642 & buf_data_3[7:0]; // @[lsu_bus_buffer.scala 172:65] + wire [7:0] _T_645 = _T_629 | _T_634; // @[lsu_bus_buffer.scala 172:97] + wire [7:0] _T_646 = _T_645 | _T_639; // @[lsu_bus_buffer.scala 172:97] + wire [7:0] _T_647 = _T_646 | _T_644; // @[lsu_bus_buffer.scala 172:97] + wire [31:0] _T_650 = {_T_578,_T_601,_T_624,_T_647}; // @[Cat.scala 29:58] + reg [31:0] ibuf_data; // @[Reg.scala 27:20] + wire [31:0] _T_651 = ld_fwddata_buf_lo_initial & ibuf_data; // @[lsu_bus_buffer.scala 173:32] + wire [7:0] _T_655 = ld_byte_hitvecfn_hi_3[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_657 = _T_655 & buf_data_0[31:24]; // @[lsu_bus_buffer.scala 175:91] + wire [7:0] _T_660 = ld_byte_hitvecfn_hi_3[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_662 = _T_660 & buf_data_1[31:24]; // @[lsu_bus_buffer.scala 175:91] + wire [7:0] _T_665 = ld_byte_hitvecfn_hi_3[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_667 = _T_665 & buf_data_2[31:24]; // @[lsu_bus_buffer.scala 175:91] + wire [7:0] _T_670 = ld_byte_hitvecfn_hi_3[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_672 = _T_670 & buf_data_3[31:24]; // @[lsu_bus_buffer.scala 175:91] + wire [7:0] _T_673 = _T_657 | _T_662; // @[lsu_bus_buffer.scala 175:123] + wire [7:0] _T_674 = _T_673 | _T_667; // @[lsu_bus_buffer.scala 175:123] + wire [7:0] _T_675 = _T_674 | _T_672; // @[lsu_bus_buffer.scala 175:123] + wire [7:0] _T_678 = ld_byte_hitvecfn_hi_2[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_680 = _T_678 & buf_data_0[23:16]; // @[lsu_bus_buffer.scala 176:65] + wire [7:0] _T_683 = ld_byte_hitvecfn_hi_2[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_685 = _T_683 & buf_data_1[23:16]; // @[lsu_bus_buffer.scala 176:65] + wire [7:0] _T_688 = ld_byte_hitvecfn_hi_2[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_690 = _T_688 & buf_data_2[23:16]; // @[lsu_bus_buffer.scala 176:65] + wire [7:0] _T_693 = ld_byte_hitvecfn_hi_2[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_695 = _T_693 & buf_data_3[23:16]; // @[lsu_bus_buffer.scala 176:65] + wire [7:0] _T_696 = _T_680 | _T_685; // @[lsu_bus_buffer.scala 176:97] + wire [7:0] _T_697 = _T_696 | _T_690; // @[lsu_bus_buffer.scala 176:97] + wire [7:0] _T_698 = _T_697 | _T_695; // @[lsu_bus_buffer.scala 176:97] + wire [7:0] _T_701 = ld_byte_hitvecfn_hi_1[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_703 = _T_701 & buf_data_0[15:8]; // @[lsu_bus_buffer.scala 177:65] + wire [7:0] _T_706 = ld_byte_hitvecfn_hi_1[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_708 = _T_706 & buf_data_1[15:8]; // @[lsu_bus_buffer.scala 177:65] + wire [7:0] _T_711 = ld_byte_hitvecfn_hi_1[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_713 = _T_711 & buf_data_2[15:8]; // @[lsu_bus_buffer.scala 177:65] + wire [7:0] _T_716 = ld_byte_hitvecfn_hi_1[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_718 = _T_716 & buf_data_3[15:8]; // @[lsu_bus_buffer.scala 177:65] + wire [7:0] _T_719 = _T_703 | _T_708; // @[lsu_bus_buffer.scala 177:97] + wire [7:0] _T_720 = _T_719 | _T_713; // @[lsu_bus_buffer.scala 177:97] + wire [7:0] _T_721 = _T_720 | _T_718; // @[lsu_bus_buffer.scala 177:97] + wire [7:0] _T_724 = ld_byte_hitvecfn_hi_0[0] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_726 = _T_724 & buf_data_0[7:0]; // @[lsu_bus_buffer.scala 178:65] + wire [7:0] _T_729 = ld_byte_hitvecfn_hi_0[1] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_731 = _T_729 & buf_data_1[7:0]; // @[lsu_bus_buffer.scala 178:65] + wire [7:0] _T_734 = ld_byte_hitvecfn_hi_0[2] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_736 = _T_734 & buf_data_2[7:0]; // @[lsu_bus_buffer.scala 178:65] + wire [7:0] _T_739 = ld_byte_hitvecfn_hi_0[3] ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire [7:0] _T_741 = _T_739 & buf_data_3[7:0]; // @[lsu_bus_buffer.scala 178:65] + wire [7:0] _T_742 = _T_726 | _T_731; // @[lsu_bus_buffer.scala 178:97] + wire [7:0] _T_743 = _T_742 | _T_736; // @[lsu_bus_buffer.scala 178:97] + wire [7:0] _T_744 = _T_743 | _T_741; // @[lsu_bus_buffer.scala 178:97] + wire [31:0] _T_747 = {_T_675,_T_698,_T_721,_T_744}; // @[Cat.scala 29:58] + wire [31:0] _T_748 = ld_fwddata_buf_hi_initial & ibuf_data; // @[lsu_bus_buffer.scala 179:32] + wire [3:0] _T_750 = io_lsu_pkt_r_bits_by ? 4'h1 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_751 = io_lsu_pkt_r_bits_half ? 4'h3 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_752 = io_lsu_pkt_r_bits_word ? 4'hf : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_753 = _T_750 | _T_751; // @[Mux.scala 27:72] + wire [3:0] ldst_byteen_r = _T_753 | _T_752; // @[Mux.scala 27:72] + wire _T_756 = io_lsu_addr_r[1:0] == 2'h0; // @[lsu_bus_buffer.scala 186:55] + wire _T_758 = io_lsu_addr_r[1:0] == 2'h1; // @[lsu_bus_buffer.scala 187:24] + wire [3:0] _T_760 = {3'h0,ldst_byteen_r[3]}; // @[Cat.scala 29:58] + wire _T_762 = io_lsu_addr_r[1:0] == 2'h2; // @[lsu_bus_buffer.scala 188:24] + wire [3:0] _T_764 = {2'h0,ldst_byteen_r[3:2]}; // @[Cat.scala 29:58] + wire _T_766 = io_lsu_addr_r[1:0] == 2'h3; // @[lsu_bus_buffer.scala 189:24] + wire [3:0] _T_768 = {1'h0,ldst_byteen_r[3:1]}; // @[Cat.scala 29:58] + wire [3:0] _T_770 = _T_758 ? _T_760 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_771 = _T_762 ? _T_764 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_772 = _T_766 ? _T_768 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_774 = _T_770 | _T_771; // @[Mux.scala 27:72] + wire [3:0] ldst_byteen_hi_r = _T_774 | _T_772; // @[Mux.scala 27:72] + wire [3:0] _T_781 = {ldst_byteen_r[2:0],1'h0}; // @[Cat.scala 29:58] + wire [3:0] _T_785 = {ldst_byteen_r[1:0],2'h0}; // @[Cat.scala 29:58] + wire [3:0] _T_789 = {ldst_byteen_r[0],3'h0}; // @[Cat.scala 29:58] + wire [3:0] _T_790 = _T_756 ? ldst_byteen_r : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_791 = _T_758 ? _T_781 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_792 = _T_762 ? _T_785 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_793 = _T_766 ? _T_789 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_794 = _T_790 | _T_791; // @[Mux.scala 27:72] + wire [3:0] _T_795 = _T_794 | _T_792; // @[Mux.scala 27:72] + wire [3:0] ldst_byteen_lo_r = _T_795 | _T_793; // @[Mux.scala 27:72] + wire [31:0] _T_802 = {24'h0,io_store_data_r[31:24]}; // @[Cat.scala 29:58] + wire [31:0] _T_806 = {16'h0,io_store_data_r[31:16]}; // @[Cat.scala 29:58] + wire [31:0] _T_810 = {8'h0,io_store_data_r[31:8]}; // @[Cat.scala 29:58] + wire [31:0] _T_812 = _T_758 ? _T_802 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_813 = _T_762 ? _T_806 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_814 = _T_766 ? _T_810 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_816 = _T_812 | _T_813; // @[Mux.scala 27:72] + wire [31:0] store_data_hi_r = _T_816 | _T_814; // @[Mux.scala 27:72] + wire [31:0] _T_823 = {io_store_data_r[23:0],8'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_827 = {io_store_data_r[15:0],16'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_831 = {io_store_data_r[7:0],24'h0}; // @[Cat.scala 29:58] + wire [31:0] _T_832 = _T_756 ? io_store_data_r : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_833 = _T_758 ? _T_823 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_834 = _T_762 ? _T_827 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_835 = _T_766 ? _T_831 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_836 = _T_832 | _T_833; // @[Mux.scala 27:72] + wire [31:0] _T_837 = _T_836 | _T_834; // @[Mux.scala 27:72] + wire [31:0] store_data_lo_r = _T_837 | _T_835; // @[Mux.scala 27:72] + wire ldst_samedw_r = io_lsu_addr_r[3] == io_end_addr_r[3]; // @[lsu_bus_buffer.scala 207:40] + wire _T_844 = ~io_lsu_addr_r[0]; // @[lsu_bus_buffer.scala 209:31] + wire _T_845 = io_lsu_pkt_r_bits_word & _T_756; // @[Mux.scala 27:72] + wire _T_846 = io_lsu_pkt_r_bits_half & _T_844; // @[Mux.scala 27:72] + wire _T_848 = _T_845 | _T_846; // @[Mux.scala 27:72] + wire is_aligned_r = _T_848 | io_lsu_pkt_r_bits_by; // @[Mux.scala 27:72] + wire _T_850 = io_lsu_pkt_r_bits_load | io_no_word_merge_r; // @[lsu_bus_buffer.scala 211:60] + wire _T_851 = io_lsu_busreq_r & _T_850; // @[lsu_bus_buffer.scala 211:34] + wire _T_852 = ~ibuf_valid; // @[lsu_bus_buffer.scala 211:84] + wire ibuf_byp = _T_851 & _T_852; // @[lsu_bus_buffer.scala 211:82] + wire _T_853 = io_lsu_busreq_r & io_lsu_commit_r; // @[lsu_bus_buffer.scala 212:36] + wire _T_854 = ~ibuf_byp; // @[lsu_bus_buffer.scala 212:56] + wire ibuf_wr_en = _T_853 & _T_854; // @[lsu_bus_buffer.scala 212:54] + wire _T_855 = ~ibuf_wr_en; // @[lsu_bus_buffer.scala 214:36] + reg [2:0] ibuf_timer; // @[lsu_bus_buffer.scala 257:55] + wire _T_864 = ibuf_timer == 3'h7; // @[lsu_bus_buffer.scala 220:62] + wire _T_865 = ibuf_wr_en | _T_864; // @[lsu_bus_buffer.scala 220:48] + wire _T_929 = _T_853 & io_lsu_pkt_r_bits_store; // @[lsu_bus_buffer.scala 239:54] + wire _T_930 = _T_929 & ibuf_valid; // @[lsu_bus_buffer.scala 239:80] + wire _T_931 = _T_930 & ibuf_write; // @[lsu_bus_buffer.scala 239:93] + wire _T_934 = io_lsu_addr_r[31:2] == ibuf_addr[31:2]; // @[lsu_bus_buffer.scala 239:129] + wire _T_935 = _T_931 & _T_934; // @[lsu_bus_buffer.scala 239:106] + wire _T_936 = ~io_is_sideeffects_r; // @[lsu_bus_buffer.scala 239:152] + wire _T_937 = _T_935 & _T_936; // @[lsu_bus_buffer.scala 239:150] + wire _T_938 = ~io_tlu_busbuff_dec_tlu_wb_coalescing_disable; // @[lsu_bus_buffer.scala 239:175] + wire ibuf_merge_en = _T_937 & _T_938; // @[lsu_bus_buffer.scala 239:173] + wire ibuf_merge_in = ~io_ldst_dual_r; // @[lsu_bus_buffer.scala 240:20] + wire _T_866 = ibuf_merge_en & ibuf_merge_in; // @[lsu_bus_buffer.scala 220:98] + wire _T_867 = ~_T_866; // @[lsu_bus_buffer.scala 220:82] + wire _T_868 = _T_865 & _T_867; // @[lsu_bus_buffer.scala 220:80] + wire _T_869 = _T_868 | ibuf_byp; // @[lsu_bus_buffer.scala 221:5] + wire _T_857 = ~io_lsu_busreq_r; // @[lsu_bus_buffer.scala 215:44] + wire _T_858 = io_lsu_busreq_m & _T_857; // @[lsu_bus_buffer.scala 215:42] + wire _T_859 = _T_858 & ibuf_valid; // @[lsu_bus_buffer.scala 215:61] + wire _T_862 = ibuf_addr[31:2] != io_lsu_addr_m[31:2]; // @[lsu_bus_buffer.scala 215:120] + wire _T_863 = io_lsu_pkt_m_bits_load | _T_862; // @[lsu_bus_buffer.scala 215:100] + wire ibuf_force_drain = _T_859 & _T_863; // @[lsu_bus_buffer.scala 215:74] + wire _T_870 = _T_869 | ibuf_force_drain; // @[lsu_bus_buffer.scala 221:16] + reg ibuf_sideeffect; // @[Reg.scala 27:20] + wire _T_871 = _T_870 | ibuf_sideeffect; // @[lsu_bus_buffer.scala 221:35] + wire _T_872 = ~ibuf_write; // @[lsu_bus_buffer.scala 221:55] + wire _T_873 = _T_871 | _T_872; // @[lsu_bus_buffer.scala 221:53] + wire _T_874 = _T_873 | io_tlu_busbuff_dec_tlu_wb_coalescing_disable; // @[lsu_bus_buffer.scala 221:67] + wire ibuf_drain_vld = ibuf_valid & _T_874; // @[lsu_bus_buffer.scala 220:32] + wire _T_856 = ibuf_drain_vld & _T_855; // @[lsu_bus_buffer.scala 214:34] + wire ibuf_rst = _T_856 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 214:49] + reg [1:0] WrPtr1_r; // @[lsu_bus_buffer.scala 627:49] + reg [1:0] WrPtr0_r; // @[lsu_bus_buffer.scala 626:49] + reg [1:0] ibuf_tag; // @[Reg.scala 27:20] + wire [1:0] ibuf_sz_in = {io_lsu_pkt_r_bits_word,io_lsu_pkt_r_bits_half}; // @[Cat.scala 29:58] + wire [3:0] _T_881 = ibuf_byteen | ldst_byteen_lo_r; // @[lsu_bus_buffer.scala 230:77] + wire [7:0] _T_889 = ldst_byteen_lo_r[0] ? store_data_lo_r[7:0] : ibuf_data[7:0]; // @[lsu_bus_buffer.scala 235:8] + wire [7:0] _T_892 = io_ldst_dual_r ? store_data_hi_r[7:0] : store_data_lo_r[7:0]; // @[lsu_bus_buffer.scala 236:8] + wire [7:0] _T_893 = _T_866 ? _T_889 : _T_892; // @[lsu_bus_buffer.scala 234:46] + wire [7:0] _T_898 = ldst_byteen_lo_r[1] ? store_data_lo_r[15:8] : ibuf_data[15:8]; // @[lsu_bus_buffer.scala 235:8] + wire [7:0] _T_901 = io_ldst_dual_r ? store_data_hi_r[15:8] : store_data_lo_r[15:8]; // @[lsu_bus_buffer.scala 236:8] + wire [7:0] _T_902 = _T_866 ? _T_898 : _T_901; // @[lsu_bus_buffer.scala 234:46] + wire [7:0] _T_907 = ldst_byteen_lo_r[2] ? store_data_lo_r[23:16] : ibuf_data[23:16]; // @[lsu_bus_buffer.scala 235:8] + wire [7:0] _T_910 = io_ldst_dual_r ? store_data_hi_r[23:16] : store_data_lo_r[23:16]; // @[lsu_bus_buffer.scala 236:8] + wire [7:0] _T_911 = _T_866 ? _T_907 : _T_910; // @[lsu_bus_buffer.scala 234:46] + wire [7:0] _T_916 = ldst_byteen_lo_r[3] ? store_data_lo_r[31:24] : ibuf_data[31:24]; // @[lsu_bus_buffer.scala 235:8] + wire [7:0] _T_919 = io_ldst_dual_r ? store_data_hi_r[31:24] : store_data_lo_r[31:24]; // @[lsu_bus_buffer.scala 236:8] + wire [7:0] _T_920 = _T_866 ? _T_916 : _T_919; // @[lsu_bus_buffer.scala 234:46] + wire [31:0] ibuf_data_in = {_T_920,_T_911,_T_902,_T_893}; // @[Cat.scala 29:58] + wire _T_923 = ibuf_timer < 3'h7; // @[lsu_bus_buffer.scala 237:60] + wire [2:0] _T_926 = ibuf_timer + 3'h1; // @[lsu_bus_buffer.scala 237:95] + wire _T_941 = ~ibuf_merge_in; // @[lsu_bus_buffer.scala 241:65] + wire _T_942 = ibuf_merge_en & _T_941; // @[lsu_bus_buffer.scala 241:63] + wire _T_945 = ibuf_byteen[0] | ldst_byteen_lo_r[0]; // @[lsu_bus_buffer.scala 241:96] + wire _T_947 = _T_942 ? _T_945 : ibuf_byteen[0]; // @[lsu_bus_buffer.scala 241:48] + wire _T_952 = ibuf_byteen[1] | ldst_byteen_lo_r[1]; // @[lsu_bus_buffer.scala 241:96] + wire _T_954 = _T_942 ? _T_952 : ibuf_byteen[1]; // @[lsu_bus_buffer.scala 241:48] + wire _T_959 = ibuf_byteen[2] | ldst_byteen_lo_r[2]; // @[lsu_bus_buffer.scala 241:96] + wire _T_961 = _T_942 ? _T_959 : ibuf_byteen[2]; // @[lsu_bus_buffer.scala 241:48] + wire _T_966 = ibuf_byteen[3] | ldst_byteen_lo_r[3]; // @[lsu_bus_buffer.scala 241:96] + wire _T_968 = _T_942 ? _T_966 : ibuf_byteen[3]; // @[lsu_bus_buffer.scala 241:48] + wire [3:0] ibuf_byteen_out = {_T_968,_T_961,_T_954,_T_947}; // @[Cat.scala 29:58] + wire [7:0] _T_978 = _T_942 ? _T_889 : ibuf_data[7:0]; // @[lsu_bus_buffer.scala 242:45] + wire [7:0] _T_986 = _T_942 ? _T_898 : ibuf_data[15:8]; // @[lsu_bus_buffer.scala 242:45] + wire [7:0] _T_994 = _T_942 ? _T_907 : ibuf_data[23:16]; // @[lsu_bus_buffer.scala 242:45] + wire [7:0] _T_1002 = _T_942 ? _T_916 : ibuf_data[31:24]; // @[lsu_bus_buffer.scala 242:45] + wire [31:0] ibuf_data_out = {_T_1002,_T_994,_T_986,_T_978}; // @[Cat.scala 29:58] + wire _T_1005 = ibuf_wr_en | ibuf_valid; // @[lsu_bus_buffer.scala 244:58] + wire _T_1006 = ~ibuf_rst; // @[lsu_bus_buffer.scala 244:93] + reg [1:0] ibuf_dualtag; // @[Reg.scala 27:20] + reg ibuf_dual; // @[Reg.scala 27:20] + reg ibuf_samedw; // @[Reg.scala 27:20] + reg ibuf_nomerge; // @[Reg.scala 27:20] + reg ibuf_unsign; // @[Reg.scala 27:20] + reg [1:0] ibuf_sz; // @[Reg.scala 27:20] + wire _T_4441 = buf_write[3] & _T_2590; // @[lsu_bus_buffer.scala 533:64] + wire _T_4442 = ~buf_cmd_state_bus_en_3; // @[lsu_bus_buffer.scala 533:91] + wire _T_4443 = _T_4441 & _T_4442; // @[lsu_bus_buffer.scala 533:89] + wire _T_4436 = buf_write[2] & _T_2583; // @[lsu_bus_buffer.scala 533:64] + wire _T_4437 = ~buf_cmd_state_bus_en_2; // @[lsu_bus_buffer.scala 533:91] + wire _T_4438 = _T_4436 & _T_4437; // @[lsu_bus_buffer.scala 533:89] + wire [1:0] _T_4444 = _T_4443 + _T_4438; // @[lsu_bus_buffer.scala 533:142] + wire _T_4431 = buf_write[1] & _T_2576; // @[lsu_bus_buffer.scala 533:64] + wire _T_4432 = ~buf_cmd_state_bus_en_1; // @[lsu_bus_buffer.scala 533:91] + wire _T_4433 = _T_4431 & _T_4432; // @[lsu_bus_buffer.scala 533:89] + wire [1:0] _GEN_380 = {{1'd0}, _T_4433}; // @[lsu_bus_buffer.scala 533:142] + wire [2:0] _T_4445 = _T_4444 + _GEN_380; // @[lsu_bus_buffer.scala 533:142] + wire _T_4426 = buf_write[0] & _T_2569; // @[lsu_bus_buffer.scala 533:64] + wire _T_4427 = ~buf_cmd_state_bus_en_0; // @[lsu_bus_buffer.scala 533:91] + wire _T_4428 = _T_4426 & _T_4427; // @[lsu_bus_buffer.scala 533:89] + wire [2:0] _GEN_381 = {{2'd0}, _T_4428}; // @[lsu_bus_buffer.scala 533:142] + wire [3:0] buf_numvld_wrcmd_any = _T_4445 + _GEN_381; // @[lsu_bus_buffer.scala 533:142] + wire _T_1016 = buf_numvld_wrcmd_any == 4'h1; // @[lsu_bus_buffer.scala 267:43] + wire _T_4458 = _T_2590 & _T_4442; // @[lsu_bus_buffer.scala 534:73] + wire _T_4455 = _T_2583 & _T_4437; // @[lsu_bus_buffer.scala 534:73] + wire [1:0] _T_4459 = _T_4458 + _T_4455; // @[lsu_bus_buffer.scala 534:126] + wire _T_4452 = _T_2576 & _T_4432; // @[lsu_bus_buffer.scala 534:73] + wire [1:0] _GEN_382 = {{1'd0}, _T_4452}; // @[lsu_bus_buffer.scala 534:126] + wire [2:0] _T_4460 = _T_4459 + _GEN_382; // @[lsu_bus_buffer.scala 534:126] + wire _T_4449 = _T_2569 & _T_4427; // @[lsu_bus_buffer.scala 534:73] + wire [2:0] _GEN_383 = {{2'd0}, _T_4449}; // @[lsu_bus_buffer.scala 534:126] + wire [3:0] buf_numvld_cmd_any = _T_4460 + _GEN_383; // @[lsu_bus_buffer.scala 534:126] + wire _T_1017 = buf_numvld_cmd_any == 4'h1; // @[lsu_bus_buffer.scala 267:72] + wire _T_1018 = _T_1016 & _T_1017; // @[lsu_bus_buffer.scala 267:51] + reg [2:0] obuf_wr_timer; // @[Reg.scala 27:20] + wire _T_1019 = obuf_wr_timer != 3'h7; // @[lsu_bus_buffer.scala 267:97] + wire _T_1020 = _T_1018 & _T_1019; // @[lsu_bus_buffer.scala 267:80] + wire _T_1022 = _T_1020 & _T_938; // @[lsu_bus_buffer.scala 267:114] + wire _T_1918 = |buf_age_3; // @[lsu_bus_buffer.scala 383:58] + wire _T_1919 = ~_T_1918; // @[lsu_bus_buffer.scala 383:45] + wire _T_1921 = _T_1919 & _T_2590; // @[lsu_bus_buffer.scala 383:63] + wire _T_1923 = _T_1921 & _T_4442; // @[lsu_bus_buffer.scala 383:88] + wire _T_1912 = |buf_age_2; // @[lsu_bus_buffer.scala 383:58] + wire _T_1913 = ~_T_1912; // @[lsu_bus_buffer.scala 383:45] + wire _T_1915 = _T_1913 & _T_2583; // @[lsu_bus_buffer.scala 383:63] + wire _T_1917 = _T_1915 & _T_4437; // @[lsu_bus_buffer.scala 383:88] + wire _T_1906 = |buf_age_1; // @[lsu_bus_buffer.scala 383:58] + wire _T_1907 = ~_T_1906; // @[lsu_bus_buffer.scala 383:45] + wire _T_1909 = _T_1907 & _T_2576; // @[lsu_bus_buffer.scala 383:63] + wire _T_1911 = _T_1909 & _T_4432; // @[lsu_bus_buffer.scala 383:88] + wire _T_1900 = |buf_age_0; // @[lsu_bus_buffer.scala 383:58] + wire _T_1901 = ~_T_1900; // @[lsu_bus_buffer.scala 383:45] + wire _T_1903 = _T_1901 & _T_2569; // @[lsu_bus_buffer.scala 383:63] + wire _T_1905 = _T_1903 & _T_4427; // @[lsu_bus_buffer.scala 383:88] + wire [3:0] CmdPtr0Dec = {_T_1923,_T_1917,_T_1911,_T_1905}; // @[Cat.scala 29:58] + wire [7:0] _T_1993 = {4'h0,_T_1923,_T_1917,_T_1911,_T_1905}; // @[Cat.scala 29:58] + wire _T_1996 = _T_1993[4] | _T_1993[5]; // @[lsu_bus_buffer.scala 391:42] + wire _T_1998 = _T_1996 | _T_1993[6]; // @[lsu_bus_buffer.scala 391:48] + wire _T_2000 = _T_1998 | _T_1993[7]; // @[lsu_bus_buffer.scala 391:54] + wire _T_2003 = _T_1993[2] | _T_1993[3]; // @[lsu_bus_buffer.scala 391:67] + wire _T_2005 = _T_2003 | _T_1993[6]; // @[lsu_bus_buffer.scala 391:73] + wire _T_2007 = _T_2005 | _T_1993[7]; // @[lsu_bus_buffer.scala 391:79] + wire _T_2010 = _T_1993[1] | _T_1993[3]; // @[lsu_bus_buffer.scala 391:92] + wire _T_2012 = _T_2010 | _T_1993[5]; // @[lsu_bus_buffer.scala 391:98] + wire _T_2014 = _T_2012 | _T_1993[7]; // @[lsu_bus_buffer.scala 391:104] + wire [2:0] _T_2016 = {_T_2000,_T_2007,_T_2014}; // @[Cat.scala 29:58] + wire [1:0] CmdPtr0 = _T_2016[1:0]; // @[lsu_bus_buffer.scala 396:11] + wire _T_1023 = CmdPtr0 == 2'h0; // @[lsu_bus_buffer.scala 268:114] + wire _T_1024 = CmdPtr0 == 2'h1; // @[lsu_bus_buffer.scala 268:114] + wire _T_1025 = CmdPtr0 == 2'h2; // @[lsu_bus_buffer.scala 268:114] + wire _T_1026 = CmdPtr0 == 2'h3; // @[lsu_bus_buffer.scala 268:114] + reg buf_nomerge_0; // @[Reg.scala 27:20] + wire _T_1027 = _T_1023 & buf_nomerge_0; // @[Mux.scala 27:72] + reg buf_nomerge_1; // @[Reg.scala 27:20] + wire _T_1028 = _T_1024 & buf_nomerge_1; // @[Mux.scala 27:72] + reg buf_nomerge_2; // @[Reg.scala 27:20] + wire _T_1029 = _T_1025 & buf_nomerge_2; // @[Mux.scala 27:72] + reg buf_nomerge_3; // @[Reg.scala 27:20] + wire _T_1030 = _T_1026 & buf_nomerge_3; // @[Mux.scala 27:72] + wire _T_1031 = _T_1027 | _T_1028; // @[Mux.scala 27:72] + wire _T_1032 = _T_1031 | _T_1029; // @[Mux.scala 27:72] + wire _T_1033 = _T_1032 | _T_1030; // @[Mux.scala 27:72] + wire _T_1035 = ~_T_1033; // @[lsu_bus_buffer.scala 268:31] + wire _T_1036 = _T_1022 & _T_1035; // @[lsu_bus_buffer.scala 268:29] + reg _T_4325; // @[Reg.scala 27:20] + reg _T_4322; // @[Reg.scala 27:20] + reg _T_4319; // @[Reg.scala 27:20] + reg _T_4316; // @[Reg.scala 27:20] + wire [3:0] buf_sideeffect = {_T_4325,_T_4322,_T_4319,_T_4316}; // @[Cat.scala 29:58] + wire _T_1045 = _T_1023 & buf_sideeffect[0]; // @[Mux.scala 27:72] + wire _T_1046 = _T_1024 & buf_sideeffect[1]; // @[Mux.scala 27:72] + wire _T_1047 = _T_1025 & buf_sideeffect[2]; // @[Mux.scala 27:72] + wire _T_1048 = _T_1026 & buf_sideeffect[3]; // @[Mux.scala 27:72] + wire _T_1049 = _T_1045 | _T_1046; // @[Mux.scala 27:72] + wire _T_1050 = _T_1049 | _T_1047; // @[Mux.scala 27:72] + wire _T_1051 = _T_1050 | _T_1048; // @[Mux.scala 27:72] + wire _T_1053 = ~_T_1051; // @[lsu_bus_buffer.scala 269:5] + wire _T_1054 = _T_1036 & _T_1053; // @[lsu_bus_buffer.scala 268:140] + wire _T_1065 = _T_858 & _T_852; // @[lsu_bus_buffer.scala 271:58] + wire _T_1067 = _T_1065 & _T_1017; // @[lsu_bus_buffer.scala 271:72] + wire [29:0] _T_1077 = _T_1023 ? buf_addr_0[31:2] : 30'h0; // @[Mux.scala 27:72] + wire [29:0] _T_1078 = _T_1024 ? buf_addr_1[31:2] : 30'h0; // @[Mux.scala 27:72] + wire [29:0] _T_1081 = _T_1077 | _T_1078; // @[Mux.scala 27:72] + wire [29:0] _T_1079 = _T_1025 ? buf_addr_2[31:2] : 30'h0; // @[Mux.scala 27:72] + wire [29:0] _T_1082 = _T_1081 | _T_1079; // @[Mux.scala 27:72] + wire [29:0] _T_1080 = _T_1026 ? buf_addr_3[31:2] : 30'h0; // @[Mux.scala 27:72] + wire [29:0] _T_1083 = _T_1082 | _T_1080; // @[Mux.scala 27:72] + wire _T_1085 = io_lsu_addr_m[31:2] != _T_1083; // @[lsu_bus_buffer.scala 271:123] + wire obuf_force_wr_en = _T_1067 & _T_1085; // @[lsu_bus_buffer.scala 271:101] + wire _T_1055 = ~obuf_force_wr_en; // @[lsu_bus_buffer.scala 269:119] + wire obuf_wr_wait = _T_1054 & _T_1055; // @[lsu_bus_buffer.scala 269:117] + wire _T_1056 = |buf_numvld_cmd_any; // @[lsu_bus_buffer.scala 270:75] + wire _T_1057 = obuf_wr_timer < 3'h7; // @[lsu_bus_buffer.scala 270:95] + wire _T_1058 = _T_1056 & _T_1057; // @[lsu_bus_buffer.scala 270:79] + wire [2:0] _T_1060 = obuf_wr_timer + 3'h1; // @[lsu_bus_buffer.scala 270:123] + wire _T_4477 = buf_state_3 == 3'h1; // @[lsu_bus_buffer.scala 535:63] + wire _T_4481 = _T_4477 | _T_4458; // @[lsu_bus_buffer.scala 535:74] + wire _T_4472 = buf_state_2 == 3'h1; // @[lsu_bus_buffer.scala 535:63] + wire _T_4476 = _T_4472 | _T_4455; // @[lsu_bus_buffer.scala 535:74] + wire [1:0] _T_4482 = _T_4481 + _T_4476; // @[lsu_bus_buffer.scala 535:154] + wire _T_4467 = buf_state_1 == 3'h1; // @[lsu_bus_buffer.scala 535:63] + wire _T_4471 = _T_4467 | _T_4452; // @[lsu_bus_buffer.scala 535:74] + wire [1:0] _GEN_384 = {{1'd0}, _T_4471}; // @[lsu_bus_buffer.scala 535:154] + wire [2:0] _T_4483 = _T_4482 + _GEN_384; // @[lsu_bus_buffer.scala 535:154] + wire _T_4462 = buf_state_0 == 3'h1; // @[lsu_bus_buffer.scala 535:63] + wire _T_4466 = _T_4462 | _T_4449; // @[lsu_bus_buffer.scala 535:74] + wire [2:0] _GEN_385 = {{2'd0}, _T_4466}; // @[lsu_bus_buffer.scala 535:154] + wire [3:0] buf_numvld_pend_any = _T_4483 + _GEN_385; // @[lsu_bus_buffer.scala 535:154] + wire _T_1087 = buf_numvld_pend_any == 4'h0; // @[lsu_bus_buffer.scala 273:53] + wire _T_1088 = ibuf_byp & _T_1087; // @[lsu_bus_buffer.scala 273:31] + wire _T_1089 = ~io_lsu_pkt_r_bits_store; // @[lsu_bus_buffer.scala 273:64] + wire _T_1090 = _T_1089 | io_no_dword_merge_r; // @[lsu_bus_buffer.scala 273:89] + wire ibuf_buf_byp = _T_1088 & _T_1090; // @[lsu_bus_buffer.scala 273:61] + wire _T_1091 = ibuf_buf_byp & io_lsu_commit_r; // @[lsu_bus_buffer.scala 289:32] + wire _T_4751 = buf_state_0 == 3'h3; // @[lsu_bus_buffer.scala 563:62] + wire _T_4753 = _T_4751 & buf_sideeffect[0]; // @[lsu_bus_buffer.scala 563:73] + wire _T_4754 = _T_4753 & io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu_bus_buffer.scala 563:93] + wire _T_4755 = buf_state_1 == 3'h3; // @[lsu_bus_buffer.scala 563:62] + wire _T_4757 = _T_4755 & buf_sideeffect[1]; // @[lsu_bus_buffer.scala 563:73] + wire _T_4758 = _T_4757 & io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu_bus_buffer.scala 563:93] + wire _T_4767 = _T_4754 | _T_4758; // @[lsu_bus_buffer.scala 563:153] + wire _T_4759 = buf_state_2 == 3'h3; // @[lsu_bus_buffer.scala 563:62] + wire _T_4761 = _T_4759 & buf_sideeffect[2]; // @[lsu_bus_buffer.scala 563:73] + wire _T_4762 = _T_4761 & io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu_bus_buffer.scala 563:93] + wire _T_4768 = _T_4767 | _T_4762; // @[lsu_bus_buffer.scala 563:153] + wire _T_4763 = buf_state_3 == 3'h3; // @[lsu_bus_buffer.scala 563:62] + wire _T_4765 = _T_4763 & buf_sideeffect[3]; // @[lsu_bus_buffer.scala 563:73] + wire _T_4766 = _T_4765 & io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu_bus_buffer.scala 563:93] + wire _T_4769 = _T_4768 | _T_4766; // @[lsu_bus_buffer.scala 563:153] + reg obuf_sideeffect; // @[Reg.scala 27:20] + wire _T_4770 = obuf_valid & obuf_sideeffect; // @[lsu_bus_buffer.scala 563:171] + wire _T_4771 = _T_4770 & io_tlu_busbuff_dec_tlu_sideeffect_posted_disable; // @[lsu_bus_buffer.scala 563:189] + wire bus_sideeffect_pend = _T_4769 | _T_4771; // @[lsu_bus_buffer.scala 563:157] + wire _T_1092 = io_is_sideeffects_r & bus_sideeffect_pend; // @[lsu_bus_buffer.scala 289:74] + wire _T_1093 = ~_T_1092; // @[lsu_bus_buffer.scala 289:52] + wire _T_1094 = _T_1091 & _T_1093; // @[lsu_bus_buffer.scala 289:50] + wire [2:0] _T_1099 = _T_1023 ? buf_state_0 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_1100 = _T_1024 ? buf_state_1 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_1103 = _T_1099 | _T_1100; // @[Mux.scala 27:72] + wire [2:0] _T_1101 = _T_1025 ? buf_state_2 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_1104 = _T_1103 | _T_1101; // @[Mux.scala 27:72] + wire [2:0] _T_1102 = _T_1026 ? buf_state_3 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_1105 = _T_1104 | _T_1102; // @[Mux.scala 27:72] + wire _T_1107 = _T_1105 == 3'h2; // @[lsu_bus_buffer.scala 290:36] + wire found_cmdptr0 = |CmdPtr0Dec; // @[lsu_bus_buffer.scala 388:31] + wire _T_1108 = _T_1107 & found_cmdptr0; // @[lsu_bus_buffer.scala 290:47] + wire [3:0] _T_1111 = {buf_cmd_state_bus_en_3,buf_cmd_state_bus_en_2,buf_cmd_state_bus_en_1,buf_cmd_state_bus_en_0}; // @[Cat.scala 29:58] + wire _T_1120 = _T_1023 & _T_1111[0]; // @[Mux.scala 27:72] + wire _T_1121 = _T_1024 & _T_1111[1]; // @[Mux.scala 27:72] + wire _T_1124 = _T_1120 | _T_1121; // @[Mux.scala 27:72] + wire _T_1122 = _T_1025 & _T_1111[2]; // @[Mux.scala 27:72] + wire _T_1125 = _T_1124 | _T_1122; // @[Mux.scala 27:72] + wire _T_1123 = _T_1026 & _T_1111[3]; // @[Mux.scala 27:72] + wire _T_1126 = _T_1125 | _T_1123; // @[Mux.scala 27:72] + wire _T_1128 = ~_T_1126; // @[lsu_bus_buffer.scala 291:23] + wire _T_1129 = _T_1108 & _T_1128; // @[lsu_bus_buffer.scala 291:21] + wire _T_1146 = _T_1051 & bus_sideeffect_pend; // @[lsu_bus_buffer.scala 291:141] + wire _T_1147 = ~_T_1146; // @[lsu_bus_buffer.scala 291:105] + wire _T_1148 = _T_1129 & _T_1147; // @[lsu_bus_buffer.scala 291:103] + reg buf_dual_3; // @[Reg.scala 27:20] + reg buf_dual_2; // @[Reg.scala 27:20] + reg buf_dual_1; // @[Reg.scala 27:20] + reg buf_dual_0; // @[Reg.scala 27:20] + wire [3:0] _T_1151 = {buf_dual_3,buf_dual_2,buf_dual_1,buf_dual_0}; // @[Cat.scala 29:58] + wire _T_1160 = _T_1023 & _T_1151[0]; // @[Mux.scala 27:72] + wire _T_1161 = _T_1024 & _T_1151[1]; // @[Mux.scala 27:72] + wire _T_1164 = _T_1160 | _T_1161; // @[Mux.scala 27:72] + wire _T_1162 = _T_1025 & _T_1151[2]; // @[Mux.scala 27:72] + wire _T_1165 = _T_1164 | _T_1162; // @[Mux.scala 27:72] + wire _T_1163 = _T_1026 & _T_1151[3]; // @[Mux.scala 27:72] + wire _T_1166 = _T_1165 | _T_1163; // @[Mux.scala 27:72] + reg buf_samedw_3; // @[Reg.scala 27:20] + reg buf_samedw_2; // @[Reg.scala 27:20] + reg buf_samedw_1; // @[Reg.scala 27:20] + reg buf_samedw_0; // @[Reg.scala 27:20] + wire [3:0] _T_1170 = {buf_samedw_3,buf_samedw_2,buf_samedw_1,buf_samedw_0}; // @[Cat.scala 29:58] + wire _T_1179 = _T_1023 & _T_1170[0]; // @[Mux.scala 27:72] + wire _T_1180 = _T_1024 & _T_1170[1]; // @[Mux.scala 27:72] + wire _T_1183 = _T_1179 | _T_1180; // @[Mux.scala 27:72] + wire _T_1181 = _T_1025 & _T_1170[2]; // @[Mux.scala 27:72] + wire _T_1184 = _T_1183 | _T_1181; // @[Mux.scala 27:72] + wire _T_1182 = _T_1026 & _T_1170[3]; // @[Mux.scala 27:72] + wire _T_1185 = _T_1184 | _T_1182; // @[Mux.scala 27:72] + wire _T_1187 = _T_1166 & _T_1185; // @[lsu_bus_buffer.scala 292:77] + wire _T_1196 = _T_1023 & buf_write[0]; // @[Mux.scala 27:72] + wire _T_1197 = _T_1024 & buf_write[1]; // @[Mux.scala 27:72] + wire _T_1200 = _T_1196 | _T_1197; // @[Mux.scala 27:72] + wire _T_1198 = _T_1025 & buf_write[2]; // @[Mux.scala 27:72] + wire _T_1201 = _T_1200 | _T_1198; // @[Mux.scala 27:72] + wire _T_1199 = _T_1026 & buf_write[3]; // @[Mux.scala 27:72] + wire _T_1202 = _T_1201 | _T_1199; // @[Mux.scala 27:72] + wire _T_1204 = ~_T_1202; // @[lsu_bus_buffer.scala 292:150] + wire _T_1205 = _T_1187 & _T_1204; // @[lsu_bus_buffer.scala 292:148] + wire _T_1206 = ~_T_1205; // @[lsu_bus_buffer.scala 292:8] + wire [3:0] _T_1959 = ~CmdPtr0Dec; // @[lsu_bus_buffer.scala 384:62] + wire [3:0] _T_1960 = buf_age_3 & _T_1959; // @[lsu_bus_buffer.scala 384:59] + wire _T_1961 = |_T_1960; // @[lsu_bus_buffer.scala 384:76] + wire _T_1962 = ~_T_1961; // @[lsu_bus_buffer.scala 384:45] + wire _T_1964 = ~CmdPtr0Dec[3]; // @[lsu_bus_buffer.scala 384:83] + wire _T_1965 = _T_1962 & _T_1964; // @[lsu_bus_buffer.scala 384:81] + wire _T_1967 = _T_1965 & _T_2590; // @[lsu_bus_buffer.scala 384:98] + wire _T_1969 = _T_1967 & _T_4442; // @[lsu_bus_buffer.scala 384:123] + wire [3:0] _T_1949 = buf_age_2 & _T_1959; // @[lsu_bus_buffer.scala 384:59] + wire _T_1950 = |_T_1949; // @[lsu_bus_buffer.scala 384:76] + wire _T_1951 = ~_T_1950; // @[lsu_bus_buffer.scala 384:45] + wire _T_1953 = ~CmdPtr0Dec[2]; // @[lsu_bus_buffer.scala 384:83] + wire _T_1954 = _T_1951 & _T_1953; // @[lsu_bus_buffer.scala 384:81] + wire _T_1956 = _T_1954 & _T_2583; // @[lsu_bus_buffer.scala 384:98] + wire _T_1958 = _T_1956 & _T_4437; // @[lsu_bus_buffer.scala 384:123] + wire [3:0] _T_1938 = buf_age_1 & _T_1959; // @[lsu_bus_buffer.scala 384:59] + wire _T_1939 = |_T_1938; // @[lsu_bus_buffer.scala 384:76] + wire _T_1940 = ~_T_1939; // @[lsu_bus_buffer.scala 384:45] + wire _T_1942 = ~CmdPtr0Dec[1]; // @[lsu_bus_buffer.scala 384:83] + wire _T_1943 = _T_1940 & _T_1942; // @[lsu_bus_buffer.scala 384:81] + wire _T_1945 = _T_1943 & _T_2576; // @[lsu_bus_buffer.scala 384:98] + wire _T_1947 = _T_1945 & _T_4432; // @[lsu_bus_buffer.scala 384:123] + wire [3:0] _T_1927 = buf_age_0 & _T_1959; // @[lsu_bus_buffer.scala 384:59] + wire _T_1928 = |_T_1927; // @[lsu_bus_buffer.scala 384:76] + wire _T_1929 = ~_T_1928; // @[lsu_bus_buffer.scala 384:45] + wire _T_1931 = ~CmdPtr0Dec[0]; // @[lsu_bus_buffer.scala 384:83] + wire _T_1932 = _T_1929 & _T_1931; // @[lsu_bus_buffer.scala 384:81] + wire _T_1934 = _T_1932 & _T_2569; // @[lsu_bus_buffer.scala 384:98] + wire _T_1936 = _T_1934 & _T_4427; // @[lsu_bus_buffer.scala 384:123] + wire [3:0] CmdPtr1Dec = {_T_1969,_T_1958,_T_1947,_T_1936}; // @[Cat.scala 29:58] + wire found_cmdptr1 = |CmdPtr1Dec; // @[lsu_bus_buffer.scala 389:31] + wire _T_1207 = _T_1206 | found_cmdptr1; // @[lsu_bus_buffer.scala 292:181] + wire [3:0] _T_1210 = {buf_nomerge_3,buf_nomerge_2,buf_nomerge_1,buf_nomerge_0}; // @[Cat.scala 29:58] + wire _T_1219 = _T_1023 & _T_1210[0]; // @[Mux.scala 27:72] + wire _T_1220 = _T_1024 & _T_1210[1]; // @[Mux.scala 27:72] + wire _T_1223 = _T_1219 | _T_1220; // @[Mux.scala 27:72] + wire _T_1221 = _T_1025 & _T_1210[2]; // @[Mux.scala 27:72] + wire _T_1224 = _T_1223 | _T_1221; // @[Mux.scala 27:72] + wire _T_1222 = _T_1026 & _T_1210[3]; // @[Mux.scala 27:72] + wire _T_1225 = _T_1224 | _T_1222; // @[Mux.scala 27:72] + wire _T_1227 = _T_1207 | _T_1225; // @[lsu_bus_buffer.scala 292:197] + wire _T_1228 = _T_1227 | obuf_force_wr_en; // @[lsu_bus_buffer.scala 292:269] + wire _T_1229 = _T_1148 & _T_1228; // @[lsu_bus_buffer.scala 291:164] + wire _T_1230 = _T_1094 | _T_1229; // @[lsu_bus_buffer.scala 289:98] + reg obuf_write; // @[Reg.scala 27:20] + reg obuf_cmd_done; // @[Reg.scala 27:20] + reg obuf_data_done; // @[Reg.scala 27:20] + wire _T_4825 = obuf_cmd_done | obuf_data_done; // @[lsu_bus_buffer.scala 567:54] + wire _T_4826 = obuf_cmd_done ? io_lsu_axi_w_ready : io_lsu_axi_aw_ready; // @[lsu_bus_buffer.scala 567:75] + wire _T_4827 = io_lsu_axi_aw_ready & io_lsu_axi_w_ready; // @[lsu_bus_buffer.scala 567:153] + wire _T_4828 = _T_4825 ? _T_4826 : _T_4827; // @[lsu_bus_buffer.scala 567:39] + wire bus_cmd_ready = obuf_write ? _T_4828 : io_lsu_axi_ar_ready; // @[lsu_bus_buffer.scala 567:23] + wire _T_1231 = ~obuf_valid; // @[lsu_bus_buffer.scala 293:48] + wire _T_1232 = bus_cmd_ready | _T_1231; // @[lsu_bus_buffer.scala 293:46] + reg obuf_nosend; // @[Reg.scala 27:20] + wire _T_1233 = _T_1232 | obuf_nosend; // @[lsu_bus_buffer.scala 293:60] + wire _T_1234 = _T_1230 & _T_1233; // @[lsu_bus_buffer.scala 293:29] + wire _T_1235 = ~obuf_wr_wait; // @[lsu_bus_buffer.scala 293:77] + wire _T_1236 = _T_1234 & _T_1235; // @[lsu_bus_buffer.scala 293:75] + reg [31:0] obuf_addr; // @[Reg.scala 27:20] + wire _T_4776 = obuf_addr[31:3] == buf_addr_0[31:3]; // @[lsu_bus_buffer.scala 565:37] + wire _T_4777 = obuf_valid & _T_4776; // @[lsu_bus_buffer.scala 565:19] + wire _T_4779 = obuf_tag1 == 2'h0; // @[lsu_bus_buffer.scala 565:107] + wire _T_4780 = obuf_merge & _T_4779; // @[lsu_bus_buffer.scala 565:95] + wire _T_4781 = _T_3565 | _T_4780; // @[lsu_bus_buffer.scala 565:81] + wire _T_4782 = ~_T_4781; // @[lsu_bus_buffer.scala 565:61] + wire _T_4783 = _T_4777 & _T_4782; // @[lsu_bus_buffer.scala 565:59] + wire _T_4817 = _T_4751 & _T_4783; // @[Mux.scala 27:72] + wire _T_4787 = obuf_addr[31:3] == buf_addr_1[31:3]; // @[lsu_bus_buffer.scala 565:37] + wire _T_4788 = obuf_valid & _T_4787; // @[lsu_bus_buffer.scala 565:19] + wire _T_4790 = obuf_tag1 == 2'h1; // @[lsu_bus_buffer.scala 565:107] + wire _T_4791 = obuf_merge & _T_4790; // @[lsu_bus_buffer.scala 565:95] + wire _T_4792 = _T_3756 | _T_4791; // @[lsu_bus_buffer.scala 565:81] + wire _T_4793 = ~_T_4792; // @[lsu_bus_buffer.scala 565:61] + wire _T_4794 = _T_4788 & _T_4793; // @[lsu_bus_buffer.scala 565:59] + wire _T_4818 = _T_4755 & _T_4794; // @[Mux.scala 27:72] + wire _T_4821 = _T_4817 | _T_4818; // @[Mux.scala 27:72] + wire _T_4798 = obuf_addr[31:3] == buf_addr_2[31:3]; // @[lsu_bus_buffer.scala 565:37] + wire _T_4799 = obuf_valid & _T_4798; // @[lsu_bus_buffer.scala 565:19] + wire _T_4801 = obuf_tag1 == 2'h2; // @[lsu_bus_buffer.scala 565:107] + wire _T_4802 = obuf_merge & _T_4801; // @[lsu_bus_buffer.scala 565:95] + wire _T_4803 = _T_3947 | _T_4802; // @[lsu_bus_buffer.scala 565:81] + wire _T_4804 = ~_T_4803; // @[lsu_bus_buffer.scala 565:61] + wire _T_4805 = _T_4799 & _T_4804; // @[lsu_bus_buffer.scala 565:59] + wire _T_4819 = _T_4759 & _T_4805; // @[Mux.scala 27:72] + wire _T_4822 = _T_4821 | _T_4819; // @[Mux.scala 27:72] + wire _T_4809 = obuf_addr[31:3] == buf_addr_3[31:3]; // @[lsu_bus_buffer.scala 565:37] + wire _T_4810 = obuf_valid & _T_4809; // @[lsu_bus_buffer.scala 565:19] + wire _T_4812 = obuf_tag1 == 2'h3; // @[lsu_bus_buffer.scala 565:107] + wire _T_4813 = obuf_merge & _T_4812; // @[lsu_bus_buffer.scala 565:95] + wire _T_4814 = _T_4138 | _T_4813; // @[lsu_bus_buffer.scala 565:81] + wire _T_4815 = ~_T_4814; // @[lsu_bus_buffer.scala 565:61] + wire _T_4816 = _T_4810 & _T_4815; // @[lsu_bus_buffer.scala 565:59] + wire _T_4820 = _T_4763 & _T_4816; // @[Mux.scala 27:72] + wire bus_addr_match_pending = _T_4822 | _T_4820; // @[Mux.scala 27:72] + wire _T_1237 = ~bus_addr_match_pending; // @[lsu_bus_buffer.scala 293:94] + wire _T_1238 = _T_1236 & _T_1237; // @[lsu_bus_buffer.scala 293:92] + wire obuf_wr_en = _T_1238 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 293:118] + wire _T_1240 = obuf_valid & obuf_nosend; // @[lsu_bus_buffer.scala 296:47] + wire bus_wcmd_sent = io_lsu_axi_aw_valid & io_lsu_axi_aw_ready; // @[lsu_bus_buffer.scala 568:40] + wire _T_4832 = obuf_cmd_done | bus_wcmd_sent; // @[lsu_bus_buffer.scala 570:35] + wire bus_wdata_sent = io_lsu_axi_w_valid & io_lsu_axi_w_ready; // @[lsu_bus_buffer.scala 569:40] + wire _T_4833 = obuf_data_done | bus_wdata_sent; // @[lsu_bus_buffer.scala 570:70] + wire _T_4834 = _T_4832 & _T_4833; // @[lsu_bus_buffer.scala 570:52] + wire _T_4835 = io_lsu_axi_ar_valid & io_lsu_axi_ar_ready; // @[lsu_bus_buffer.scala 570:112] + wire bus_cmd_sent = _T_4834 | _T_4835; // @[lsu_bus_buffer.scala 570:89] + wire _T_1241 = bus_cmd_sent | _T_1240; // @[lsu_bus_buffer.scala 296:33] + wire _T_1242 = ~obuf_wr_en; // @[lsu_bus_buffer.scala 296:65] + wire _T_1243 = _T_1241 & _T_1242; // @[lsu_bus_buffer.scala 296:63] + wire _T_1244 = _T_1243 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 296:77] + wire obuf_rst = _T_1244 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 296:98] + wire obuf_write_in = ibuf_buf_byp ? io_lsu_pkt_r_bits_store : _T_1202; // @[lsu_bus_buffer.scala 297:26] + wire [31:0] _T_1281 = _T_1023 ? buf_addr_0 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1282 = _T_1024 ? buf_addr_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1283 = _T_1025 ? buf_addr_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1284 = _T_1026 ? buf_addr_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1285 = _T_1281 | _T_1282; // @[Mux.scala 27:72] + wire [31:0] _T_1286 = _T_1285 | _T_1283; // @[Mux.scala 27:72] + wire [31:0] _T_1287 = _T_1286 | _T_1284; // @[Mux.scala 27:72] + wire [31:0] obuf_addr_in = ibuf_buf_byp ? io_lsu_addr_r : _T_1287; // @[lsu_bus_buffer.scala 299:25] + reg [1:0] buf_sz_0; // @[Reg.scala 27:20] + wire [1:0] _T_1294 = _T_1023 ? buf_sz_0 : 2'h0; // @[Mux.scala 27:72] + reg [1:0] buf_sz_1; // @[Reg.scala 27:20] + wire [1:0] _T_1295 = _T_1024 ? buf_sz_1 : 2'h0; // @[Mux.scala 27:72] + reg [1:0] buf_sz_2; // @[Reg.scala 27:20] + wire [1:0] _T_1296 = _T_1025 ? buf_sz_2 : 2'h0; // @[Mux.scala 27:72] + reg [1:0] buf_sz_3; // @[Reg.scala 27:20] + wire [1:0] _T_1297 = _T_1026 ? buf_sz_3 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_1298 = _T_1294 | _T_1295; // @[Mux.scala 27:72] + wire [1:0] _T_1299 = _T_1298 | _T_1296; // @[Mux.scala 27:72] + wire [1:0] _T_1300 = _T_1299 | _T_1297; // @[Mux.scala 27:72] + wire [1:0] obuf_sz_in = ibuf_buf_byp ? ibuf_sz_in : _T_1300; // @[lsu_bus_buffer.scala 302:23] + wire [7:0] _T_2018 = {4'h0,_T_1969,_T_1958,_T_1947,_T_1936}; // @[Cat.scala 29:58] + wire _T_2021 = _T_2018[4] | _T_2018[5]; // @[lsu_bus_buffer.scala 391:42] + wire _T_2023 = _T_2021 | _T_2018[6]; // @[lsu_bus_buffer.scala 391:48] + wire _T_2025 = _T_2023 | _T_2018[7]; // @[lsu_bus_buffer.scala 391:54] + wire _T_2028 = _T_2018[2] | _T_2018[3]; // @[lsu_bus_buffer.scala 391:67] + wire _T_2030 = _T_2028 | _T_2018[6]; // @[lsu_bus_buffer.scala 391:73] + wire _T_2032 = _T_2030 | _T_2018[7]; // @[lsu_bus_buffer.scala 391:79] + wire _T_2035 = _T_2018[1] | _T_2018[3]; // @[lsu_bus_buffer.scala 391:92] + wire _T_2037 = _T_2035 | _T_2018[5]; // @[lsu_bus_buffer.scala 391:98] + wire _T_2039 = _T_2037 | _T_2018[7]; // @[lsu_bus_buffer.scala 391:104] + wire [2:0] _T_2041 = {_T_2025,_T_2032,_T_2039}; // @[Cat.scala 29:58] + wire [1:0] CmdPtr1 = _T_2041[1:0]; // @[lsu_bus_buffer.scala 398:11] + wire _T_1302 = obuf_wr_en | obuf_rst; // @[lsu_bus_buffer.scala 310:39] + wire _T_1303 = ~_T_1302; // @[lsu_bus_buffer.scala 310:26] + wire obuf_cmd_done_in = _T_1303 & _T_4832; // @[lsu_bus_buffer.scala 310:51] + wire obuf_data_done_in = _T_1303 & _T_4833; // @[lsu_bus_buffer.scala 313:52] + wire _T_1309 = obuf_sz_in == 2'h0; // @[lsu_bus_buffer.scala 314:72] + wire _T_1312 = ~obuf_addr_in[0]; // @[lsu_bus_buffer.scala 314:98] + wire _T_1313 = obuf_sz_in[0] & _T_1312; // @[lsu_bus_buffer.scala 314:96] + wire _T_1314 = _T_1309 | _T_1313; // @[lsu_bus_buffer.scala 314:79] + wire _T_1317 = |obuf_addr_in[1:0]; // @[lsu_bus_buffer.scala 314:153] + wire _T_1318 = ~_T_1317; // @[lsu_bus_buffer.scala 314:134] + wire _T_1319 = obuf_sz_in[1] & _T_1318; // @[lsu_bus_buffer.scala 314:132] + wire _T_1320 = _T_1314 | _T_1319; // @[lsu_bus_buffer.scala 314:116] + wire obuf_aligned_in = ibuf_buf_byp ? is_aligned_r : _T_1320; // @[lsu_bus_buffer.scala 314:28] + wire _T_1337 = obuf_addr_in[31:3] == obuf_addr[31:3]; // @[lsu_bus_buffer.scala 328:40] + wire _T_1338 = _T_1337 & obuf_aligned_in; // @[lsu_bus_buffer.scala 328:60] + wire _T_1339 = ~obuf_sideeffect; // @[lsu_bus_buffer.scala 328:80] + wire _T_1340 = _T_1338 & _T_1339; // @[lsu_bus_buffer.scala 328:78] + wire _T_1341 = ~obuf_write; // @[lsu_bus_buffer.scala 328:99] + wire _T_1342 = _T_1340 & _T_1341; // @[lsu_bus_buffer.scala 328:97] + wire _T_1343 = ~obuf_write_in; // @[lsu_bus_buffer.scala 328:113] + wire _T_1344 = _T_1342 & _T_1343; // @[lsu_bus_buffer.scala 328:111] + wire _T_1345 = ~io_tlu_busbuff_dec_tlu_external_ldfwd_disable; // @[lsu_bus_buffer.scala 328:130] + wire _T_1346 = _T_1344 & _T_1345; // @[lsu_bus_buffer.scala 328:128] + wire _T_1347 = ~obuf_nosend; // @[lsu_bus_buffer.scala 329:20] + wire _T_1348 = obuf_valid & _T_1347; // @[lsu_bus_buffer.scala 329:18] + reg obuf_rdrsp_pend; // @[Reg.scala 27:20] + wire bus_rsp_read = io_lsu_axi_r_valid & io_lsu_axi_r_ready; // @[lsu_bus_buffer.scala 571:38] + reg [2:0] obuf_rdrsp_tag; // @[Reg.scala 27:20] + wire _T_1349 = io_lsu_axi_r_bits_id == obuf_rdrsp_tag; // @[lsu_bus_buffer.scala 329:90] + wire _T_1350 = bus_rsp_read & _T_1349; // @[lsu_bus_buffer.scala 329:70] + wire _T_1351 = ~_T_1350; // @[lsu_bus_buffer.scala 329:55] + wire _T_1352 = obuf_rdrsp_pend & _T_1351; // @[lsu_bus_buffer.scala 329:53] + wire _T_1353 = _T_1348 | _T_1352; // @[lsu_bus_buffer.scala 329:34] + wire obuf_nosend_in = _T_1346 & _T_1353; // @[lsu_bus_buffer.scala 328:177] + wire _T_1321 = ~obuf_nosend_in; // @[lsu_bus_buffer.scala 322:45] + wire _T_1322 = obuf_wr_en & _T_1321; // @[lsu_bus_buffer.scala 322:43] + wire _T_1323 = ~_T_1322; // @[lsu_bus_buffer.scala 322:30] + wire _T_1324 = _T_1323 & obuf_rdrsp_pend; // @[lsu_bus_buffer.scala 322:62] + wire _T_1328 = _T_1324 & _T_1351; // @[lsu_bus_buffer.scala 322:80] + wire _T_1330 = bus_cmd_sent & _T_1341; // @[lsu_bus_buffer.scala 322:155] + wire _T_1331 = _T_1328 | _T_1330; // @[lsu_bus_buffer.scala 322:139] + wire obuf_rdrsp_pend_in = _T_1331 & _T_2594; // @[lsu_bus_buffer.scala 322:171] + wire obuf_rdrsp_pend_en = io_lsu_bus_clk_en | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 323:47] + wire [7:0] _T_1356 = {ldst_byteen_lo_r,4'h0}; // @[Cat.scala 29:58] + wire [7:0] _T_1357 = {4'h0,ldst_byteen_lo_r}; // @[Cat.scala 29:58] + wire [7:0] _T_1358 = io_lsu_addr_r[2] ? _T_1356 : _T_1357; // @[lsu_bus_buffer.scala 330:46] + wire [3:0] _T_1377 = _T_1023 ? buf_byteen_0 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1378 = _T_1024 ? buf_byteen_1 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1379 = _T_1025 ? buf_byteen_2 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1380 = _T_1026 ? buf_byteen_3 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1381 = _T_1377 | _T_1378; // @[Mux.scala 27:72] + wire [3:0] _T_1382 = _T_1381 | _T_1379; // @[Mux.scala 27:72] + wire [3:0] _T_1383 = _T_1382 | _T_1380; // @[Mux.scala 27:72] + wire [7:0] _T_1385 = {_T_1383,4'h0}; // @[Cat.scala 29:58] + wire [7:0] _T_1398 = {4'h0,_T_1383}; // @[Cat.scala 29:58] + wire [7:0] _T_1399 = _T_1287[2] ? _T_1385 : _T_1398; // @[lsu_bus_buffer.scala 331:8] + wire [7:0] obuf_byteen0_in = ibuf_buf_byp ? _T_1358 : _T_1399; // @[lsu_bus_buffer.scala 330:28] + wire [7:0] _T_1401 = {ldst_byteen_hi_r,4'h0}; // @[Cat.scala 29:58] + wire [7:0] _T_1402 = {4'h0,ldst_byteen_hi_r}; // @[Cat.scala 29:58] + wire [7:0] _T_1403 = io_end_addr_r[2] ? _T_1401 : _T_1402; // @[lsu_bus_buffer.scala 332:46] + wire _T_1404 = CmdPtr1 == 2'h0; // @[lsu_bus_buffer.scala 62:123] + wire _T_1405 = CmdPtr1 == 2'h1; // @[lsu_bus_buffer.scala 62:123] + wire _T_1406 = CmdPtr1 == 2'h2; // @[lsu_bus_buffer.scala 62:123] + wire _T_1407 = CmdPtr1 == 2'h3; // @[lsu_bus_buffer.scala 62:123] + wire [31:0] _T_1408 = _T_1404 ? buf_addr_0 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1409 = _T_1405 ? buf_addr_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1410 = _T_1406 ? buf_addr_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1411 = _T_1407 ? buf_addr_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1412 = _T_1408 | _T_1409; // @[Mux.scala 27:72] + wire [31:0] _T_1413 = _T_1412 | _T_1410; // @[Mux.scala 27:72] + wire [31:0] _T_1414 = _T_1413 | _T_1411; // @[Mux.scala 27:72] + wire [3:0] _T_1422 = _T_1404 ? buf_byteen_0 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1423 = _T_1405 ? buf_byteen_1 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1424 = _T_1406 ? buf_byteen_2 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1425 = _T_1407 ? buf_byteen_3 : 4'h0; // @[Mux.scala 27:72] + wire [3:0] _T_1426 = _T_1422 | _T_1423; // @[Mux.scala 27:72] + wire [3:0] _T_1427 = _T_1426 | _T_1424; // @[Mux.scala 27:72] + wire [3:0] _T_1428 = _T_1427 | _T_1425; // @[Mux.scala 27:72] + wire [7:0] _T_1430 = {_T_1428,4'h0}; // @[Cat.scala 29:58] + wire [7:0] _T_1443 = {4'h0,_T_1428}; // @[Cat.scala 29:58] + wire [7:0] _T_1444 = _T_1414[2] ? _T_1430 : _T_1443; // @[lsu_bus_buffer.scala 333:8] + wire [7:0] obuf_byteen1_in = ibuf_buf_byp ? _T_1403 : _T_1444; // @[lsu_bus_buffer.scala 332:28] + wire [63:0] _T_1446 = {store_data_lo_r,32'h0}; // @[Cat.scala 29:58] + wire [63:0] _T_1447 = {32'h0,store_data_lo_r}; // @[Cat.scala 29:58] + wire [63:0] _T_1448 = io_lsu_addr_r[2] ? _T_1446 : _T_1447; // @[lsu_bus_buffer.scala 335:44] + wire [31:0] _T_1467 = _T_1023 ? buf_data_0 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1468 = _T_1024 ? buf_data_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1469 = _T_1025 ? buf_data_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1470 = _T_1026 ? buf_data_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1471 = _T_1467 | _T_1468; // @[Mux.scala 27:72] + wire [31:0] _T_1472 = _T_1471 | _T_1469; // @[Mux.scala 27:72] + wire [31:0] _T_1473 = _T_1472 | _T_1470; // @[Mux.scala 27:72] + wire [63:0] _T_1475 = {_T_1473,32'h0}; // @[Cat.scala 29:58] + wire [63:0] _T_1488 = {32'h0,_T_1473}; // @[Cat.scala 29:58] + wire [63:0] _T_1489 = _T_1287[2] ? _T_1475 : _T_1488; // @[lsu_bus_buffer.scala 336:8] + wire [63:0] obuf_data0_in = ibuf_buf_byp ? _T_1448 : _T_1489; // @[lsu_bus_buffer.scala 335:26] + wire [63:0] _T_1491 = {store_data_hi_r,32'h0}; // @[Cat.scala 29:58] + wire [63:0] _T_1492 = {32'h0,store_data_hi_r}; // @[Cat.scala 29:58] + wire [63:0] _T_1493 = io_end_addr_r[2] ? _T_1491 : _T_1492; // @[lsu_bus_buffer.scala 337:44] + wire [31:0] _T_1512 = _T_1404 ? buf_data_0 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1513 = _T_1405 ? buf_data_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1514 = _T_1406 ? buf_data_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1515 = _T_1407 ? buf_data_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_1516 = _T_1512 | _T_1513; // @[Mux.scala 27:72] + wire [31:0] _T_1517 = _T_1516 | _T_1514; // @[Mux.scala 27:72] + wire [31:0] _T_1518 = _T_1517 | _T_1515; // @[Mux.scala 27:72] + wire [63:0] _T_1520 = {_T_1518,32'h0}; // @[Cat.scala 29:58] + wire [63:0] _T_1533 = {32'h0,_T_1518}; // @[Cat.scala 29:58] + wire [63:0] _T_1534 = _T_1414[2] ? _T_1520 : _T_1533; // @[lsu_bus_buffer.scala 338:8] + wire [63:0] obuf_data1_in = ibuf_buf_byp ? _T_1493 : _T_1534; // @[lsu_bus_buffer.scala 337:26] + wire _T_1619 = CmdPtr0 != CmdPtr1; // @[lsu_bus_buffer.scala 344:30] + wire _T_1620 = _T_1619 & found_cmdptr0; // @[lsu_bus_buffer.scala 344:43] + wire _T_1621 = _T_1620 & found_cmdptr1; // @[lsu_bus_buffer.scala 344:59] + wire _T_1635 = _T_1621 & _T_1107; // @[lsu_bus_buffer.scala 344:75] + wire [2:0] _T_1640 = _T_1404 ? buf_state_0 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_1641 = _T_1405 ? buf_state_1 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_1644 = _T_1640 | _T_1641; // @[Mux.scala 27:72] + wire [2:0] _T_1642 = _T_1406 ? buf_state_2 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_1645 = _T_1644 | _T_1642; // @[Mux.scala 27:72] + wire [2:0] _T_1643 = _T_1407 ? buf_state_3 : 3'h0; // @[Mux.scala 27:72] + wire [2:0] _T_1646 = _T_1645 | _T_1643; // @[Mux.scala 27:72] + wire _T_1648 = _T_1646 == 3'h2; // @[lsu_bus_buffer.scala 344:150] + wire _T_1649 = _T_1635 & _T_1648; // @[lsu_bus_buffer.scala 344:118] + wire _T_1670 = _T_1649 & _T_1128; // @[lsu_bus_buffer.scala 344:161] + wire _T_1688 = _T_1670 & _T_1053; // @[lsu_bus_buffer.scala 345:85] + wire _T_1725 = _T_1204 & _T_1166; // @[lsu_bus_buffer.scala 346:36] + reg buf_dualhi_3; // @[Reg.scala 27:20] + reg buf_dualhi_2; // @[Reg.scala 27:20] + reg buf_dualhi_1; // @[Reg.scala 27:20] + reg buf_dualhi_0; // @[Reg.scala 27:20] + wire [3:0] _T_1728 = {buf_dualhi_3,buf_dualhi_2,buf_dualhi_1,buf_dualhi_0}; // @[Cat.scala 29:58] + wire _T_1737 = _T_1023 & _T_1728[0]; // @[Mux.scala 27:72] + wire _T_1738 = _T_1024 & _T_1728[1]; // @[Mux.scala 27:72] + wire _T_1741 = _T_1737 | _T_1738; // @[Mux.scala 27:72] + wire _T_1739 = _T_1025 & _T_1728[2]; // @[Mux.scala 27:72] + wire _T_1742 = _T_1741 | _T_1739; // @[Mux.scala 27:72] + wire _T_1740 = _T_1026 & _T_1728[3]; // @[Mux.scala 27:72] + wire _T_1743 = _T_1742 | _T_1740; // @[Mux.scala 27:72] + wire _T_1745 = ~_T_1743; // @[lsu_bus_buffer.scala 346:107] + wire _T_1746 = _T_1725 & _T_1745; // @[lsu_bus_buffer.scala 346:105] + wire _T_1766 = _T_1746 & _T_1185; // @[lsu_bus_buffer.scala 346:177] + wire _T_1767 = _T_1688 & _T_1766; // @[lsu_bus_buffer.scala 345:122] + wire _T_1768 = ibuf_buf_byp & ldst_samedw_r; // @[lsu_bus_buffer.scala 347:19] + wire _T_1769 = _T_1768 & io_ldst_dual_r; // @[lsu_bus_buffer.scala 347:35] + wire obuf_merge_en = _T_1767 | _T_1769; // @[lsu_bus_buffer.scala 346:250] + wire _T_1537 = obuf_merge_en & obuf_byteen1_in[0]; // @[lsu_bus_buffer.scala 339:80] + wire _T_1538 = obuf_byteen0_in[0] | _T_1537; // @[lsu_bus_buffer.scala 339:63] + wire _T_1541 = obuf_merge_en & obuf_byteen1_in[1]; // @[lsu_bus_buffer.scala 339:80] + wire _T_1542 = obuf_byteen0_in[1] | _T_1541; // @[lsu_bus_buffer.scala 339:63] + wire _T_1545 = obuf_merge_en & obuf_byteen1_in[2]; // @[lsu_bus_buffer.scala 339:80] + wire _T_1546 = obuf_byteen0_in[2] | _T_1545; // @[lsu_bus_buffer.scala 339:63] + wire _T_1549 = obuf_merge_en & obuf_byteen1_in[3]; // @[lsu_bus_buffer.scala 339:80] + wire _T_1550 = obuf_byteen0_in[3] | _T_1549; // @[lsu_bus_buffer.scala 339:63] + wire _T_1553 = obuf_merge_en & obuf_byteen1_in[4]; // @[lsu_bus_buffer.scala 339:80] + wire _T_1554 = obuf_byteen0_in[4] | _T_1553; // @[lsu_bus_buffer.scala 339:63] + wire _T_1557 = obuf_merge_en & obuf_byteen1_in[5]; // @[lsu_bus_buffer.scala 339:80] + wire _T_1558 = obuf_byteen0_in[5] | _T_1557; // @[lsu_bus_buffer.scala 339:63] + wire _T_1561 = obuf_merge_en & obuf_byteen1_in[6]; // @[lsu_bus_buffer.scala 339:80] + wire _T_1562 = obuf_byteen0_in[6] | _T_1561; // @[lsu_bus_buffer.scala 339:63] + wire _T_1565 = obuf_merge_en & obuf_byteen1_in[7]; // @[lsu_bus_buffer.scala 339:80] + wire _T_1566 = obuf_byteen0_in[7] | _T_1565; // @[lsu_bus_buffer.scala 339:63] + wire [7:0] obuf_byteen_in = {_T_1566,_T_1562,_T_1558,_T_1554,_T_1550,_T_1546,_T_1542,_T_1538}; // @[Cat.scala 29:58] + wire [7:0] _T_1577 = _T_1537 ? obuf_data1_in[7:0] : obuf_data0_in[7:0]; // @[lsu_bus_buffer.scala 340:44] + wire [7:0] _T_1582 = _T_1541 ? obuf_data1_in[15:8] : obuf_data0_in[15:8]; // @[lsu_bus_buffer.scala 340:44] + wire [7:0] _T_1587 = _T_1545 ? obuf_data1_in[23:16] : obuf_data0_in[23:16]; // @[lsu_bus_buffer.scala 340:44] + wire [7:0] _T_1592 = _T_1549 ? obuf_data1_in[31:24] : obuf_data0_in[31:24]; // @[lsu_bus_buffer.scala 340:44] + wire [7:0] _T_1597 = _T_1553 ? obuf_data1_in[39:32] : obuf_data0_in[39:32]; // @[lsu_bus_buffer.scala 340:44] + wire [7:0] _T_1602 = _T_1557 ? obuf_data1_in[47:40] : obuf_data0_in[47:40]; // @[lsu_bus_buffer.scala 340:44] + wire [7:0] _T_1607 = _T_1561 ? obuf_data1_in[55:48] : obuf_data0_in[55:48]; // @[lsu_bus_buffer.scala 340:44] + wire [7:0] _T_1612 = _T_1565 ? obuf_data1_in[63:56] : obuf_data0_in[63:56]; // @[lsu_bus_buffer.scala 340:44] + wire [63:0] obuf_data_in = {_T_1612,_T_1607,_T_1602,_T_1597,_T_1592,_T_1587,_T_1582,_T_1577}; // @[Cat.scala 29:58] + wire _T_1771 = obuf_wr_en | obuf_valid; // @[lsu_bus_buffer.scala 349:58] + wire _T_1772 = ~obuf_rst; // @[lsu_bus_buffer.scala 349:93] + wire _T_1780 = io_lsu_bus_obuf_c1_clken & obuf_wr_en; // @[lib.scala 388:57] + reg [1:0] obuf_sz; // @[Reg.scala 27:20] + reg [7:0] obuf_byteen; // @[Reg.scala 27:20] + reg [63:0] obuf_data; // @[Reg.scala 27:20] + wire _T_1792 = buf_state_0 == 3'h0; // @[lsu_bus_buffer.scala 369:65] + wire _T_1793 = ibuf_tag == 2'h0; // @[lsu_bus_buffer.scala 370:30] + wire _T_1794 = ibuf_valid & _T_1793; // @[lsu_bus_buffer.scala 370:19] + wire _T_1795 = WrPtr0_r == 2'h0; // @[lsu_bus_buffer.scala 371:18] + wire _T_1796 = WrPtr1_r == 2'h0; // @[lsu_bus_buffer.scala 371:57] + wire _T_1797 = io_ldst_dual_r & _T_1796; // @[lsu_bus_buffer.scala 371:45] + wire _T_1798 = _T_1795 | _T_1797; // @[lsu_bus_buffer.scala 371:27] + wire _T_1799 = io_lsu_busreq_r & _T_1798; // @[lsu_bus_buffer.scala 370:58] + wire _T_1800 = _T_1794 | _T_1799; // @[lsu_bus_buffer.scala 370:39] + wire _T_1801 = ~_T_1800; // @[lsu_bus_buffer.scala 370:5] + wire _T_1802 = _T_1792 & _T_1801; // @[lsu_bus_buffer.scala 369:76] + wire _T_1803 = buf_state_1 == 3'h0; // @[lsu_bus_buffer.scala 369:65] + wire _T_1804 = ibuf_tag == 2'h1; // @[lsu_bus_buffer.scala 370:30] + wire _T_1805 = ibuf_valid & _T_1804; // @[lsu_bus_buffer.scala 370:19] + wire _T_1806 = WrPtr0_r == 2'h1; // @[lsu_bus_buffer.scala 371:18] + wire _T_1807 = WrPtr1_r == 2'h1; // @[lsu_bus_buffer.scala 371:57] + wire _T_1808 = io_ldst_dual_r & _T_1807; // @[lsu_bus_buffer.scala 371:45] + wire _T_1809 = _T_1806 | _T_1808; // @[lsu_bus_buffer.scala 371:27] + wire _T_1810 = io_lsu_busreq_r & _T_1809; // @[lsu_bus_buffer.scala 370:58] + wire _T_1811 = _T_1805 | _T_1810; // @[lsu_bus_buffer.scala 370:39] + wire _T_1812 = ~_T_1811; // @[lsu_bus_buffer.scala 370:5] + wire _T_1813 = _T_1803 & _T_1812; // @[lsu_bus_buffer.scala 369:76] + wire _T_1814 = buf_state_2 == 3'h0; // @[lsu_bus_buffer.scala 369:65] + wire _T_1815 = ibuf_tag == 2'h2; // @[lsu_bus_buffer.scala 370:30] + wire _T_1816 = ibuf_valid & _T_1815; // @[lsu_bus_buffer.scala 370:19] + wire _T_1817 = WrPtr0_r == 2'h2; // @[lsu_bus_buffer.scala 371:18] + wire _T_1818 = WrPtr1_r == 2'h2; // @[lsu_bus_buffer.scala 371:57] + wire _T_1819 = io_ldst_dual_r & _T_1818; // @[lsu_bus_buffer.scala 371:45] + wire _T_1820 = _T_1817 | _T_1819; // @[lsu_bus_buffer.scala 371:27] + wire _T_1821 = io_lsu_busreq_r & _T_1820; // @[lsu_bus_buffer.scala 370:58] + wire _T_1822 = _T_1816 | _T_1821; // @[lsu_bus_buffer.scala 370:39] + wire _T_1823 = ~_T_1822; // @[lsu_bus_buffer.scala 370:5] + wire _T_1824 = _T_1814 & _T_1823; // @[lsu_bus_buffer.scala 369:76] + wire _T_1825 = buf_state_3 == 3'h0; // @[lsu_bus_buffer.scala 369:65] + wire _T_1826 = ibuf_tag == 2'h3; // @[lsu_bus_buffer.scala 370:30] + wire _T_1828 = WrPtr0_r == 2'h3; // @[lsu_bus_buffer.scala 371:18] + wire _T_1829 = WrPtr1_r == 2'h3; // @[lsu_bus_buffer.scala 371:57] + wire [1:0] _T_1837 = _T_1824 ? 2'h2 : 2'h3; // @[Mux.scala 98:16] + wire [1:0] _T_1838 = _T_1813 ? 2'h1 : _T_1837; // @[Mux.scala 98:16] + wire [1:0] WrPtr0_m = _T_1802 ? 2'h0 : _T_1838; // @[Mux.scala 98:16] + wire _T_1843 = WrPtr0_m == 2'h0; // @[lsu_bus_buffer.scala 376:33] + wire _T_1844 = io_lsu_busreq_m & _T_1843; // @[lsu_bus_buffer.scala 376:22] + wire _T_1845 = _T_1794 | _T_1844; // @[lsu_bus_buffer.scala 375:112] + wire _T_1851 = _T_1845 | _T_1799; // @[lsu_bus_buffer.scala 376:42] + wire _T_1852 = ~_T_1851; // @[lsu_bus_buffer.scala 375:78] + wire _T_1853 = _T_1792 & _T_1852; // @[lsu_bus_buffer.scala 375:76] + wire _T_1857 = WrPtr0_m == 2'h1; // @[lsu_bus_buffer.scala 376:33] + wire _T_1858 = io_lsu_busreq_m & _T_1857; // @[lsu_bus_buffer.scala 376:22] + wire _T_1859 = _T_1805 | _T_1858; // @[lsu_bus_buffer.scala 375:112] + wire _T_1865 = _T_1859 | _T_1810; // @[lsu_bus_buffer.scala 376:42] + wire _T_1866 = ~_T_1865; // @[lsu_bus_buffer.scala 375:78] + wire _T_1867 = _T_1803 & _T_1866; // @[lsu_bus_buffer.scala 375:76] + wire _T_1871 = WrPtr0_m == 2'h2; // @[lsu_bus_buffer.scala 376:33] + wire _T_1872 = io_lsu_busreq_m & _T_1871; // @[lsu_bus_buffer.scala 376:22] + wire _T_1873 = _T_1816 | _T_1872; // @[lsu_bus_buffer.scala 375:112] + wire _T_1879 = _T_1873 | _T_1821; // @[lsu_bus_buffer.scala 376:42] + wire _T_1880 = ~_T_1879; // @[lsu_bus_buffer.scala 375:78] + wire _T_1881 = _T_1814 & _T_1880; // @[lsu_bus_buffer.scala 375:76] + reg [3:0] buf_rspageQ_0; // @[lsu_bus_buffer.scala 514:63] + wire _T_2717 = buf_state_3 == 3'h5; // @[lsu_bus_buffer.scala 419:102] + wire _T_2718 = buf_rspageQ_0[3] & _T_2717; // @[lsu_bus_buffer.scala 419:87] + wire _T_2714 = buf_state_2 == 3'h5; // @[lsu_bus_buffer.scala 419:102] + wire _T_2715 = buf_rspageQ_0[2] & _T_2714; // @[lsu_bus_buffer.scala 419:87] + wire _T_2711 = buf_state_1 == 3'h5; // @[lsu_bus_buffer.scala 419:102] + wire _T_2712 = buf_rspageQ_0[1] & _T_2711; // @[lsu_bus_buffer.scala 419:87] + wire _T_2708 = buf_state_0 == 3'h5; // @[lsu_bus_buffer.scala 419:102] + wire _T_2709 = buf_rspageQ_0[0] & _T_2708; // @[lsu_bus_buffer.scala 419:87] + wire [3:0] buf_rsp_pickage_0 = {_T_2718,_T_2715,_T_2712,_T_2709}; // @[Cat.scala 29:58] + wire _T_1972 = |buf_rsp_pickage_0; // @[lsu_bus_buffer.scala 387:65] + wire _T_1973 = ~_T_1972; // @[lsu_bus_buffer.scala 387:44] + wire _T_1975 = _T_1973 & _T_2708; // @[lsu_bus_buffer.scala 387:70] + reg [3:0] buf_rspageQ_1; // @[lsu_bus_buffer.scala 514:63] + wire _T_2733 = buf_rspageQ_1[3] & _T_2717; // @[lsu_bus_buffer.scala 419:87] + wire _T_2730 = buf_rspageQ_1[2] & _T_2714; // @[lsu_bus_buffer.scala 419:87] + wire _T_2727 = buf_rspageQ_1[1] & _T_2711; // @[lsu_bus_buffer.scala 419:87] + wire _T_2724 = buf_rspageQ_1[0] & _T_2708; // @[lsu_bus_buffer.scala 419:87] + wire [3:0] buf_rsp_pickage_1 = {_T_2733,_T_2730,_T_2727,_T_2724}; // @[Cat.scala 29:58] + wire _T_1976 = |buf_rsp_pickage_1; // @[lsu_bus_buffer.scala 387:65] + wire _T_1977 = ~_T_1976; // @[lsu_bus_buffer.scala 387:44] + wire _T_1979 = _T_1977 & _T_2711; // @[lsu_bus_buffer.scala 387:70] + reg [3:0] buf_rspageQ_2; // @[lsu_bus_buffer.scala 514:63] + wire _T_2748 = buf_rspageQ_2[3] & _T_2717; // @[lsu_bus_buffer.scala 419:87] + wire _T_2745 = buf_rspageQ_2[2] & _T_2714; // @[lsu_bus_buffer.scala 419:87] + wire _T_2742 = buf_rspageQ_2[1] & _T_2711; // @[lsu_bus_buffer.scala 419:87] + wire _T_2739 = buf_rspageQ_2[0] & _T_2708; // @[lsu_bus_buffer.scala 419:87] + wire [3:0] buf_rsp_pickage_2 = {_T_2748,_T_2745,_T_2742,_T_2739}; // @[Cat.scala 29:58] + wire _T_1980 = |buf_rsp_pickage_2; // @[lsu_bus_buffer.scala 387:65] + wire _T_1981 = ~_T_1980; // @[lsu_bus_buffer.scala 387:44] + wire _T_1983 = _T_1981 & _T_2714; // @[lsu_bus_buffer.scala 387:70] + reg [3:0] buf_rspageQ_3; // @[lsu_bus_buffer.scala 514:63] + wire _T_2763 = buf_rspageQ_3[3] & _T_2717; // @[lsu_bus_buffer.scala 419:87] + wire _T_2760 = buf_rspageQ_3[2] & _T_2714; // @[lsu_bus_buffer.scala 419:87] + wire _T_2757 = buf_rspageQ_3[1] & _T_2711; // @[lsu_bus_buffer.scala 419:87] + wire _T_2754 = buf_rspageQ_3[0] & _T_2708; // @[lsu_bus_buffer.scala 419:87] + wire [3:0] buf_rsp_pickage_3 = {_T_2763,_T_2760,_T_2757,_T_2754}; // @[Cat.scala 29:58] + wire _T_1984 = |buf_rsp_pickage_3; // @[lsu_bus_buffer.scala 387:65] + wire _T_1985 = ~_T_1984; // @[lsu_bus_buffer.scala 387:44] + wire _T_1987 = _T_1985 & _T_2717; // @[lsu_bus_buffer.scala 387:70] + wire [7:0] _T_2043 = {4'h0,_T_1987,_T_1983,_T_1979,_T_1975}; // @[Cat.scala 29:58] + wire _T_2046 = _T_2043[4] | _T_2043[5]; // @[lsu_bus_buffer.scala 391:42] + wire _T_2048 = _T_2046 | _T_2043[6]; // @[lsu_bus_buffer.scala 391:48] + wire _T_2050 = _T_2048 | _T_2043[7]; // @[lsu_bus_buffer.scala 391:54] + wire _T_2053 = _T_2043[2] | _T_2043[3]; // @[lsu_bus_buffer.scala 391:67] + wire _T_2055 = _T_2053 | _T_2043[6]; // @[lsu_bus_buffer.scala 391:73] + wire _T_2057 = _T_2055 | _T_2043[7]; // @[lsu_bus_buffer.scala 391:79] + wire _T_2060 = _T_2043[1] | _T_2043[3]; // @[lsu_bus_buffer.scala 391:92] + wire _T_2062 = _T_2060 | _T_2043[5]; // @[lsu_bus_buffer.scala 391:98] + wire _T_2064 = _T_2062 | _T_2043[7]; // @[lsu_bus_buffer.scala 391:104] + wire [2:0] _T_2066 = {_T_2050,_T_2057,_T_2064}; // @[Cat.scala 29:58] + wire _T_3535 = ibuf_byp | io_ldst_dual_r; // @[lsu_bus_buffer.scala 445:77] + wire _T_3536 = ~ibuf_merge_en; // @[lsu_bus_buffer.scala 445:97] + wire _T_3537 = _T_3535 & _T_3536; // @[lsu_bus_buffer.scala 445:95] + wire _T_3538 = 2'h0 == WrPtr0_r; // @[lsu_bus_buffer.scala 445:117] + wire _T_3539 = _T_3537 & _T_3538; // @[lsu_bus_buffer.scala 445:112] + wire _T_3540 = ibuf_byp & io_ldst_dual_r; // @[lsu_bus_buffer.scala 445:144] + wire _T_3541 = 2'h0 == WrPtr1_r; // @[lsu_bus_buffer.scala 445:166] + wire _T_3542 = _T_3540 & _T_3541; // @[lsu_bus_buffer.scala 445:161] + wire _T_3543 = _T_3539 | _T_3542; // @[lsu_bus_buffer.scala 445:132] + wire _T_3544 = _T_853 & _T_3543; // @[lsu_bus_buffer.scala 445:63] + wire _T_3545 = 2'h0 == ibuf_tag; // @[lsu_bus_buffer.scala 445:206] + wire _T_3546 = ibuf_drain_vld & _T_3545; // @[lsu_bus_buffer.scala 445:201] + wire _T_3547 = _T_3544 | _T_3546; // @[lsu_bus_buffer.scala 445:183] + wire bus_rsp_write = io_lsu_axi_b_valid & io_lsu_axi_b_ready; // @[lsu_bus_buffer.scala 572:39] + wire _T_3636 = io_lsu_axi_b_bits_id == 3'h0; // @[lsu_bus_buffer.scala 475:73] + wire _T_3637 = bus_rsp_write & _T_3636; // @[lsu_bus_buffer.scala 475:52] + wire _T_3638 = io_lsu_axi_r_bits_id == 3'h0; // @[lsu_bus_buffer.scala 476:46] + reg _T_4302; // @[Reg.scala 27:20] + reg _T_4300; // @[Reg.scala 27:20] + reg _T_4298; // @[Reg.scala 27:20] + reg _T_4296; // @[Reg.scala 27:20] + wire [3:0] buf_ldfwd = {_T_4302,_T_4300,_T_4298,_T_4296}; // @[Cat.scala 29:58] + reg [1:0] buf_ldfwdtag_0; // @[Reg.scala 27:20] + wire [2:0] _GEN_386 = {{1'd0}, buf_ldfwdtag_0}; // @[lsu_bus_buffer.scala 477:47] + wire _T_3640 = io_lsu_axi_r_bits_id == _GEN_386; // @[lsu_bus_buffer.scala 477:47] + wire _T_3641 = buf_ldfwd[0] & _T_3640; // @[lsu_bus_buffer.scala 477:27] + wire _T_3642 = _T_3638 | _T_3641; // @[lsu_bus_buffer.scala 476:77] + wire _T_3643 = buf_dual_0 & buf_dualhi_0; // @[lsu_bus_buffer.scala 478:26] + wire _T_3645 = ~buf_write[0]; // @[lsu_bus_buffer.scala 478:44] + wire _T_3646 = _T_3643 & _T_3645; // @[lsu_bus_buffer.scala 478:42] + wire _T_3647 = _T_3646 & buf_samedw_0; // @[lsu_bus_buffer.scala 478:58] + reg [1:0] buf_dualtag_0; // @[Reg.scala 27:20] + wire [2:0] _GEN_387 = {{1'd0}, buf_dualtag_0}; // @[lsu_bus_buffer.scala 478:94] + wire _T_3648 = io_lsu_axi_r_bits_id == _GEN_387; // @[lsu_bus_buffer.scala 478:94] + wire _T_3649 = _T_3647 & _T_3648; // @[lsu_bus_buffer.scala 478:74] + wire _T_3650 = _T_3642 | _T_3649; // @[lsu_bus_buffer.scala 477:71] + wire _T_3651 = bus_rsp_read & _T_3650; // @[lsu_bus_buffer.scala 476:25] + wire _T_3652 = _T_3637 | _T_3651; // @[lsu_bus_buffer.scala 475:105] + wire _GEN_52 = _T_3592 & _T_3652; // @[Conditional.scala 39:67] + wire _GEN_72 = _T_3558 ? 1'h0 : _GEN_52; // @[Conditional.scala 39:67] + wire _GEN_84 = _T_3554 ? 1'h0 : _GEN_72; // @[Conditional.scala 39:67] + wire buf_resp_state_bus_en_0 = _T_3531 ? 1'h0 : _GEN_84; // @[Conditional.scala 40:58] + wire [3:0] _T_3687 = buf_ldfwd >> buf_dualtag_0; // @[lsu_bus_buffer.scala 492:21] + reg [1:0] buf_ldfwdtag_3; // @[Reg.scala 27:20] + reg [1:0] buf_ldfwdtag_2; // @[Reg.scala 27:20] + reg [1:0] buf_ldfwdtag_1; // @[Reg.scala 27:20] + wire [1:0] _GEN_33 = 2'h1 == buf_dualtag_0 ? buf_ldfwdtag_1 : buf_ldfwdtag_0; // @[lsu_bus_buffer.scala 492:58] + wire [1:0] _GEN_34 = 2'h2 == buf_dualtag_0 ? buf_ldfwdtag_2 : _GEN_33; // @[lsu_bus_buffer.scala 492:58] + wire [1:0] _GEN_35 = 2'h3 == buf_dualtag_0 ? buf_ldfwdtag_3 : _GEN_34; // @[lsu_bus_buffer.scala 492:58] + wire [2:0] _GEN_389 = {{1'd0}, _GEN_35}; // @[lsu_bus_buffer.scala 492:58] + wire _T_3689 = io_lsu_axi_r_bits_id == _GEN_389; // @[lsu_bus_buffer.scala 492:58] + wire _T_3690 = _T_3687[0] & _T_3689; // @[lsu_bus_buffer.scala 492:38] + wire _T_3691 = _T_3648 | _T_3690; // @[lsu_bus_buffer.scala 491:95] + wire _T_3692 = bus_rsp_read & _T_3691; // @[lsu_bus_buffer.scala 491:45] + wire _GEN_46 = _T_3677 & _T_3692; // @[Conditional.scala 39:67] + wire _GEN_53 = _T_3592 ? buf_resp_state_bus_en_0 : _GEN_46; // @[Conditional.scala 39:67] + wire _GEN_63 = _T_3558 ? buf_cmd_state_bus_en_0 : _GEN_53; // @[Conditional.scala 39:67] + wire _GEN_77 = _T_3554 ? 1'h0 : _GEN_63; // @[Conditional.scala 39:67] + wire buf_state_bus_en_0 = _T_3531 ? 1'h0 : _GEN_77; // @[Conditional.scala 40:58] + wire _T_3571 = buf_state_bus_en_0 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 462:49] + wire _T_3572 = _T_3571 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 462:70] + wire [1:0] RspPtr = _T_2066[1:0]; // @[lsu_bus_buffer.scala 399:10] + wire _T_3698 = RspPtr == 2'h0; // @[lsu_bus_buffer.scala 499:37] + wire _T_3699 = buf_dualtag_0 == RspPtr; // @[lsu_bus_buffer.scala 499:98] + wire _T_3700 = buf_dual_0 & _T_3699; // @[lsu_bus_buffer.scala 499:80] + wire _T_3701 = _T_3698 | _T_3700; // @[lsu_bus_buffer.scala 499:65] + wire _T_3702 = _T_3701 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 499:112] + wire _GEN_41 = _T_3695 ? _T_3702 : _T_3703; // @[Conditional.scala 39:67] + wire _GEN_47 = _T_3677 ? _T_3572 : _GEN_41; // @[Conditional.scala 39:67] + wire _GEN_54 = _T_3592 ? _T_3572 : _GEN_47; // @[Conditional.scala 39:67] + wire _GEN_64 = _T_3558 ? _T_3572 : _GEN_54; // @[Conditional.scala 39:67] + wire _GEN_74 = _T_3554 ? obuf_rdrsp_pend_en : _GEN_64; // @[Conditional.scala 39:67] + wire buf_state_en_0 = _T_3531 ? _T_3547 : _GEN_74; // @[Conditional.scala 40:58] + wire _T_2068 = _T_1792 & buf_state_en_0; // @[lsu_bus_buffer.scala 411:94] + wire _T_2074 = ibuf_drain_vld & io_lsu_busreq_r; // @[lsu_bus_buffer.scala 413:23] + wire _T_2076 = _T_2074 & _T_3535; // @[lsu_bus_buffer.scala 413:41] + wire _T_2078 = _T_2076 & _T_1795; // @[lsu_bus_buffer.scala 413:71] + wire _T_2080 = _T_2078 & _T_1793; // @[lsu_bus_buffer.scala 413:92] + wire _T_2081 = _T_4466 | _T_2080; // @[lsu_bus_buffer.scala 412:86] + wire _T_2082 = ibuf_byp & io_lsu_busreq_r; // @[lsu_bus_buffer.scala 414:17] + wire _T_2083 = _T_2082 & io_ldst_dual_r; // @[lsu_bus_buffer.scala 414:35] + wire _T_2085 = _T_2083 & _T_1796; // @[lsu_bus_buffer.scala 414:52] + wire _T_2087 = _T_2085 & _T_1795; // @[lsu_bus_buffer.scala 414:73] + wire _T_2088 = _T_2081 | _T_2087; // @[lsu_bus_buffer.scala 413:114] + wire _T_2089 = _T_2068 & _T_2088; // @[lsu_bus_buffer.scala 411:113] + wire _T_2091 = _T_2089 | buf_age_0[0]; // @[lsu_bus_buffer.scala 414:97] + wire _T_2105 = _T_2078 & _T_1804; // @[lsu_bus_buffer.scala 413:92] + wire _T_2106 = _T_4471 | _T_2105; // @[lsu_bus_buffer.scala 412:86] + wire _T_2112 = _T_2085 & _T_1806; // @[lsu_bus_buffer.scala 414:73] + wire _T_2113 = _T_2106 | _T_2112; // @[lsu_bus_buffer.scala 413:114] + wire _T_2114 = _T_2068 & _T_2113; // @[lsu_bus_buffer.scala 411:113] + wire _T_2116 = _T_2114 | buf_age_0[1]; // @[lsu_bus_buffer.scala 414:97] + wire _T_2130 = _T_2078 & _T_1815; // @[lsu_bus_buffer.scala 413:92] + wire _T_2131 = _T_4476 | _T_2130; // @[lsu_bus_buffer.scala 412:86] + wire _T_2137 = _T_2085 & _T_1817; // @[lsu_bus_buffer.scala 414:73] + wire _T_2138 = _T_2131 | _T_2137; // @[lsu_bus_buffer.scala 413:114] + wire _T_2139 = _T_2068 & _T_2138; // @[lsu_bus_buffer.scala 411:113] + wire _T_2141 = _T_2139 | buf_age_0[2]; // @[lsu_bus_buffer.scala 414:97] + wire _T_2155 = _T_2078 & _T_1826; // @[lsu_bus_buffer.scala 413:92] + wire _T_2156 = _T_4481 | _T_2155; // @[lsu_bus_buffer.scala 412:86] + wire _T_2162 = _T_2085 & _T_1828; // @[lsu_bus_buffer.scala 414:73] + wire _T_2163 = _T_2156 | _T_2162; // @[lsu_bus_buffer.scala 413:114] + wire _T_2164 = _T_2068 & _T_2163; // @[lsu_bus_buffer.scala 411:113] + wire _T_2166 = _T_2164 | buf_age_0[3]; // @[lsu_bus_buffer.scala 414:97] + wire [2:0] _T_2168 = {_T_2166,_T_2141,_T_2116}; // @[Cat.scala 29:58] + wire _T_3729 = 2'h1 == WrPtr0_r; // @[lsu_bus_buffer.scala 445:117] + wire _T_3730 = _T_3537 & _T_3729; // @[lsu_bus_buffer.scala 445:112] + wire _T_3732 = 2'h1 == WrPtr1_r; // @[lsu_bus_buffer.scala 445:166] + wire _T_3733 = _T_3540 & _T_3732; // @[lsu_bus_buffer.scala 445:161] + wire _T_3734 = _T_3730 | _T_3733; // @[lsu_bus_buffer.scala 445:132] + wire _T_3735 = _T_853 & _T_3734; // @[lsu_bus_buffer.scala 445:63] + wire _T_3736 = 2'h1 == ibuf_tag; // @[lsu_bus_buffer.scala 445:206] + wire _T_3737 = ibuf_drain_vld & _T_3736; // @[lsu_bus_buffer.scala 445:201] + wire _T_3738 = _T_3735 | _T_3737; // @[lsu_bus_buffer.scala 445:183] + wire _T_3827 = io_lsu_axi_b_bits_id == 3'h1; // @[lsu_bus_buffer.scala 475:73] + wire _T_3828 = bus_rsp_write & _T_3827; // @[lsu_bus_buffer.scala 475:52] + wire _T_3829 = io_lsu_axi_r_bits_id == 3'h1; // @[lsu_bus_buffer.scala 476:46] + wire [2:0] _GEN_390 = {{1'd0}, buf_ldfwdtag_1}; // @[lsu_bus_buffer.scala 477:47] + wire _T_3831 = io_lsu_axi_r_bits_id == _GEN_390; // @[lsu_bus_buffer.scala 477:47] + wire _T_3832 = buf_ldfwd[1] & _T_3831; // @[lsu_bus_buffer.scala 477:27] + wire _T_3833 = _T_3829 | _T_3832; // @[lsu_bus_buffer.scala 476:77] + wire _T_3834 = buf_dual_1 & buf_dualhi_1; // @[lsu_bus_buffer.scala 478:26] + wire _T_3836 = ~buf_write[1]; // @[lsu_bus_buffer.scala 478:44] + wire _T_3837 = _T_3834 & _T_3836; // @[lsu_bus_buffer.scala 478:42] + wire _T_3838 = _T_3837 & buf_samedw_1; // @[lsu_bus_buffer.scala 478:58] + reg [1:0] buf_dualtag_1; // @[Reg.scala 27:20] + wire [2:0] _GEN_391 = {{1'd0}, buf_dualtag_1}; // @[lsu_bus_buffer.scala 478:94] + wire _T_3839 = io_lsu_axi_r_bits_id == _GEN_391; // @[lsu_bus_buffer.scala 478:94] + wire _T_3840 = _T_3838 & _T_3839; // @[lsu_bus_buffer.scala 478:74] + wire _T_3841 = _T_3833 | _T_3840; // @[lsu_bus_buffer.scala 477:71] + wire _T_3842 = bus_rsp_read & _T_3841; // @[lsu_bus_buffer.scala 476:25] + wire _T_3843 = _T_3828 | _T_3842; // @[lsu_bus_buffer.scala 475:105] + wire _GEN_128 = _T_3783 & _T_3843; // @[Conditional.scala 39:67] + wire _GEN_148 = _T_3749 ? 1'h0 : _GEN_128; // @[Conditional.scala 39:67] + wire _GEN_160 = _T_3745 ? 1'h0 : _GEN_148; // @[Conditional.scala 39:67] + wire buf_resp_state_bus_en_1 = _T_3722 ? 1'h0 : _GEN_160; // @[Conditional.scala 40:58] + wire [3:0] _T_3878 = buf_ldfwd >> buf_dualtag_1; // @[lsu_bus_buffer.scala 492:21] + wire [1:0] _GEN_109 = 2'h1 == buf_dualtag_1 ? buf_ldfwdtag_1 : buf_ldfwdtag_0; // @[lsu_bus_buffer.scala 492:58] + wire [1:0] _GEN_110 = 2'h2 == buf_dualtag_1 ? buf_ldfwdtag_2 : _GEN_109; // @[lsu_bus_buffer.scala 492:58] + wire [1:0] _GEN_111 = 2'h3 == buf_dualtag_1 ? buf_ldfwdtag_3 : _GEN_110; // @[lsu_bus_buffer.scala 492:58] + wire [2:0] _GEN_393 = {{1'd0}, _GEN_111}; // @[lsu_bus_buffer.scala 492:58] + wire _T_3880 = io_lsu_axi_r_bits_id == _GEN_393; // @[lsu_bus_buffer.scala 492:58] + wire _T_3881 = _T_3878[0] & _T_3880; // @[lsu_bus_buffer.scala 492:38] + wire _T_3882 = _T_3839 | _T_3881; // @[lsu_bus_buffer.scala 491:95] + wire _T_3883 = bus_rsp_read & _T_3882; // @[lsu_bus_buffer.scala 491:45] + wire _GEN_122 = _T_3868 & _T_3883; // @[Conditional.scala 39:67] + wire _GEN_129 = _T_3783 ? buf_resp_state_bus_en_1 : _GEN_122; // @[Conditional.scala 39:67] + wire _GEN_139 = _T_3749 ? buf_cmd_state_bus_en_1 : _GEN_129; // @[Conditional.scala 39:67] + wire _GEN_153 = _T_3745 ? 1'h0 : _GEN_139; // @[Conditional.scala 39:67] + wire buf_state_bus_en_1 = _T_3722 ? 1'h0 : _GEN_153; // @[Conditional.scala 40:58] + wire _T_3762 = buf_state_bus_en_1 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 462:49] + wire _T_3763 = _T_3762 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 462:70] + wire _T_3889 = RspPtr == 2'h1; // @[lsu_bus_buffer.scala 499:37] + wire _T_3890 = buf_dualtag_1 == RspPtr; // @[lsu_bus_buffer.scala 499:98] + wire _T_3891 = buf_dual_1 & _T_3890; // @[lsu_bus_buffer.scala 499:80] + wire _T_3892 = _T_3889 | _T_3891; // @[lsu_bus_buffer.scala 499:65] + wire _T_3893 = _T_3892 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 499:112] + wire _GEN_117 = _T_3886 ? _T_3893 : _T_3894; // @[Conditional.scala 39:67] + wire _GEN_123 = _T_3868 ? _T_3763 : _GEN_117; // @[Conditional.scala 39:67] + wire _GEN_130 = _T_3783 ? _T_3763 : _GEN_123; // @[Conditional.scala 39:67] + wire _GEN_140 = _T_3749 ? _T_3763 : _GEN_130; // @[Conditional.scala 39:67] + wire _GEN_150 = _T_3745 ? obuf_rdrsp_pend_en : _GEN_140; // @[Conditional.scala 39:67] + wire buf_state_en_1 = _T_3722 ? _T_3738 : _GEN_150; // @[Conditional.scala 40:58] + wire _T_2170 = _T_1803 & buf_state_en_1; // @[lsu_bus_buffer.scala 411:94] + wire _T_2180 = _T_2076 & _T_1806; // @[lsu_bus_buffer.scala 413:71] + wire _T_2182 = _T_2180 & _T_1793; // @[lsu_bus_buffer.scala 413:92] + wire _T_2183 = _T_4466 | _T_2182; // @[lsu_bus_buffer.scala 412:86] + wire _T_2187 = _T_2083 & _T_1807; // @[lsu_bus_buffer.scala 414:52] + wire _T_2189 = _T_2187 & _T_1795; // @[lsu_bus_buffer.scala 414:73] + wire _T_2190 = _T_2183 | _T_2189; // @[lsu_bus_buffer.scala 413:114] + wire _T_2191 = _T_2170 & _T_2190; // @[lsu_bus_buffer.scala 411:113] + wire _T_2193 = _T_2191 | buf_age_1[0]; // @[lsu_bus_buffer.scala 414:97] + wire _T_2207 = _T_2180 & _T_1804; // @[lsu_bus_buffer.scala 413:92] + wire _T_2208 = _T_4471 | _T_2207; // @[lsu_bus_buffer.scala 412:86] + wire _T_2214 = _T_2187 & _T_1806; // @[lsu_bus_buffer.scala 414:73] + wire _T_2215 = _T_2208 | _T_2214; // @[lsu_bus_buffer.scala 413:114] + wire _T_2216 = _T_2170 & _T_2215; // @[lsu_bus_buffer.scala 411:113] + wire _T_2218 = _T_2216 | buf_age_1[1]; // @[lsu_bus_buffer.scala 414:97] + wire _T_2232 = _T_2180 & _T_1815; // @[lsu_bus_buffer.scala 413:92] + wire _T_2233 = _T_4476 | _T_2232; // @[lsu_bus_buffer.scala 412:86] + wire _T_2239 = _T_2187 & _T_1817; // @[lsu_bus_buffer.scala 414:73] + wire _T_2240 = _T_2233 | _T_2239; // @[lsu_bus_buffer.scala 413:114] + wire _T_2241 = _T_2170 & _T_2240; // @[lsu_bus_buffer.scala 411:113] + wire _T_2243 = _T_2241 | buf_age_1[2]; // @[lsu_bus_buffer.scala 414:97] + wire _T_2257 = _T_2180 & _T_1826; // @[lsu_bus_buffer.scala 413:92] + wire _T_2258 = _T_4481 | _T_2257; // @[lsu_bus_buffer.scala 412:86] + wire _T_2264 = _T_2187 & _T_1828; // @[lsu_bus_buffer.scala 414:73] + wire _T_2265 = _T_2258 | _T_2264; // @[lsu_bus_buffer.scala 413:114] + wire _T_2266 = _T_2170 & _T_2265; // @[lsu_bus_buffer.scala 411:113] + wire _T_2268 = _T_2266 | buf_age_1[3]; // @[lsu_bus_buffer.scala 414:97] + wire [2:0] _T_2270 = {_T_2268,_T_2243,_T_2218}; // @[Cat.scala 29:58] + wire _T_3920 = 2'h2 == WrPtr0_r; // @[lsu_bus_buffer.scala 445:117] + wire _T_3921 = _T_3537 & _T_3920; // @[lsu_bus_buffer.scala 445:112] + wire _T_3923 = 2'h2 == WrPtr1_r; // @[lsu_bus_buffer.scala 445:166] + wire _T_3924 = _T_3540 & _T_3923; // @[lsu_bus_buffer.scala 445:161] + wire _T_3925 = _T_3921 | _T_3924; // @[lsu_bus_buffer.scala 445:132] + wire _T_3926 = _T_853 & _T_3925; // @[lsu_bus_buffer.scala 445:63] + wire _T_3927 = 2'h2 == ibuf_tag; // @[lsu_bus_buffer.scala 445:206] + wire _T_3928 = ibuf_drain_vld & _T_3927; // @[lsu_bus_buffer.scala 445:201] + wire _T_3929 = _T_3926 | _T_3928; // @[lsu_bus_buffer.scala 445:183] + wire _T_4018 = io_lsu_axi_b_bits_id == 3'h2; // @[lsu_bus_buffer.scala 475:73] + wire _T_4019 = bus_rsp_write & _T_4018; // @[lsu_bus_buffer.scala 475:52] + wire _T_4020 = io_lsu_axi_r_bits_id == 3'h2; // @[lsu_bus_buffer.scala 476:46] + wire [2:0] _GEN_394 = {{1'd0}, buf_ldfwdtag_2}; // @[lsu_bus_buffer.scala 477:47] + wire _T_4022 = io_lsu_axi_r_bits_id == _GEN_394; // @[lsu_bus_buffer.scala 477:47] + wire _T_4023 = buf_ldfwd[2] & _T_4022; // @[lsu_bus_buffer.scala 477:27] + wire _T_4024 = _T_4020 | _T_4023; // @[lsu_bus_buffer.scala 476:77] + wire _T_4025 = buf_dual_2 & buf_dualhi_2; // @[lsu_bus_buffer.scala 478:26] + wire _T_4027 = ~buf_write[2]; // @[lsu_bus_buffer.scala 478:44] + wire _T_4028 = _T_4025 & _T_4027; // @[lsu_bus_buffer.scala 478:42] + wire _T_4029 = _T_4028 & buf_samedw_2; // @[lsu_bus_buffer.scala 478:58] + reg [1:0] buf_dualtag_2; // @[Reg.scala 27:20] + wire [2:0] _GEN_395 = {{1'd0}, buf_dualtag_2}; // @[lsu_bus_buffer.scala 478:94] + wire _T_4030 = io_lsu_axi_r_bits_id == _GEN_395; // @[lsu_bus_buffer.scala 478:94] + wire _T_4031 = _T_4029 & _T_4030; // @[lsu_bus_buffer.scala 478:74] + wire _T_4032 = _T_4024 | _T_4031; // @[lsu_bus_buffer.scala 477:71] + wire _T_4033 = bus_rsp_read & _T_4032; // @[lsu_bus_buffer.scala 476:25] + wire _T_4034 = _T_4019 | _T_4033; // @[lsu_bus_buffer.scala 475:105] + wire _GEN_204 = _T_3974 & _T_4034; // @[Conditional.scala 39:67] + wire _GEN_224 = _T_3940 ? 1'h0 : _GEN_204; // @[Conditional.scala 39:67] + wire _GEN_236 = _T_3936 ? 1'h0 : _GEN_224; // @[Conditional.scala 39:67] + wire buf_resp_state_bus_en_2 = _T_3913 ? 1'h0 : _GEN_236; // @[Conditional.scala 40:58] + wire [3:0] _T_4069 = buf_ldfwd >> buf_dualtag_2; // @[lsu_bus_buffer.scala 492:21] + wire [1:0] _GEN_185 = 2'h1 == buf_dualtag_2 ? buf_ldfwdtag_1 : buf_ldfwdtag_0; // @[lsu_bus_buffer.scala 492:58] + wire [1:0] _GEN_186 = 2'h2 == buf_dualtag_2 ? buf_ldfwdtag_2 : _GEN_185; // @[lsu_bus_buffer.scala 492:58] + wire [1:0] _GEN_187 = 2'h3 == buf_dualtag_2 ? buf_ldfwdtag_3 : _GEN_186; // @[lsu_bus_buffer.scala 492:58] + wire [2:0] _GEN_397 = {{1'd0}, _GEN_187}; // @[lsu_bus_buffer.scala 492:58] + wire _T_4071 = io_lsu_axi_r_bits_id == _GEN_397; // @[lsu_bus_buffer.scala 492:58] + wire _T_4072 = _T_4069[0] & _T_4071; // @[lsu_bus_buffer.scala 492:38] + wire _T_4073 = _T_4030 | _T_4072; // @[lsu_bus_buffer.scala 491:95] + wire _T_4074 = bus_rsp_read & _T_4073; // @[lsu_bus_buffer.scala 491:45] + wire _GEN_198 = _T_4059 & _T_4074; // @[Conditional.scala 39:67] + wire _GEN_205 = _T_3974 ? buf_resp_state_bus_en_2 : _GEN_198; // @[Conditional.scala 39:67] + wire _GEN_215 = _T_3940 ? buf_cmd_state_bus_en_2 : _GEN_205; // @[Conditional.scala 39:67] + wire _GEN_229 = _T_3936 ? 1'h0 : _GEN_215; // @[Conditional.scala 39:67] + wire buf_state_bus_en_2 = _T_3913 ? 1'h0 : _GEN_229; // @[Conditional.scala 40:58] + wire _T_3953 = buf_state_bus_en_2 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 462:49] + wire _T_3954 = _T_3953 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 462:70] + wire _T_4080 = RspPtr == 2'h2; // @[lsu_bus_buffer.scala 499:37] + wire _T_4081 = buf_dualtag_2 == RspPtr; // @[lsu_bus_buffer.scala 499:98] + wire _T_4082 = buf_dual_2 & _T_4081; // @[lsu_bus_buffer.scala 499:80] + wire _T_4083 = _T_4080 | _T_4082; // @[lsu_bus_buffer.scala 499:65] + wire _T_4084 = _T_4083 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 499:112] + wire _GEN_193 = _T_4077 ? _T_4084 : _T_4085; // @[Conditional.scala 39:67] + wire _GEN_199 = _T_4059 ? _T_3954 : _GEN_193; // @[Conditional.scala 39:67] + wire _GEN_206 = _T_3974 ? _T_3954 : _GEN_199; // @[Conditional.scala 39:67] + wire _GEN_216 = _T_3940 ? _T_3954 : _GEN_206; // @[Conditional.scala 39:67] + wire _GEN_226 = _T_3936 ? obuf_rdrsp_pend_en : _GEN_216; // @[Conditional.scala 39:67] + wire buf_state_en_2 = _T_3913 ? _T_3929 : _GEN_226; // @[Conditional.scala 40:58] + wire _T_2272 = _T_1814 & buf_state_en_2; // @[lsu_bus_buffer.scala 411:94] + wire _T_2282 = _T_2076 & _T_1817; // @[lsu_bus_buffer.scala 413:71] + wire _T_2284 = _T_2282 & _T_1793; // @[lsu_bus_buffer.scala 413:92] + wire _T_2285 = _T_4466 | _T_2284; // @[lsu_bus_buffer.scala 412:86] + wire _T_2289 = _T_2083 & _T_1818; // @[lsu_bus_buffer.scala 414:52] + wire _T_2291 = _T_2289 & _T_1795; // @[lsu_bus_buffer.scala 414:73] + wire _T_2292 = _T_2285 | _T_2291; // @[lsu_bus_buffer.scala 413:114] + wire _T_2293 = _T_2272 & _T_2292; // @[lsu_bus_buffer.scala 411:113] + wire _T_2295 = _T_2293 | buf_age_2[0]; // @[lsu_bus_buffer.scala 414:97] + wire _T_2309 = _T_2282 & _T_1804; // @[lsu_bus_buffer.scala 413:92] + wire _T_2310 = _T_4471 | _T_2309; // @[lsu_bus_buffer.scala 412:86] + wire _T_2316 = _T_2289 & _T_1806; // @[lsu_bus_buffer.scala 414:73] + wire _T_2317 = _T_2310 | _T_2316; // @[lsu_bus_buffer.scala 413:114] + wire _T_2318 = _T_2272 & _T_2317; // @[lsu_bus_buffer.scala 411:113] + wire _T_2320 = _T_2318 | buf_age_2[1]; // @[lsu_bus_buffer.scala 414:97] + wire _T_2334 = _T_2282 & _T_1815; // @[lsu_bus_buffer.scala 413:92] + wire _T_2335 = _T_4476 | _T_2334; // @[lsu_bus_buffer.scala 412:86] + wire _T_2341 = _T_2289 & _T_1817; // @[lsu_bus_buffer.scala 414:73] + wire _T_2342 = _T_2335 | _T_2341; // @[lsu_bus_buffer.scala 413:114] + wire _T_2343 = _T_2272 & _T_2342; // @[lsu_bus_buffer.scala 411:113] + wire _T_2345 = _T_2343 | buf_age_2[2]; // @[lsu_bus_buffer.scala 414:97] + wire _T_2359 = _T_2282 & _T_1826; // @[lsu_bus_buffer.scala 413:92] + wire _T_2360 = _T_4481 | _T_2359; // @[lsu_bus_buffer.scala 412:86] + wire _T_2366 = _T_2289 & _T_1828; // @[lsu_bus_buffer.scala 414:73] + wire _T_2367 = _T_2360 | _T_2366; // @[lsu_bus_buffer.scala 413:114] + wire _T_2368 = _T_2272 & _T_2367; // @[lsu_bus_buffer.scala 411:113] + wire _T_2370 = _T_2368 | buf_age_2[3]; // @[lsu_bus_buffer.scala 414:97] + wire [2:0] _T_2372 = {_T_2370,_T_2345,_T_2320}; // @[Cat.scala 29:58] + wire _T_4111 = 2'h3 == WrPtr0_r; // @[lsu_bus_buffer.scala 445:117] + wire _T_4112 = _T_3537 & _T_4111; // @[lsu_bus_buffer.scala 445:112] + wire _T_4114 = 2'h3 == WrPtr1_r; // @[lsu_bus_buffer.scala 445:166] + wire _T_4115 = _T_3540 & _T_4114; // @[lsu_bus_buffer.scala 445:161] + wire _T_4116 = _T_4112 | _T_4115; // @[lsu_bus_buffer.scala 445:132] + wire _T_4117 = _T_853 & _T_4116; // @[lsu_bus_buffer.scala 445:63] + wire _T_4118 = 2'h3 == ibuf_tag; // @[lsu_bus_buffer.scala 445:206] + wire _T_4119 = ibuf_drain_vld & _T_4118; // @[lsu_bus_buffer.scala 445:201] + wire _T_4120 = _T_4117 | _T_4119; // @[lsu_bus_buffer.scala 445:183] + wire _T_4209 = io_lsu_axi_b_bits_id == 3'h3; // @[lsu_bus_buffer.scala 475:73] + wire _T_4210 = bus_rsp_write & _T_4209; // @[lsu_bus_buffer.scala 475:52] + wire _T_4211 = io_lsu_axi_r_bits_id == 3'h3; // @[lsu_bus_buffer.scala 476:46] + wire [2:0] _GEN_398 = {{1'd0}, buf_ldfwdtag_3}; // @[lsu_bus_buffer.scala 477:47] + wire _T_4213 = io_lsu_axi_r_bits_id == _GEN_398; // @[lsu_bus_buffer.scala 477:47] + wire _T_4214 = buf_ldfwd[3] & _T_4213; // @[lsu_bus_buffer.scala 477:27] + wire _T_4215 = _T_4211 | _T_4214; // @[lsu_bus_buffer.scala 476:77] + wire _T_4216 = buf_dual_3 & buf_dualhi_3; // @[lsu_bus_buffer.scala 478:26] + wire _T_4218 = ~buf_write[3]; // @[lsu_bus_buffer.scala 478:44] + wire _T_4219 = _T_4216 & _T_4218; // @[lsu_bus_buffer.scala 478:42] + wire _T_4220 = _T_4219 & buf_samedw_3; // @[lsu_bus_buffer.scala 478:58] + reg [1:0] buf_dualtag_3; // @[Reg.scala 27:20] + wire [2:0] _GEN_399 = {{1'd0}, buf_dualtag_3}; // @[lsu_bus_buffer.scala 478:94] + wire _T_4221 = io_lsu_axi_r_bits_id == _GEN_399; // @[lsu_bus_buffer.scala 478:94] + wire _T_4222 = _T_4220 & _T_4221; // @[lsu_bus_buffer.scala 478:74] + wire _T_4223 = _T_4215 | _T_4222; // @[lsu_bus_buffer.scala 477:71] + wire _T_4224 = bus_rsp_read & _T_4223; // @[lsu_bus_buffer.scala 476:25] + wire _T_4225 = _T_4210 | _T_4224; // @[lsu_bus_buffer.scala 475:105] + wire _GEN_280 = _T_4165 & _T_4225; // @[Conditional.scala 39:67] + wire _GEN_300 = _T_4131 ? 1'h0 : _GEN_280; // @[Conditional.scala 39:67] + wire _GEN_312 = _T_4127 ? 1'h0 : _GEN_300; // @[Conditional.scala 39:67] + wire buf_resp_state_bus_en_3 = _T_4104 ? 1'h0 : _GEN_312; // @[Conditional.scala 40:58] + wire [3:0] _T_4260 = buf_ldfwd >> buf_dualtag_3; // @[lsu_bus_buffer.scala 492:21] + wire [1:0] _GEN_261 = 2'h1 == buf_dualtag_3 ? buf_ldfwdtag_1 : buf_ldfwdtag_0; // @[lsu_bus_buffer.scala 492:58] + wire [1:0] _GEN_262 = 2'h2 == buf_dualtag_3 ? buf_ldfwdtag_2 : _GEN_261; // @[lsu_bus_buffer.scala 492:58] + wire [1:0] _GEN_263 = 2'h3 == buf_dualtag_3 ? buf_ldfwdtag_3 : _GEN_262; // @[lsu_bus_buffer.scala 492:58] + wire [2:0] _GEN_401 = {{1'd0}, _GEN_263}; // @[lsu_bus_buffer.scala 492:58] + wire _T_4262 = io_lsu_axi_r_bits_id == _GEN_401; // @[lsu_bus_buffer.scala 492:58] + wire _T_4263 = _T_4260[0] & _T_4262; // @[lsu_bus_buffer.scala 492:38] + wire _T_4264 = _T_4221 | _T_4263; // @[lsu_bus_buffer.scala 491:95] + wire _T_4265 = bus_rsp_read & _T_4264; // @[lsu_bus_buffer.scala 491:45] + wire _GEN_274 = _T_4250 & _T_4265; // @[Conditional.scala 39:67] + wire _GEN_281 = _T_4165 ? buf_resp_state_bus_en_3 : _GEN_274; // @[Conditional.scala 39:67] + wire _GEN_291 = _T_4131 ? buf_cmd_state_bus_en_3 : _GEN_281; // @[Conditional.scala 39:67] + wire _GEN_305 = _T_4127 ? 1'h0 : _GEN_291; // @[Conditional.scala 39:67] + wire buf_state_bus_en_3 = _T_4104 ? 1'h0 : _GEN_305; // @[Conditional.scala 40:58] + wire _T_4144 = buf_state_bus_en_3 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 462:49] + wire _T_4145 = _T_4144 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 462:70] + wire _T_4271 = RspPtr == 2'h3; // @[lsu_bus_buffer.scala 499:37] + wire _T_4272 = buf_dualtag_3 == RspPtr; // @[lsu_bus_buffer.scala 499:98] + wire _T_4273 = buf_dual_3 & _T_4272; // @[lsu_bus_buffer.scala 499:80] + wire _T_4274 = _T_4271 | _T_4273; // @[lsu_bus_buffer.scala 499:65] + wire _T_4275 = _T_4274 | io_dec_tlu_force_halt; // @[lsu_bus_buffer.scala 499:112] + wire _GEN_269 = _T_4268 ? _T_4275 : _T_4276; // @[Conditional.scala 39:67] + wire _GEN_275 = _T_4250 ? _T_4145 : _GEN_269; // @[Conditional.scala 39:67] + wire _GEN_282 = _T_4165 ? _T_4145 : _GEN_275; // @[Conditional.scala 39:67] + wire _GEN_292 = _T_4131 ? _T_4145 : _GEN_282; // @[Conditional.scala 39:67] + wire _GEN_302 = _T_4127 ? obuf_rdrsp_pend_en : _GEN_292; // @[Conditional.scala 39:67] + wire buf_state_en_3 = _T_4104 ? _T_4120 : _GEN_302; // @[Conditional.scala 40:58] + wire _T_2374 = _T_1825 & buf_state_en_3; // @[lsu_bus_buffer.scala 411:94] + wire _T_2384 = _T_2076 & _T_1828; // @[lsu_bus_buffer.scala 413:71] + wire _T_2386 = _T_2384 & _T_1793; // @[lsu_bus_buffer.scala 413:92] + wire _T_2387 = _T_4466 | _T_2386; // @[lsu_bus_buffer.scala 412:86] + wire _T_2391 = _T_2083 & _T_1829; // @[lsu_bus_buffer.scala 414:52] + wire _T_2393 = _T_2391 & _T_1795; // @[lsu_bus_buffer.scala 414:73] + wire _T_2394 = _T_2387 | _T_2393; // @[lsu_bus_buffer.scala 413:114] + wire _T_2395 = _T_2374 & _T_2394; // @[lsu_bus_buffer.scala 411:113] + wire _T_2397 = _T_2395 | buf_age_3[0]; // @[lsu_bus_buffer.scala 414:97] + wire _T_2411 = _T_2384 & _T_1804; // @[lsu_bus_buffer.scala 413:92] + wire _T_2412 = _T_4471 | _T_2411; // @[lsu_bus_buffer.scala 412:86] + wire _T_2418 = _T_2391 & _T_1806; // @[lsu_bus_buffer.scala 414:73] + wire _T_2419 = _T_2412 | _T_2418; // @[lsu_bus_buffer.scala 413:114] + wire _T_2420 = _T_2374 & _T_2419; // @[lsu_bus_buffer.scala 411:113] + wire _T_2422 = _T_2420 | buf_age_3[1]; // @[lsu_bus_buffer.scala 414:97] + wire _T_2436 = _T_2384 & _T_1815; // @[lsu_bus_buffer.scala 413:92] + wire _T_2437 = _T_4476 | _T_2436; // @[lsu_bus_buffer.scala 412:86] + wire _T_2443 = _T_2391 & _T_1817; // @[lsu_bus_buffer.scala 414:73] + wire _T_2444 = _T_2437 | _T_2443; // @[lsu_bus_buffer.scala 413:114] + wire _T_2445 = _T_2374 & _T_2444; // @[lsu_bus_buffer.scala 411:113] + wire _T_2447 = _T_2445 | buf_age_3[2]; // @[lsu_bus_buffer.scala 414:97] + wire _T_2461 = _T_2384 & _T_1826; // @[lsu_bus_buffer.scala 413:92] + wire _T_2462 = _T_4481 | _T_2461; // @[lsu_bus_buffer.scala 412:86] + wire _T_2468 = _T_2391 & _T_1828; // @[lsu_bus_buffer.scala 414:73] + wire _T_2469 = _T_2462 | _T_2468; // @[lsu_bus_buffer.scala 413:114] + wire _T_2470 = _T_2374 & _T_2469; // @[lsu_bus_buffer.scala 411:113] + wire _T_2472 = _T_2470 | buf_age_3[3]; // @[lsu_bus_buffer.scala 414:97] + wire [2:0] _T_2474 = {_T_2472,_T_2447,_T_2422}; // @[Cat.scala 29:58] + wire _T_2770 = buf_state_0 == 3'h6; // @[lsu_bus_buffer.scala 422:47] + wire _T_2771 = _T_1792 | _T_2770; // @[lsu_bus_buffer.scala 422:32] + wire _T_2772 = ~_T_2771; // @[lsu_bus_buffer.scala 422:6] + wire _T_2780 = _T_2772 | _T_2080; // @[lsu_bus_buffer.scala 422:59] + wire _T_2787 = _T_2780 | _T_2087; // @[lsu_bus_buffer.scala 423:110] + wire _T_2788 = _T_2068 & _T_2787; // @[lsu_bus_buffer.scala 421:112] + wire _T_2792 = buf_state_1 == 3'h6; // @[lsu_bus_buffer.scala 422:47] + wire _T_2793 = _T_1803 | _T_2792; // @[lsu_bus_buffer.scala 422:32] + wire _T_2794 = ~_T_2793; // @[lsu_bus_buffer.scala 422:6] + wire _T_2802 = _T_2794 | _T_2105; // @[lsu_bus_buffer.scala 422:59] + wire _T_2809 = _T_2802 | _T_2112; // @[lsu_bus_buffer.scala 423:110] + wire _T_2810 = _T_2068 & _T_2809; // @[lsu_bus_buffer.scala 421:112] + wire _T_2814 = buf_state_2 == 3'h6; // @[lsu_bus_buffer.scala 422:47] + wire _T_2815 = _T_1814 | _T_2814; // @[lsu_bus_buffer.scala 422:32] + wire _T_2816 = ~_T_2815; // @[lsu_bus_buffer.scala 422:6] + wire _T_2824 = _T_2816 | _T_2130; // @[lsu_bus_buffer.scala 422:59] + wire _T_2831 = _T_2824 | _T_2137; // @[lsu_bus_buffer.scala 423:110] + wire _T_2832 = _T_2068 & _T_2831; // @[lsu_bus_buffer.scala 421:112] + wire _T_2836 = buf_state_3 == 3'h6; // @[lsu_bus_buffer.scala 422:47] + wire _T_2837 = _T_1825 | _T_2836; // @[lsu_bus_buffer.scala 422:32] + wire _T_2838 = ~_T_2837; // @[lsu_bus_buffer.scala 422:6] + wire _T_2846 = _T_2838 | _T_2155; // @[lsu_bus_buffer.scala 422:59] + wire _T_2853 = _T_2846 | _T_2162; // @[lsu_bus_buffer.scala 423:110] + wire _T_2854 = _T_2068 & _T_2853; // @[lsu_bus_buffer.scala 421:112] + wire [3:0] buf_rspage_set_0 = {_T_2854,_T_2832,_T_2810,_T_2788}; // @[Cat.scala 29:58] + wire _T_2871 = _T_2772 | _T_2182; // @[lsu_bus_buffer.scala 422:59] + wire _T_2878 = _T_2871 | _T_2189; // @[lsu_bus_buffer.scala 423:110] + wire _T_2879 = _T_2170 & _T_2878; // @[lsu_bus_buffer.scala 421:112] + wire _T_2893 = _T_2794 | _T_2207; // @[lsu_bus_buffer.scala 422:59] + wire _T_2900 = _T_2893 | _T_2214; // @[lsu_bus_buffer.scala 423:110] + wire _T_2901 = _T_2170 & _T_2900; // @[lsu_bus_buffer.scala 421:112] + wire _T_2915 = _T_2816 | _T_2232; // @[lsu_bus_buffer.scala 422:59] + wire _T_2922 = _T_2915 | _T_2239; // @[lsu_bus_buffer.scala 423:110] + wire _T_2923 = _T_2170 & _T_2922; // @[lsu_bus_buffer.scala 421:112] + wire _T_2937 = _T_2838 | _T_2257; // @[lsu_bus_buffer.scala 422:59] + wire _T_2944 = _T_2937 | _T_2264; // @[lsu_bus_buffer.scala 423:110] + wire _T_2945 = _T_2170 & _T_2944; // @[lsu_bus_buffer.scala 421:112] + wire [3:0] buf_rspage_set_1 = {_T_2945,_T_2923,_T_2901,_T_2879}; // @[Cat.scala 29:58] + wire _T_2962 = _T_2772 | _T_2284; // @[lsu_bus_buffer.scala 422:59] + wire _T_2969 = _T_2962 | _T_2291; // @[lsu_bus_buffer.scala 423:110] + wire _T_2970 = _T_2272 & _T_2969; // @[lsu_bus_buffer.scala 421:112] + wire _T_2984 = _T_2794 | _T_2309; // @[lsu_bus_buffer.scala 422:59] + wire _T_2991 = _T_2984 | _T_2316; // @[lsu_bus_buffer.scala 423:110] + wire _T_2992 = _T_2272 & _T_2991; // @[lsu_bus_buffer.scala 421:112] + wire _T_3006 = _T_2816 | _T_2334; // @[lsu_bus_buffer.scala 422:59] + wire _T_3013 = _T_3006 | _T_2341; // @[lsu_bus_buffer.scala 423:110] + wire _T_3014 = _T_2272 & _T_3013; // @[lsu_bus_buffer.scala 421:112] + wire _T_3028 = _T_2838 | _T_2359; // @[lsu_bus_buffer.scala 422:59] + wire _T_3035 = _T_3028 | _T_2366; // @[lsu_bus_buffer.scala 423:110] + wire _T_3036 = _T_2272 & _T_3035; // @[lsu_bus_buffer.scala 421:112] + wire [3:0] buf_rspage_set_2 = {_T_3036,_T_3014,_T_2992,_T_2970}; // @[Cat.scala 29:58] + wire _T_3053 = _T_2772 | _T_2386; // @[lsu_bus_buffer.scala 422:59] + wire _T_3060 = _T_3053 | _T_2393; // @[lsu_bus_buffer.scala 423:110] + wire _T_3061 = _T_2374 & _T_3060; // @[lsu_bus_buffer.scala 421:112] + wire _T_3075 = _T_2794 | _T_2411; // @[lsu_bus_buffer.scala 422:59] + wire _T_3082 = _T_3075 | _T_2418; // @[lsu_bus_buffer.scala 423:110] + wire _T_3083 = _T_2374 & _T_3082; // @[lsu_bus_buffer.scala 421:112] + wire _T_3097 = _T_2816 | _T_2436; // @[lsu_bus_buffer.scala 422:59] + wire _T_3104 = _T_3097 | _T_2443; // @[lsu_bus_buffer.scala 423:110] + wire _T_3105 = _T_2374 & _T_3104; // @[lsu_bus_buffer.scala 421:112] + wire _T_3119 = _T_2838 | _T_2461; // @[lsu_bus_buffer.scala 422:59] + wire _T_3126 = _T_3119 | _T_2468; // @[lsu_bus_buffer.scala 423:110] + wire _T_3127 = _T_2374 & _T_3126; // @[lsu_bus_buffer.scala 421:112] + wire [3:0] buf_rspage_set_3 = {_T_3127,_T_3105,_T_3083,_T_3061}; // @[Cat.scala 29:58] + wire _T_3218 = _T_2836 | _T_1825; // @[lsu_bus_buffer.scala 426:110] + wire _T_3219 = ~_T_3218; // @[lsu_bus_buffer.scala 426:84] + wire _T_3220 = buf_rspageQ_0[3] & _T_3219; // @[lsu_bus_buffer.scala 426:82] + wire _T_3222 = _T_3220 & _T_2594; // @[lsu_bus_buffer.scala 426:136] + wire _T_3210 = _T_2814 | _T_1814; // @[lsu_bus_buffer.scala 426:110] + wire _T_3211 = ~_T_3210; // @[lsu_bus_buffer.scala 426:84] + wire _T_3212 = buf_rspageQ_0[2] & _T_3211; // @[lsu_bus_buffer.scala 426:82] + wire _T_3214 = _T_3212 & _T_2594; // @[lsu_bus_buffer.scala 426:136] + wire _T_3202 = _T_2792 | _T_1803; // @[lsu_bus_buffer.scala 426:110] + wire _T_3203 = ~_T_3202; // @[lsu_bus_buffer.scala 426:84] + wire _T_3204 = buf_rspageQ_0[1] & _T_3203; // @[lsu_bus_buffer.scala 426:82] + wire _T_3206 = _T_3204 & _T_2594; // @[lsu_bus_buffer.scala 426:136] + wire _T_3194 = _T_2770 | _T_1792; // @[lsu_bus_buffer.scala 426:110] + wire _T_3195 = ~_T_3194; // @[lsu_bus_buffer.scala 426:84] + wire _T_3196 = buf_rspageQ_0[0] & _T_3195; // @[lsu_bus_buffer.scala 426:82] + wire _T_3198 = _T_3196 & _T_2594; // @[lsu_bus_buffer.scala 426:136] + wire [3:0] buf_rspage_0 = {_T_3222,_T_3214,_T_3206,_T_3198}; // @[Cat.scala 29:58] + wire _T_3133 = buf_rspage_set_0[0] | buf_rspage_0[0]; // @[lsu_bus_buffer.scala 425:88] + wire _T_3136 = buf_rspage_set_0[1] | buf_rspage_0[1]; // @[lsu_bus_buffer.scala 425:88] + wire _T_3139 = buf_rspage_set_0[2] | buf_rspage_0[2]; // @[lsu_bus_buffer.scala 425:88] + wire _T_3142 = buf_rspage_set_0[3] | buf_rspage_0[3]; // @[lsu_bus_buffer.scala 425:88] + wire [2:0] _T_3144 = {_T_3142,_T_3139,_T_3136}; // @[Cat.scala 29:58] + wire _T_3255 = buf_rspageQ_1[3] & _T_3219; // @[lsu_bus_buffer.scala 426:82] + wire _T_3257 = _T_3255 & _T_2594; // @[lsu_bus_buffer.scala 426:136] + wire _T_3247 = buf_rspageQ_1[2] & _T_3211; // @[lsu_bus_buffer.scala 426:82] + wire _T_3249 = _T_3247 & _T_2594; // @[lsu_bus_buffer.scala 426:136] + wire _T_3239 = buf_rspageQ_1[1] & _T_3203; // @[lsu_bus_buffer.scala 426:82] + wire _T_3241 = _T_3239 & _T_2594; // @[lsu_bus_buffer.scala 426:136] + wire _T_3231 = buf_rspageQ_1[0] & _T_3195; // @[lsu_bus_buffer.scala 426:82] + wire _T_3233 = _T_3231 & _T_2594; // @[lsu_bus_buffer.scala 426:136] + wire [3:0] buf_rspage_1 = {_T_3257,_T_3249,_T_3241,_T_3233}; // @[Cat.scala 29:58] + wire _T_3148 = buf_rspage_set_1[0] | buf_rspage_1[0]; // @[lsu_bus_buffer.scala 425:88] + wire _T_3151 = buf_rspage_set_1[1] | buf_rspage_1[1]; // @[lsu_bus_buffer.scala 425:88] + wire _T_3154 = buf_rspage_set_1[2] | buf_rspage_1[2]; // @[lsu_bus_buffer.scala 425:88] + wire _T_3157 = buf_rspage_set_1[3] | buf_rspage_1[3]; // @[lsu_bus_buffer.scala 425:88] + wire [2:0] _T_3159 = {_T_3157,_T_3154,_T_3151}; // @[Cat.scala 29:58] + wire _T_3290 = buf_rspageQ_2[3] & _T_3219; // @[lsu_bus_buffer.scala 426:82] + wire _T_3292 = _T_3290 & _T_2594; // @[lsu_bus_buffer.scala 426:136] + wire _T_3282 = buf_rspageQ_2[2] & _T_3211; // @[lsu_bus_buffer.scala 426:82] + wire _T_3284 = _T_3282 & _T_2594; // @[lsu_bus_buffer.scala 426:136] + wire _T_3274 = buf_rspageQ_2[1] & _T_3203; // @[lsu_bus_buffer.scala 426:82] + wire _T_3276 = _T_3274 & _T_2594; // @[lsu_bus_buffer.scala 426:136] + wire _T_3266 = buf_rspageQ_2[0] & _T_3195; // @[lsu_bus_buffer.scala 426:82] + wire _T_3268 = _T_3266 & _T_2594; // @[lsu_bus_buffer.scala 426:136] + wire [3:0] buf_rspage_2 = {_T_3292,_T_3284,_T_3276,_T_3268}; // @[Cat.scala 29:58] + wire _T_3163 = buf_rspage_set_2[0] | buf_rspage_2[0]; // @[lsu_bus_buffer.scala 425:88] + wire _T_3166 = buf_rspage_set_2[1] | buf_rspage_2[1]; // @[lsu_bus_buffer.scala 425:88] + wire _T_3169 = buf_rspage_set_2[2] | buf_rspage_2[2]; // @[lsu_bus_buffer.scala 425:88] + wire _T_3172 = buf_rspage_set_2[3] | buf_rspage_2[3]; // @[lsu_bus_buffer.scala 425:88] + wire [2:0] _T_3174 = {_T_3172,_T_3169,_T_3166}; // @[Cat.scala 29:58] + wire _T_3325 = buf_rspageQ_3[3] & _T_3219; // @[lsu_bus_buffer.scala 426:82] + wire _T_3327 = _T_3325 & _T_2594; // @[lsu_bus_buffer.scala 426:136] + wire _T_3317 = buf_rspageQ_3[2] & _T_3211; // @[lsu_bus_buffer.scala 426:82] + wire _T_3319 = _T_3317 & _T_2594; // @[lsu_bus_buffer.scala 426:136] + wire _T_3309 = buf_rspageQ_3[1] & _T_3203; // @[lsu_bus_buffer.scala 426:82] + wire _T_3311 = _T_3309 & _T_2594; // @[lsu_bus_buffer.scala 426:136] + wire _T_3301 = buf_rspageQ_3[0] & _T_3195; // @[lsu_bus_buffer.scala 426:82] + wire _T_3303 = _T_3301 & _T_2594; // @[lsu_bus_buffer.scala 426:136] + wire [3:0] buf_rspage_3 = {_T_3327,_T_3319,_T_3311,_T_3303}; // @[Cat.scala 29:58] + wire _T_3178 = buf_rspage_set_3[0] | buf_rspage_3[0]; // @[lsu_bus_buffer.scala 425:88] + wire _T_3181 = buf_rspage_set_3[1] | buf_rspage_3[1]; // @[lsu_bus_buffer.scala 425:88] + wire _T_3184 = buf_rspage_set_3[2] | buf_rspage_3[2]; // @[lsu_bus_buffer.scala 425:88] + wire _T_3187 = buf_rspage_set_3[3] | buf_rspage_3[3]; // @[lsu_bus_buffer.scala 425:88] + wire [2:0] _T_3189 = {_T_3187,_T_3184,_T_3181}; // @[Cat.scala 29:58] + wire _T_3332 = ibuf_drain_vld & _T_1793; // @[lsu_bus_buffer.scala 427:63] + wire _T_3334 = ibuf_drain_vld & _T_1804; // @[lsu_bus_buffer.scala 427:63] + wire _T_3336 = ibuf_drain_vld & _T_1815; // @[lsu_bus_buffer.scala 427:63] + wire _T_3338 = ibuf_drain_vld & _T_1826; // @[lsu_bus_buffer.scala 427:63] + wire [3:0] ibuf_drainvec_vld = {_T_3338,_T_3336,_T_3334,_T_3332}; // @[Cat.scala 29:58] + wire _T_3346 = _T_3540 & _T_1796; // @[lsu_bus_buffer.scala 429:35] + wire _T_3355 = _T_3540 & _T_1807; // @[lsu_bus_buffer.scala 429:35] + wire _T_3364 = _T_3540 & _T_1818; // @[lsu_bus_buffer.scala 429:35] + wire _T_3373 = _T_3540 & _T_1829; // @[lsu_bus_buffer.scala 429:35] + wire _T_3403 = ibuf_drainvec_vld[0] ? ibuf_dual : io_ldst_dual_r; // @[lsu_bus_buffer.scala 431:45] + wire _T_3405 = ibuf_drainvec_vld[1] ? ibuf_dual : io_ldst_dual_r; // @[lsu_bus_buffer.scala 431:45] + wire _T_3407 = ibuf_drainvec_vld[2] ? ibuf_dual : io_ldst_dual_r; // @[lsu_bus_buffer.scala 431:45] + wire _T_3409 = ibuf_drainvec_vld[3] ? ibuf_dual : io_ldst_dual_r; // @[lsu_bus_buffer.scala 431:45] + wire [3:0] buf_dual_in = {_T_3409,_T_3407,_T_3405,_T_3403}; // @[Cat.scala 29:58] + wire _T_3414 = ibuf_drainvec_vld[0] ? ibuf_samedw : ldst_samedw_r; // @[lsu_bus_buffer.scala 432:47] + wire _T_3416 = ibuf_drainvec_vld[1] ? ibuf_samedw : ldst_samedw_r; // @[lsu_bus_buffer.scala 432:47] + wire _T_3418 = ibuf_drainvec_vld[2] ? ibuf_samedw : ldst_samedw_r; // @[lsu_bus_buffer.scala 432:47] + wire _T_3420 = ibuf_drainvec_vld[3] ? ibuf_samedw : ldst_samedw_r; // @[lsu_bus_buffer.scala 432:47] + wire [3:0] buf_samedw_in = {_T_3420,_T_3418,_T_3416,_T_3414}; // @[Cat.scala 29:58] + wire _T_3425 = ibuf_nomerge | ibuf_force_drain; // @[lsu_bus_buffer.scala 433:84] + wire _T_3426 = ibuf_drainvec_vld[0] ? _T_3425 : io_no_dword_merge_r; // @[lsu_bus_buffer.scala 433:48] + wire _T_3429 = ibuf_drainvec_vld[1] ? _T_3425 : io_no_dword_merge_r; // @[lsu_bus_buffer.scala 433:48] + wire _T_3432 = ibuf_drainvec_vld[2] ? _T_3425 : io_no_dword_merge_r; // @[lsu_bus_buffer.scala 433:48] + wire _T_3435 = ibuf_drainvec_vld[3] ? _T_3425 : io_no_dword_merge_r; // @[lsu_bus_buffer.scala 433:48] + wire [3:0] buf_nomerge_in = {_T_3435,_T_3432,_T_3429,_T_3426}; // @[Cat.scala 29:58] + wire _T_3443 = ibuf_drainvec_vld[0] ? ibuf_dual : _T_3346; // @[lsu_bus_buffer.scala 434:47] + wire _T_3448 = ibuf_drainvec_vld[1] ? ibuf_dual : _T_3355; // @[lsu_bus_buffer.scala 434:47] + wire _T_3453 = ibuf_drainvec_vld[2] ? ibuf_dual : _T_3364; // @[lsu_bus_buffer.scala 434:47] + wire _T_3458 = ibuf_drainvec_vld[3] ? ibuf_dual : _T_3373; // @[lsu_bus_buffer.scala 434:47] + wire [3:0] buf_dualhi_in = {_T_3458,_T_3453,_T_3448,_T_3443}; // @[Cat.scala 29:58] + wire _T_3487 = ibuf_drainvec_vld[0] ? ibuf_sideeffect : io_is_sideeffects_r; // @[lsu_bus_buffer.scala 436:51] + wire _T_3489 = ibuf_drainvec_vld[1] ? ibuf_sideeffect : io_is_sideeffects_r; // @[lsu_bus_buffer.scala 436:51] + wire _T_3491 = ibuf_drainvec_vld[2] ? ibuf_sideeffect : io_is_sideeffects_r; // @[lsu_bus_buffer.scala 436:51] + wire _T_3493 = ibuf_drainvec_vld[3] ? ibuf_sideeffect : io_is_sideeffects_r; // @[lsu_bus_buffer.scala 436:51] + wire [3:0] buf_sideeffect_in = {_T_3493,_T_3491,_T_3489,_T_3487}; // @[Cat.scala 29:58] + wire _T_3498 = ibuf_drainvec_vld[0] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[lsu_bus_buffer.scala 437:47] + wire _T_3500 = ibuf_drainvec_vld[1] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[lsu_bus_buffer.scala 437:47] + wire _T_3502 = ibuf_drainvec_vld[2] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[lsu_bus_buffer.scala 437:47] + wire _T_3504 = ibuf_drainvec_vld[3] ? ibuf_unsign : io_lsu_pkt_r_bits_unsign; // @[lsu_bus_buffer.scala 437:47] + wire [3:0] buf_unsign_in = {_T_3504,_T_3502,_T_3500,_T_3498}; // @[Cat.scala 29:58] + wire _T_3521 = ibuf_drainvec_vld[0] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[lsu_bus_buffer.scala 439:46] + wire _T_3523 = ibuf_drainvec_vld[1] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[lsu_bus_buffer.scala 439:46] + wire _T_3525 = ibuf_drainvec_vld[2] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[lsu_bus_buffer.scala 439:46] + wire _T_3527 = ibuf_drainvec_vld[3] ? ibuf_write : io_lsu_pkt_r_bits_store; // @[lsu_bus_buffer.scala 439:46] + wire [3:0] buf_write_in = {_T_3527,_T_3525,_T_3523,_T_3521}; // @[Cat.scala 29:58] + wire _T_3560 = obuf_nosend & bus_rsp_read; // @[lsu_bus_buffer.scala 459:89] + wire _T_3562 = _T_3560 & _T_1349; // @[lsu_bus_buffer.scala 459:104] + wire _T_3575 = buf_state_en_0 & _T_3645; // @[lsu_bus_buffer.scala 464:44] + wire _T_3576 = _T_3575 & obuf_nosend; // @[lsu_bus_buffer.scala 464:60] + wire _T_3578 = _T_3576 & _T_2594; // @[lsu_bus_buffer.scala 464:74] + wire _T_3581 = _T_3571 & obuf_nosend; // @[lsu_bus_buffer.scala 466:67] + wire _T_3582 = _T_3581 & bus_rsp_read; // @[lsu_bus_buffer.scala 466:81] + wire _T_4841 = io_lsu_axi_r_bits_resp != 2'h0; // @[lsu_bus_buffer.scala 576:64] + wire bus_rsp_read_error = bus_rsp_read & _T_4841; // @[lsu_bus_buffer.scala 576:38] + wire _T_3585 = _T_3581 & bus_rsp_read_error; // @[lsu_bus_buffer.scala 467:82] + wire _T_3659 = bus_rsp_read_error & _T_3638; // @[lsu_bus_buffer.scala 482:91] + wire _T_3661 = bus_rsp_read_error & buf_ldfwd[0]; // @[lsu_bus_buffer.scala 483:31] + wire _T_3663 = _T_3661 & _T_3640; // @[lsu_bus_buffer.scala 483:46] + wire _T_3664 = _T_3659 | _T_3663; // @[lsu_bus_buffer.scala 482:143] + wire _T_4839 = io_lsu_axi_b_bits_resp != 2'h0; // @[lsu_bus_buffer.scala 575:66] + wire bus_rsp_write_error = bus_rsp_write & _T_4839; // @[lsu_bus_buffer.scala 575:40] + wire _T_3666 = bus_rsp_write_error & _T_3636; // @[lsu_bus_buffer.scala 484:33] + wire _T_3667 = _T_3664 | _T_3666; // @[lsu_bus_buffer.scala 483:88] + wire _T_3668 = _T_3571 & _T_3667; // @[lsu_bus_buffer.scala 482:68] + wire _GEN_56 = _T_3592 & _T_3668; // @[Conditional.scala 39:67] + wire _GEN_69 = _T_3558 ? _T_3585 : _GEN_56; // @[Conditional.scala 39:67] + wire _GEN_82 = _T_3554 ? 1'h0 : _GEN_69; // @[Conditional.scala 39:67] + wire buf_error_en_0 = _T_3531 ? 1'h0 : _GEN_82; // @[Conditional.scala 40:58] + wire _T_3594 = ~bus_rsp_write_error; // @[lsu_bus_buffer.scala 472:75] + wire _T_3595 = buf_write[0] & _T_3594; // @[lsu_bus_buffer.scala 472:73] + wire _T_3596 = io_dec_tlu_force_halt | _T_3595; // @[lsu_bus_buffer.scala 472:57] + wire _T_3598 = ~buf_samedw_0; // @[lsu_bus_buffer.scala 473:30] + wire _T_3599 = buf_dual_0 & _T_3598; // @[lsu_bus_buffer.scala 473:28] + wire _T_3602 = _T_3599 & _T_3645; // @[lsu_bus_buffer.scala 473:45] + wire [2:0] _GEN_29 = 2'h1 == buf_dualtag_0 ? buf_state_1 : buf_state_0; // @[lsu_bus_buffer.scala 473:90] + wire [2:0] _GEN_30 = 2'h2 == buf_dualtag_0 ? buf_state_2 : _GEN_29; // @[lsu_bus_buffer.scala 473:90] + wire [2:0] _GEN_31 = 2'h3 == buf_dualtag_0 ? buf_state_3 : _GEN_30; // @[lsu_bus_buffer.scala 473:90] + wire _T_3603 = _GEN_31 != 3'h4; // @[lsu_bus_buffer.scala 473:90] + wire _T_3604 = _T_3602 & _T_3603; // @[lsu_bus_buffer.scala 473:61] + wire _T_4489 = _T_2717 | _T_2714; // @[lsu_bus_buffer.scala 536:93] + wire _T_4490 = _T_4489 | _T_2711; // @[lsu_bus_buffer.scala 536:93] + wire any_done_wait_state = _T_4490 | _T_2708; // @[lsu_bus_buffer.scala 536:93] + wire _T_3606 = buf_ldfwd[0] | any_done_wait_state; // @[lsu_bus_buffer.scala 474:31] + wire _T_3612 = buf_dualtag_0 == 2'h0; // @[lsu_bus_buffer.scala 61:118] + wire _T_3614 = buf_dualtag_0 == 2'h1; // @[lsu_bus_buffer.scala 61:118] + wire _T_3616 = buf_dualtag_0 == 2'h2; // @[lsu_bus_buffer.scala 61:118] + wire _T_3618 = buf_dualtag_0 == 2'h3; // @[lsu_bus_buffer.scala 61:118] + wire _T_3620 = _T_3612 & buf_ldfwd[0]; // @[Mux.scala 27:72] + wire _T_3621 = _T_3614 & buf_ldfwd[1]; // @[Mux.scala 27:72] + wire _T_3622 = _T_3616 & buf_ldfwd[2]; // @[Mux.scala 27:72] + wire _T_3623 = _T_3618 & buf_ldfwd[3]; // @[Mux.scala 27:72] + wire _T_3624 = _T_3620 | _T_3621; // @[Mux.scala 27:72] + wire _T_3625 = _T_3624 | _T_3622; // @[Mux.scala 27:72] + wire _T_3626 = _T_3625 | _T_3623; // @[Mux.scala 27:72] + wire _T_3628 = _T_3602 & _T_3626; // @[lsu_bus_buffer.scala 474:101] + wire _T_3629 = _GEN_31 == 3'h4; // @[lsu_bus_buffer.scala 474:167] + wire _T_3630 = _T_3628 & _T_3629; // @[lsu_bus_buffer.scala 474:138] + wire _T_3631 = _T_3630 & any_done_wait_state; // @[lsu_bus_buffer.scala 474:187] + wire _T_3632 = _T_3606 | _T_3631; // @[lsu_bus_buffer.scala 474:53] + wire _T_3655 = buf_state_bus_en_0 & bus_rsp_read; // @[lsu_bus_buffer.scala 481:47] + wire _T_3656 = _T_3655 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 481:62] + wire _T_3669 = ~buf_error_en_0; // @[lsu_bus_buffer.scala 485:50] + wire _T_3670 = buf_state_en_0 & _T_3669; // @[lsu_bus_buffer.scala 485:48] + wire _T_3682 = buf_ldfwd[0] | _T_3687[0]; // @[lsu_bus_buffer.scala 490:90] + wire _T_3683 = _T_3682 | any_done_wait_state; // @[lsu_bus_buffer.scala 490:118] + wire _GEN_39 = _T_3703 ? buf_state_en_0 : io_dec_tlu_force_halt; // @[Conditional.scala 39:67] + wire _GEN_43 = _T_3695 ? io_dec_tlu_force_halt : _T_3703; // @[Conditional.scala 39:67] + wire _GEN_44 = _T_3695 ? io_dec_tlu_force_halt : _GEN_39; // @[Conditional.scala 39:67] + wire _GEN_49 = _T_3677 ? io_dec_tlu_force_halt : _GEN_43; // @[Conditional.scala 39:67] + wire _GEN_50 = _T_3677 ? io_dec_tlu_force_halt : _GEN_44; // @[Conditional.scala 39:67] + wire _GEN_55 = _T_3592 & _T_3656; // @[Conditional.scala 39:67] + wire _GEN_59 = _T_3592 ? io_dec_tlu_force_halt : _GEN_49; // @[Conditional.scala 39:67] + wire _GEN_60 = _T_3592 ? io_dec_tlu_force_halt : _GEN_50; // @[Conditional.scala 39:67] + wire _GEN_66 = _T_3558 ? _T_3578 : _GEN_60; // @[Conditional.scala 39:67] + wire _GEN_68 = _T_3558 ? _T_3582 : _GEN_55; // @[Conditional.scala 39:67] + wire _GEN_71 = _T_3558 ? io_dec_tlu_force_halt : _GEN_59; // @[Conditional.scala 39:67] + wire _GEN_76 = _T_3554 ? io_dec_tlu_force_halt : _GEN_71; // @[Conditional.scala 39:67] + wire _GEN_79 = _T_3554 ? io_dec_tlu_force_halt : _GEN_66; // @[Conditional.scala 39:67] + wire _GEN_81 = _T_3554 ? 1'h0 : _GEN_68; // @[Conditional.scala 39:67] + wire buf_wr_en_0 = _T_3531 & buf_state_en_0; // @[Conditional.scala 40:58] + wire buf_data_en_0 = _T_3531 ? buf_state_en_0 : _GEN_81; // @[Conditional.scala 40:58] + wire buf_rst_0 = _T_3531 ? io_dec_tlu_force_halt : _GEN_76; // @[Conditional.scala 40:58] + wire buf_ldfwd_en_0 = _T_3531 ? io_dec_tlu_force_halt : _GEN_79; // @[Conditional.scala 40:58] + wire _T_3766 = buf_state_en_1 & _T_3836; // @[lsu_bus_buffer.scala 464:44] + wire _T_3767 = _T_3766 & obuf_nosend; // @[lsu_bus_buffer.scala 464:60] + wire _T_3769 = _T_3767 & _T_2594; // @[lsu_bus_buffer.scala 464:74] + wire _T_3772 = _T_3762 & obuf_nosend; // @[lsu_bus_buffer.scala 466:67] + wire _T_3773 = _T_3772 & bus_rsp_read; // @[lsu_bus_buffer.scala 466:81] + wire _T_3776 = _T_3772 & bus_rsp_read_error; // @[lsu_bus_buffer.scala 467:82] + wire _T_3850 = bus_rsp_read_error & _T_3829; // @[lsu_bus_buffer.scala 482:91] + wire _T_3852 = bus_rsp_read_error & buf_ldfwd[1]; // @[lsu_bus_buffer.scala 483:31] + wire _T_3854 = _T_3852 & _T_3831; // @[lsu_bus_buffer.scala 483:46] + wire _T_3855 = _T_3850 | _T_3854; // @[lsu_bus_buffer.scala 482:143] + wire _T_3857 = bus_rsp_write_error & _T_3827; // @[lsu_bus_buffer.scala 484:33] + wire _T_3858 = _T_3855 | _T_3857; // @[lsu_bus_buffer.scala 483:88] + wire _T_3859 = _T_3762 & _T_3858; // @[lsu_bus_buffer.scala 482:68] + wire _GEN_132 = _T_3783 & _T_3859; // @[Conditional.scala 39:67] + wire _GEN_145 = _T_3749 ? _T_3776 : _GEN_132; // @[Conditional.scala 39:67] + wire _GEN_158 = _T_3745 ? 1'h0 : _GEN_145; // @[Conditional.scala 39:67] + wire buf_error_en_1 = _T_3722 ? 1'h0 : _GEN_158; // @[Conditional.scala 40:58] + wire _T_3786 = buf_write[1] & _T_3594; // @[lsu_bus_buffer.scala 472:73] + wire _T_3787 = io_dec_tlu_force_halt | _T_3786; // @[lsu_bus_buffer.scala 472:57] + wire _T_3789 = ~buf_samedw_1; // @[lsu_bus_buffer.scala 473:30] + wire _T_3790 = buf_dual_1 & _T_3789; // @[lsu_bus_buffer.scala 473:28] + wire _T_3793 = _T_3790 & _T_3836; // @[lsu_bus_buffer.scala 473:45] + wire [2:0] _GEN_105 = 2'h1 == buf_dualtag_1 ? buf_state_1 : buf_state_0; // @[lsu_bus_buffer.scala 473:90] + wire [2:0] _GEN_106 = 2'h2 == buf_dualtag_1 ? buf_state_2 : _GEN_105; // @[lsu_bus_buffer.scala 473:90] + wire [2:0] _GEN_107 = 2'h3 == buf_dualtag_1 ? buf_state_3 : _GEN_106; // @[lsu_bus_buffer.scala 473:90] + wire _T_3794 = _GEN_107 != 3'h4; // @[lsu_bus_buffer.scala 473:90] + wire _T_3795 = _T_3793 & _T_3794; // @[lsu_bus_buffer.scala 473:61] + wire _T_3797 = buf_ldfwd[1] | any_done_wait_state; // @[lsu_bus_buffer.scala 474:31] + wire _T_3803 = buf_dualtag_1 == 2'h0; // @[lsu_bus_buffer.scala 61:118] + wire _T_3805 = buf_dualtag_1 == 2'h1; // @[lsu_bus_buffer.scala 61:118] + wire _T_3807 = buf_dualtag_1 == 2'h2; // @[lsu_bus_buffer.scala 61:118] + wire _T_3809 = buf_dualtag_1 == 2'h3; // @[lsu_bus_buffer.scala 61:118] + wire _T_3811 = _T_3803 & buf_ldfwd[0]; // @[Mux.scala 27:72] + wire _T_3812 = _T_3805 & buf_ldfwd[1]; // @[Mux.scala 27:72] + wire _T_3813 = _T_3807 & buf_ldfwd[2]; // @[Mux.scala 27:72] + wire _T_3814 = _T_3809 & buf_ldfwd[3]; // @[Mux.scala 27:72] + wire _T_3815 = _T_3811 | _T_3812; // @[Mux.scala 27:72] + wire _T_3816 = _T_3815 | _T_3813; // @[Mux.scala 27:72] + wire _T_3817 = _T_3816 | _T_3814; // @[Mux.scala 27:72] + wire _T_3819 = _T_3793 & _T_3817; // @[lsu_bus_buffer.scala 474:101] + wire _T_3820 = _GEN_107 == 3'h4; // @[lsu_bus_buffer.scala 474:167] + wire _T_3821 = _T_3819 & _T_3820; // @[lsu_bus_buffer.scala 474:138] + wire _T_3822 = _T_3821 & any_done_wait_state; // @[lsu_bus_buffer.scala 474:187] + wire _T_3823 = _T_3797 | _T_3822; // @[lsu_bus_buffer.scala 474:53] + wire _T_3846 = buf_state_bus_en_1 & bus_rsp_read; // @[lsu_bus_buffer.scala 481:47] + wire _T_3847 = _T_3846 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 481:62] + wire _T_3860 = ~buf_error_en_1; // @[lsu_bus_buffer.scala 485:50] + wire _T_3861 = buf_state_en_1 & _T_3860; // @[lsu_bus_buffer.scala 485:48] + wire _T_3873 = buf_ldfwd[1] | _T_3878[0]; // @[lsu_bus_buffer.scala 490:90] + wire _T_3874 = _T_3873 | any_done_wait_state; // @[lsu_bus_buffer.scala 490:118] + wire _GEN_115 = _T_3894 ? buf_state_en_1 : io_dec_tlu_force_halt; // @[Conditional.scala 39:67] + wire _GEN_119 = _T_3886 ? io_dec_tlu_force_halt : _T_3894; // @[Conditional.scala 39:67] + wire _GEN_120 = _T_3886 ? io_dec_tlu_force_halt : _GEN_115; // @[Conditional.scala 39:67] + wire _GEN_125 = _T_3868 ? io_dec_tlu_force_halt : _GEN_119; // @[Conditional.scala 39:67] + wire _GEN_126 = _T_3868 ? io_dec_tlu_force_halt : _GEN_120; // @[Conditional.scala 39:67] + wire _GEN_131 = _T_3783 & _T_3847; // @[Conditional.scala 39:67] + wire _GEN_135 = _T_3783 ? io_dec_tlu_force_halt : _GEN_125; // @[Conditional.scala 39:67] + wire _GEN_136 = _T_3783 ? io_dec_tlu_force_halt : _GEN_126; // @[Conditional.scala 39:67] + wire _GEN_142 = _T_3749 ? _T_3769 : _GEN_136; // @[Conditional.scala 39:67] + wire _GEN_144 = _T_3749 ? _T_3773 : _GEN_131; // @[Conditional.scala 39:67] + wire _GEN_147 = _T_3749 ? io_dec_tlu_force_halt : _GEN_135; // @[Conditional.scala 39:67] + wire _GEN_152 = _T_3745 ? io_dec_tlu_force_halt : _GEN_147; // @[Conditional.scala 39:67] + wire _GEN_155 = _T_3745 ? io_dec_tlu_force_halt : _GEN_142; // @[Conditional.scala 39:67] + wire _GEN_157 = _T_3745 ? 1'h0 : _GEN_144; // @[Conditional.scala 39:67] + wire buf_wr_en_1 = _T_3722 & buf_state_en_1; // @[Conditional.scala 40:58] + wire buf_data_en_1 = _T_3722 ? buf_state_en_1 : _GEN_157; // @[Conditional.scala 40:58] + wire buf_rst_1 = _T_3722 ? io_dec_tlu_force_halt : _GEN_152; // @[Conditional.scala 40:58] + wire buf_ldfwd_en_1 = _T_3722 ? io_dec_tlu_force_halt : _GEN_155; // @[Conditional.scala 40:58] + wire _T_3957 = buf_state_en_2 & _T_4027; // @[lsu_bus_buffer.scala 464:44] + wire _T_3958 = _T_3957 & obuf_nosend; // @[lsu_bus_buffer.scala 464:60] + wire _T_3960 = _T_3958 & _T_2594; // @[lsu_bus_buffer.scala 464:74] + wire _T_3963 = _T_3953 & obuf_nosend; // @[lsu_bus_buffer.scala 466:67] + wire _T_3964 = _T_3963 & bus_rsp_read; // @[lsu_bus_buffer.scala 466:81] + wire _T_3967 = _T_3963 & bus_rsp_read_error; // @[lsu_bus_buffer.scala 467:82] + wire _T_4041 = bus_rsp_read_error & _T_4020; // @[lsu_bus_buffer.scala 482:91] + wire _T_4043 = bus_rsp_read_error & buf_ldfwd[2]; // @[lsu_bus_buffer.scala 483:31] + wire _T_4045 = _T_4043 & _T_4022; // @[lsu_bus_buffer.scala 483:46] + wire _T_4046 = _T_4041 | _T_4045; // @[lsu_bus_buffer.scala 482:143] + wire _T_4048 = bus_rsp_write_error & _T_4018; // @[lsu_bus_buffer.scala 484:33] + wire _T_4049 = _T_4046 | _T_4048; // @[lsu_bus_buffer.scala 483:88] + wire _T_4050 = _T_3953 & _T_4049; // @[lsu_bus_buffer.scala 482:68] + wire _GEN_208 = _T_3974 & _T_4050; // @[Conditional.scala 39:67] + wire _GEN_221 = _T_3940 ? _T_3967 : _GEN_208; // @[Conditional.scala 39:67] + wire _GEN_234 = _T_3936 ? 1'h0 : _GEN_221; // @[Conditional.scala 39:67] + wire buf_error_en_2 = _T_3913 ? 1'h0 : _GEN_234; // @[Conditional.scala 40:58] + wire _T_3977 = buf_write[2] & _T_3594; // @[lsu_bus_buffer.scala 472:73] + wire _T_3978 = io_dec_tlu_force_halt | _T_3977; // @[lsu_bus_buffer.scala 472:57] + wire _T_3980 = ~buf_samedw_2; // @[lsu_bus_buffer.scala 473:30] + wire _T_3981 = buf_dual_2 & _T_3980; // @[lsu_bus_buffer.scala 473:28] + wire _T_3984 = _T_3981 & _T_4027; // @[lsu_bus_buffer.scala 473:45] + wire [2:0] _GEN_181 = 2'h1 == buf_dualtag_2 ? buf_state_1 : buf_state_0; // @[lsu_bus_buffer.scala 473:90] + wire [2:0] _GEN_182 = 2'h2 == buf_dualtag_2 ? buf_state_2 : _GEN_181; // @[lsu_bus_buffer.scala 473:90] + wire [2:0] _GEN_183 = 2'h3 == buf_dualtag_2 ? buf_state_3 : _GEN_182; // @[lsu_bus_buffer.scala 473:90] + wire _T_3985 = _GEN_183 != 3'h4; // @[lsu_bus_buffer.scala 473:90] + wire _T_3986 = _T_3984 & _T_3985; // @[lsu_bus_buffer.scala 473:61] + wire _T_3988 = buf_ldfwd[2] | any_done_wait_state; // @[lsu_bus_buffer.scala 474:31] + wire _T_3994 = buf_dualtag_2 == 2'h0; // @[lsu_bus_buffer.scala 61:118] + wire _T_3996 = buf_dualtag_2 == 2'h1; // @[lsu_bus_buffer.scala 61:118] + wire _T_3998 = buf_dualtag_2 == 2'h2; // @[lsu_bus_buffer.scala 61:118] + wire _T_4000 = buf_dualtag_2 == 2'h3; // @[lsu_bus_buffer.scala 61:118] + wire _T_4002 = _T_3994 & buf_ldfwd[0]; // @[Mux.scala 27:72] + wire _T_4003 = _T_3996 & buf_ldfwd[1]; // @[Mux.scala 27:72] + wire _T_4004 = _T_3998 & buf_ldfwd[2]; // @[Mux.scala 27:72] + wire _T_4005 = _T_4000 & buf_ldfwd[3]; // @[Mux.scala 27:72] + wire _T_4006 = _T_4002 | _T_4003; // @[Mux.scala 27:72] + wire _T_4007 = _T_4006 | _T_4004; // @[Mux.scala 27:72] + wire _T_4008 = _T_4007 | _T_4005; // @[Mux.scala 27:72] + wire _T_4010 = _T_3984 & _T_4008; // @[lsu_bus_buffer.scala 474:101] + wire _T_4011 = _GEN_183 == 3'h4; // @[lsu_bus_buffer.scala 474:167] + wire _T_4012 = _T_4010 & _T_4011; // @[lsu_bus_buffer.scala 474:138] + wire _T_4013 = _T_4012 & any_done_wait_state; // @[lsu_bus_buffer.scala 474:187] + wire _T_4014 = _T_3988 | _T_4013; // @[lsu_bus_buffer.scala 474:53] + wire _T_4037 = buf_state_bus_en_2 & bus_rsp_read; // @[lsu_bus_buffer.scala 481:47] + wire _T_4038 = _T_4037 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 481:62] + wire _T_4051 = ~buf_error_en_2; // @[lsu_bus_buffer.scala 485:50] + wire _T_4052 = buf_state_en_2 & _T_4051; // @[lsu_bus_buffer.scala 485:48] + wire _T_4064 = buf_ldfwd[2] | _T_4069[0]; // @[lsu_bus_buffer.scala 490:90] + wire _T_4065 = _T_4064 | any_done_wait_state; // @[lsu_bus_buffer.scala 490:118] + wire _GEN_191 = _T_4085 ? buf_state_en_2 : io_dec_tlu_force_halt; // @[Conditional.scala 39:67] + wire _GEN_195 = _T_4077 ? io_dec_tlu_force_halt : _T_4085; // @[Conditional.scala 39:67] + wire _GEN_196 = _T_4077 ? io_dec_tlu_force_halt : _GEN_191; // @[Conditional.scala 39:67] + wire _GEN_201 = _T_4059 ? io_dec_tlu_force_halt : _GEN_195; // @[Conditional.scala 39:67] + wire _GEN_202 = _T_4059 ? io_dec_tlu_force_halt : _GEN_196; // @[Conditional.scala 39:67] + wire _GEN_207 = _T_3974 & _T_4038; // @[Conditional.scala 39:67] + wire _GEN_211 = _T_3974 ? io_dec_tlu_force_halt : _GEN_201; // @[Conditional.scala 39:67] + wire _GEN_212 = _T_3974 ? io_dec_tlu_force_halt : _GEN_202; // @[Conditional.scala 39:67] + wire _GEN_218 = _T_3940 ? _T_3960 : _GEN_212; // @[Conditional.scala 39:67] + wire _GEN_220 = _T_3940 ? _T_3964 : _GEN_207; // @[Conditional.scala 39:67] + wire _GEN_223 = _T_3940 ? io_dec_tlu_force_halt : _GEN_211; // @[Conditional.scala 39:67] + wire _GEN_228 = _T_3936 ? io_dec_tlu_force_halt : _GEN_223; // @[Conditional.scala 39:67] + wire _GEN_231 = _T_3936 ? io_dec_tlu_force_halt : _GEN_218; // @[Conditional.scala 39:67] + wire _GEN_233 = _T_3936 ? 1'h0 : _GEN_220; // @[Conditional.scala 39:67] + wire buf_wr_en_2 = _T_3913 & buf_state_en_2; // @[Conditional.scala 40:58] + wire buf_data_en_2 = _T_3913 ? buf_state_en_2 : _GEN_233; // @[Conditional.scala 40:58] + wire buf_rst_2 = _T_3913 ? io_dec_tlu_force_halt : _GEN_228; // @[Conditional.scala 40:58] + wire buf_ldfwd_en_2 = _T_3913 ? io_dec_tlu_force_halt : _GEN_231; // @[Conditional.scala 40:58] + wire _T_4148 = buf_state_en_3 & _T_4218; // @[lsu_bus_buffer.scala 464:44] + wire _T_4149 = _T_4148 & obuf_nosend; // @[lsu_bus_buffer.scala 464:60] + wire _T_4151 = _T_4149 & _T_2594; // @[lsu_bus_buffer.scala 464:74] + wire _T_4154 = _T_4144 & obuf_nosend; // @[lsu_bus_buffer.scala 466:67] + wire _T_4155 = _T_4154 & bus_rsp_read; // @[lsu_bus_buffer.scala 466:81] + wire _T_4158 = _T_4154 & bus_rsp_read_error; // @[lsu_bus_buffer.scala 467:82] + wire _T_4232 = bus_rsp_read_error & _T_4211; // @[lsu_bus_buffer.scala 482:91] + wire _T_4234 = bus_rsp_read_error & buf_ldfwd[3]; // @[lsu_bus_buffer.scala 483:31] + wire _T_4236 = _T_4234 & _T_4213; // @[lsu_bus_buffer.scala 483:46] + wire _T_4237 = _T_4232 | _T_4236; // @[lsu_bus_buffer.scala 482:143] + wire _T_4239 = bus_rsp_write_error & _T_4209; // @[lsu_bus_buffer.scala 484:33] + wire _T_4240 = _T_4237 | _T_4239; // @[lsu_bus_buffer.scala 483:88] + wire _T_4241 = _T_4144 & _T_4240; // @[lsu_bus_buffer.scala 482:68] + wire _GEN_284 = _T_4165 & _T_4241; // @[Conditional.scala 39:67] + wire _GEN_297 = _T_4131 ? _T_4158 : _GEN_284; // @[Conditional.scala 39:67] + wire _GEN_310 = _T_4127 ? 1'h0 : _GEN_297; // @[Conditional.scala 39:67] + wire buf_error_en_3 = _T_4104 ? 1'h0 : _GEN_310; // @[Conditional.scala 40:58] + wire _T_4168 = buf_write[3] & _T_3594; // @[lsu_bus_buffer.scala 472:73] + wire _T_4169 = io_dec_tlu_force_halt | _T_4168; // @[lsu_bus_buffer.scala 472:57] + wire _T_4171 = ~buf_samedw_3; // @[lsu_bus_buffer.scala 473:30] + wire _T_4172 = buf_dual_3 & _T_4171; // @[lsu_bus_buffer.scala 473:28] + wire _T_4175 = _T_4172 & _T_4218; // @[lsu_bus_buffer.scala 473:45] + wire [2:0] _GEN_257 = 2'h1 == buf_dualtag_3 ? buf_state_1 : buf_state_0; // @[lsu_bus_buffer.scala 473:90] + wire [2:0] _GEN_258 = 2'h2 == buf_dualtag_3 ? buf_state_2 : _GEN_257; // @[lsu_bus_buffer.scala 473:90] + wire [2:0] _GEN_259 = 2'h3 == buf_dualtag_3 ? buf_state_3 : _GEN_258; // @[lsu_bus_buffer.scala 473:90] + wire _T_4176 = _GEN_259 != 3'h4; // @[lsu_bus_buffer.scala 473:90] + wire _T_4177 = _T_4175 & _T_4176; // @[lsu_bus_buffer.scala 473:61] + wire _T_4179 = buf_ldfwd[3] | any_done_wait_state; // @[lsu_bus_buffer.scala 474:31] + wire _T_4185 = buf_dualtag_3 == 2'h0; // @[lsu_bus_buffer.scala 61:118] + wire _T_4187 = buf_dualtag_3 == 2'h1; // @[lsu_bus_buffer.scala 61:118] + wire _T_4189 = buf_dualtag_3 == 2'h2; // @[lsu_bus_buffer.scala 61:118] + wire _T_4191 = buf_dualtag_3 == 2'h3; // @[lsu_bus_buffer.scala 61:118] + wire _T_4193 = _T_4185 & buf_ldfwd[0]; // @[Mux.scala 27:72] + wire _T_4194 = _T_4187 & buf_ldfwd[1]; // @[Mux.scala 27:72] + wire _T_4195 = _T_4189 & buf_ldfwd[2]; // @[Mux.scala 27:72] + wire _T_4196 = _T_4191 & buf_ldfwd[3]; // @[Mux.scala 27:72] + wire _T_4197 = _T_4193 | _T_4194; // @[Mux.scala 27:72] + wire _T_4198 = _T_4197 | _T_4195; // @[Mux.scala 27:72] + wire _T_4199 = _T_4198 | _T_4196; // @[Mux.scala 27:72] + wire _T_4201 = _T_4175 & _T_4199; // @[lsu_bus_buffer.scala 474:101] + wire _T_4202 = _GEN_259 == 3'h4; // @[lsu_bus_buffer.scala 474:167] + wire _T_4203 = _T_4201 & _T_4202; // @[lsu_bus_buffer.scala 474:138] + wire _T_4204 = _T_4203 & any_done_wait_state; // @[lsu_bus_buffer.scala 474:187] + wire _T_4205 = _T_4179 | _T_4204; // @[lsu_bus_buffer.scala 474:53] + wire _T_4228 = buf_state_bus_en_3 & bus_rsp_read; // @[lsu_bus_buffer.scala 481:47] + wire _T_4229 = _T_4228 & io_lsu_bus_clk_en; // @[lsu_bus_buffer.scala 481:62] + wire _T_4242 = ~buf_error_en_3; // @[lsu_bus_buffer.scala 485:50] + wire _T_4243 = buf_state_en_3 & _T_4242; // @[lsu_bus_buffer.scala 485:48] + wire _T_4255 = buf_ldfwd[3] | _T_4260[0]; // @[lsu_bus_buffer.scala 490:90] + wire _T_4256 = _T_4255 | any_done_wait_state; // @[lsu_bus_buffer.scala 490:118] + wire _GEN_267 = _T_4276 ? buf_state_en_3 : io_dec_tlu_force_halt; // @[Conditional.scala 39:67] + wire _GEN_271 = _T_4268 ? io_dec_tlu_force_halt : _T_4276; // @[Conditional.scala 39:67] + wire _GEN_272 = _T_4268 ? io_dec_tlu_force_halt : _GEN_267; // @[Conditional.scala 39:67] + wire _GEN_277 = _T_4250 ? io_dec_tlu_force_halt : _GEN_271; // @[Conditional.scala 39:67] + wire _GEN_278 = _T_4250 ? io_dec_tlu_force_halt : _GEN_272; // @[Conditional.scala 39:67] + wire _GEN_283 = _T_4165 & _T_4229; // @[Conditional.scala 39:67] + wire _GEN_287 = _T_4165 ? io_dec_tlu_force_halt : _GEN_277; // @[Conditional.scala 39:67] + wire _GEN_288 = _T_4165 ? io_dec_tlu_force_halt : _GEN_278; // @[Conditional.scala 39:67] + wire _GEN_294 = _T_4131 ? _T_4151 : _GEN_288; // @[Conditional.scala 39:67] + wire _GEN_296 = _T_4131 ? _T_4155 : _GEN_283; // @[Conditional.scala 39:67] + wire _GEN_299 = _T_4131 ? io_dec_tlu_force_halt : _GEN_287; // @[Conditional.scala 39:67] + wire _GEN_304 = _T_4127 ? io_dec_tlu_force_halt : _GEN_299; // @[Conditional.scala 39:67] + wire _GEN_307 = _T_4127 ? io_dec_tlu_force_halt : _GEN_294; // @[Conditional.scala 39:67] + wire _GEN_309 = _T_4127 ? 1'h0 : _GEN_296; // @[Conditional.scala 39:67] + wire buf_wr_en_3 = _T_4104 & buf_state_en_3; // @[Conditional.scala 40:58] + wire buf_data_en_3 = _T_4104 ? buf_state_en_3 : _GEN_309; // @[Conditional.scala 40:58] + wire buf_rst_3 = _T_4104 ? io_dec_tlu_force_halt : _GEN_304; // @[Conditional.scala 40:58] + wire buf_ldfwd_en_3 = _T_4104 ? io_dec_tlu_force_halt : _GEN_307; // @[Conditional.scala 40:58] + reg _T_4331; // @[Reg.scala 27:20] + reg _T_4334; // @[Reg.scala 27:20] + reg _T_4337; // @[Reg.scala 27:20] + reg _T_4340; // @[Reg.scala 27:20] + wire [3:0] buf_unsign = {_T_4340,_T_4337,_T_4334,_T_4331}; // @[Cat.scala 29:58] + wire _T_4387 = ~buf_rst_0; // @[lsu_bus_buffer.scala 531:81] + reg _T_4406; // @[lsu_bus_buffer.scala 531:80] + reg _T_4401; // @[lsu_bus_buffer.scala 531:80] + reg _T_4396; // @[lsu_bus_buffer.scala 531:80] + reg _T_4391; // @[lsu_bus_buffer.scala 531:80] + wire [3:0] buf_error = {_T_4406,_T_4401,_T_4396,_T_4391}; // @[Cat.scala 29:58] + wire _T_4389 = buf_error_en_0 | buf_error[0]; // @[lsu_bus_buffer.scala 531:98] + wire _T_4392 = ~buf_rst_1; // @[lsu_bus_buffer.scala 531:81] + wire _T_4394 = buf_error_en_1 | buf_error[1]; // @[lsu_bus_buffer.scala 531:98] + wire _T_4397 = ~buf_rst_2; // @[lsu_bus_buffer.scala 531:81] + wire _T_4399 = buf_error_en_2 | buf_error[2]; // @[lsu_bus_buffer.scala 531:98] + wire _T_4402 = ~buf_rst_3; // @[lsu_bus_buffer.scala 531:81] + wire _T_4404 = buf_error_en_3 | buf_error[3]; // @[lsu_bus_buffer.scala 531:98] + wire [1:0] _T_4410 = {io_lsu_busreq_m,1'h0}; // @[Cat.scala 29:58] + wire [1:0] _T_4411 = io_ldst_dual_m ? _T_4410 : {{1'd0}, io_lsu_busreq_m}; // @[lsu_bus_buffer.scala 532:28] + wire [1:0] _T_4412 = {io_lsu_busreq_r,1'h0}; // @[Cat.scala 29:58] + wire [1:0] _T_4413 = io_ldst_dual_r ? _T_4412 : {{1'd0}, io_lsu_busreq_r}; // @[lsu_bus_buffer.scala 532:94] + wire [2:0] _T_4414 = _T_4411 + _T_4413; // @[lsu_bus_buffer.scala 532:88] + wire [2:0] _GEN_406 = {{2'd0}, ibuf_valid}; // @[lsu_bus_buffer.scala 532:154] + wire [3:0] _T_4415 = _T_4414 + _GEN_406; // @[lsu_bus_buffer.scala 532:154] + wire [1:0] _T_4420 = _T_5 + _T_12; // @[lsu_bus_buffer.scala 532:217] + wire [1:0] _GEN_407 = {{1'd0}, _T_19}; // @[lsu_bus_buffer.scala 532:217] + wire [2:0] _T_4421 = _T_4420 + _GEN_407; // @[lsu_bus_buffer.scala 532:217] + wire [2:0] _GEN_408 = {{2'd0}, _T_26}; // @[lsu_bus_buffer.scala 532:217] + wire [3:0] _T_4422 = _T_4421 + _GEN_408; // @[lsu_bus_buffer.scala 532:217] + wire [3:0] buf_numvld_any = _T_4415 + _T_4422; // @[lsu_bus_buffer.scala 532:169] + wire _T_4493 = io_ldst_dual_d & io_dec_lsu_valid_raw_d; // @[lsu_bus_buffer.scala 538:52] + wire _T_4494 = buf_numvld_any >= 4'h3; // @[lsu_bus_buffer.scala 538:92] + wire _T_4495 = buf_numvld_any == 4'h4; // @[lsu_bus_buffer.scala 538:121] + wire _T_4497 = |buf_state_0; // @[lsu_bus_buffer.scala 539:52] + wire _T_4498 = |buf_state_1; // @[lsu_bus_buffer.scala 539:52] + wire _T_4499 = |buf_state_2; // @[lsu_bus_buffer.scala 539:52] + wire _T_4500 = |buf_state_3; // @[lsu_bus_buffer.scala 539:52] + wire _T_4501 = _T_4497 | _T_4498; // @[lsu_bus_buffer.scala 539:65] + wire _T_4502 = _T_4501 | _T_4499; // @[lsu_bus_buffer.scala 539:65] + wire _T_4503 = _T_4502 | _T_4500; // @[lsu_bus_buffer.scala 539:65] + wire _T_4504 = ~_T_4503; // @[lsu_bus_buffer.scala 539:34] + wire _T_4506 = _T_4504 & _T_852; // @[lsu_bus_buffer.scala 539:70] + wire _T_4509 = io_lsu_busreq_m & io_lsu_pkt_m_valid; // @[lsu_bus_buffer.scala 541:64] + wire _T_4510 = _T_4509 & io_lsu_pkt_m_bits_load; // @[lsu_bus_buffer.scala 541:85] + wire _T_4511 = ~io_flush_m_up; // @[lsu_bus_buffer.scala 541:112] + wire _T_4512 = _T_4510 & _T_4511; // @[lsu_bus_buffer.scala 541:110] + wire _T_4513 = ~io_ld_full_hit_m; // @[lsu_bus_buffer.scala 541:129] + wire _T_4515 = ~io_lsu_commit_r; // @[lsu_bus_buffer.scala 544:74] + reg lsu_nonblock_load_valid_r; // @[lsu_bus_buffer.scala 629:66] + wire _T_4529 = _T_2770 & _T_3645; // @[Mux.scala 27:72] + wire _T_4530 = _T_2792 & _T_3836; // @[Mux.scala 27:72] + wire _T_4531 = _T_2814 & _T_4027; // @[Mux.scala 27:72] + wire _T_4532 = _T_2836 & _T_4218; // @[Mux.scala 27:72] + wire _T_4533 = _T_4529 | _T_4530; // @[Mux.scala 27:72] + wire _T_4534 = _T_4533 | _T_4531; // @[Mux.scala 27:72] + wire lsu_nonblock_load_data_ready = _T_4534 | _T_4532; // @[Mux.scala 27:72] + wire _T_4540 = buf_error[0] & _T_3645; // @[lsu_bus_buffer.scala 547:121] + wire _T_4545 = buf_error[1] & _T_3836; // @[lsu_bus_buffer.scala 547:121] + wire _T_4550 = buf_error[2] & _T_4027; // @[lsu_bus_buffer.scala 547:121] + wire _T_4555 = buf_error[3] & _T_4218; // @[lsu_bus_buffer.scala 547:121] + wire _T_4556 = _T_2770 & _T_4540; // @[Mux.scala 27:72] + wire _T_4557 = _T_2792 & _T_4545; // @[Mux.scala 27:72] + wire _T_4558 = _T_2814 & _T_4550; // @[Mux.scala 27:72] + wire _T_4559 = _T_2836 & _T_4555; // @[Mux.scala 27:72] + wire _T_4560 = _T_4556 | _T_4557; // @[Mux.scala 27:72] + wire _T_4561 = _T_4560 | _T_4558; // @[Mux.scala 27:72] + wire _T_4568 = ~buf_dual_0; // @[lsu_bus_buffer.scala 548:121] + wire _T_4569 = ~buf_dualhi_0; // @[lsu_bus_buffer.scala 548:136] + wire _T_4570 = _T_4568 | _T_4569; // @[lsu_bus_buffer.scala 548:134] + wire _T_4571 = _T_4529 & _T_4570; // @[lsu_bus_buffer.scala 548:118] + wire _T_4576 = ~buf_dual_1; // @[lsu_bus_buffer.scala 548:121] + wire _T_4577 = ~buf_dualhi_1; // @[lsu_bus_buffer.scala 548:136] + wire _T_4578 = _T_4576 | _T_4577; // @[lsu_bus_buffer.scala 548:134] + wire _T_4579 = _T_4530 & _T_4578; // @[lsu_bus_buffer.scala 548:118] + wire _T_4584 = ~buf_dual_2; // @[lsu_bus_buffer.scala 548:121] + wire _T_4585 = ~buf_dualhi_2; // @[lsu_bus_buffer.scala 548:136] + wire _T_4586 = _T_4584 | _T_4585; // @[lsu_bus_buffer.scala 548:134] + wire _T_4587 = _T_4531 & _T_4586; // @[lsu_bus_buffer.scala 548:118] + wire _T_4592 = ~buf_dual_3; // @[lsu_bus_buffer.scala 548:121] + wire _T_4593 = ~buf_dualhi_3; // @[lsu_bus_buffer.scala 548:136] + wire _T_4594 = _T_4592 | _T_4593; // @[lsu_bus_buffer.scala 548:134] + wire _T_4595 = _T_4532 & _T_4594; // @[lsu_bus_buffer.scala 548:118] + wire [1:0] _T_4598 = _T_4587 ? 2'h2 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_4599 = _T_4595 ? 2'h3 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _GEN_409 = {{1'd0}, _T_4579}; // @[Mux.scala 27:72] + wire [1:0] _T_4601 = _GEN_409 | _T_4598; // @[Mux.scala 27:72] + wire [31:0] _T_4636 = _T_4571 ? buf_data_0 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4637 = _T_4579 ? buf_data_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4638 = _T_4587 ? buf_data_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4639 = _T_4595 ? buf_data_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4640 = _T_4636 | _T_4637; // @[Mux.scala 27:72] + wire [31:0] _T_4641 = _T_4640 | _T_4638; // @[Mux.scala 27:72] + wire [31:0] lsu_nonblock_load_data_lo = _T_4641 | _T_4639; // @[Mux.scala 27:72] + wire _T_4648 = _T_4529 & _T_3643; // @[lsu_bus_buffer.scala 550:105] + wire _T_4654 = _T_4530 & _T_3834; // @[lsu_bus_buffer.scala 550:105] + wire _T_4660 = _T_4531 & _T_4025; // @[lsu_bus_buffer.scala 550:105] + wire _T_4666 = _T_4532 & _T_4216; // @[lsu_bus_buffer.scala 550:105] + wire [31:0] _T_4667 = _T_4648 ? buf_data_0 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4668 = _T_4654 ? buf_data_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4669 = _T_4660 ? buf_data_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4670 = _T_4666 ? buf_data_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4671 = _T_4667 | _T_4668; // @[Mux.scala 27:72] + wire [31:0] _T_4672 = _T_4671 | _T_4669; // @[Mux.scala 27:72] + wire [31:0] lsu_nonblock_load_data_hi = _T_4672 | _T_4670; // @[Mux.scala 27:72] + wire _T_4674 = io_dctl_busbuff_lsu_nonblock_load_data_tag == 2'h0; // @[lsu_bus_buffer.scala 62:123] + wire _T_4675 = io_dctl_busbuff_lsu_nonblock_load_data_tag == 2'h1; // @[lsu_bus_buffer.scala 62:123] + wire _T_4676 = io_dctl_busbuff_lsu_nonblock_load_data_tag == 2'h2; // @[lsu_bus_buffer.scala 62:123] + wire _T_4677 = io_dctl_busbuff_lsu_nonblock_load_data_tag == 2'h3; // @[lsu_bus_buffer.scala 62:123] + wire [31:0] _T_4678 = _T_4674 ? buf_addr_0 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4679 = _T_4675 ? buf_addr_1 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4680 = _T_4676 ? buf_addr_2 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4681 = _T_4677 ? buf_addr_3 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4682 = _T_4678 | _T_4679; // @[Mux.scala 27:72] + wire [31:0] _T_4683 = _T_4682 | _T_4680; // @[Mux.scala 27:72] + wire [31:0] _T_4684 = _T_4683 | _T_4681; // @[Mux.scala 27:72] + wire [1:0] lsu_nonblock_addr_offset = _T_4684[1:0]; // @[lsu_bus_buffer.scala 551:96] + wire [1:0] _T_4690 = _T_4674 ? buf_sz_0 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_4691 = _T_4675 ? buf_sz_1 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_4692 = _T_4676 ? buf_sz_2 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_4693 = _T_4677 ? buf_sz_3 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_4694 = _T_4690 | _T_4691; // @[Mux.scala 27:72] + wire [1:0] _T_4695 = _T_4694 | _T_4692; // @[Mux.scala 27:72] + wire [1:0] lsu_nonblock_sz = _T_4695 | _T_4693; // @[Mux.scala 27:72] + wire _T_4705 = _T_4674 & buf_unsign[0]; // @[Mux.scala 27:72] + wire _T_4706 = _T_4675 & buf_unsign[1]; // @[Mux.scala 27:72] + wire _T_4707 = _T_4676 & buf_unsign[2]; // @[Mux.scala 27:72] + wire _T_4708 = _T_4677 & buf_unsign[3]; // @[Mux.scala 27:72] + wire _T_4709 = _T_4705 | _T_4706; // @[Mux.scala 27:72] + wire _T_4710 = _T_4709 | _T_4707; // @[Mux.scala 27:72] + wire lsu_nonblock_unsign = _T_4710 | _T_4708; // @[Mux.scala 27:72] + wire [63:0] _T_4712 = {lsu_nonblock_load_data_hi,lsu_nonblock_load_data_lo}; // @[Cat.scala 29:58] + wire [3:0] _GEN_410 = {{2'd0}, lsu_nonblock_addr_offset}; // @[lsu_bus_buffer.scala 555:121] + wire [5:0] _T_4713 = _GEN_410 * 4'h8; // @[lsu_bus_buffer.scala 555:121] + wire [63:0] lsu_nonblock_data_unalgn = _T_4712 >> _T_4713; // @[lsu_bus_buffer.scala 555:92] + wire _T_4714 = ~io_dctl_busbuff_lsu_nonblock_load_data_error; // @[lsu_bus_buffer.scala 557:82] + wire _T_4716 = lsu_nonblock_sz == 2'h0; // @[lsu_bus_buffer.scala 558:81] + wire _T_4717 = lsu_nonblock_unsign & _T_4716; // @[lsu_bus_buffer.scala 558:63] + wire [31:0] _T_4719 = {24'h0,lsu_nonblock_data_unalgn[7:0]}; // @[Cat.scala 29:58] + wire _T_4720 = lsu_nonblock_sz == 2'h1; // @[lsu_bus_buffer.scala 559:45] + wire _T_4721 = lsu_nonblock_unsign & _T_4720; // @[lsu_bus_buffer.scala 559:26] + wire [31:0] _T_4723 = {16'h0,lsu_nonblock_data_unalgn[15:0]}; // @[Cat.scala 29:58] + wire _T_4724 = ~lsu_nonblock_unsign; // @[lsu_bus_buffer.scala 560:6] + wire _T_4726 = _T_4724 & _T_4716; // @[lsu_bus_buffer.scala 560:27] + wire [23:0] _T_4729 = lsu_nonblock_data_unalgn[7] ? 24'hffffff : 24'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_4731 = {_T_4729,lsu_nonblock_data_unalgn[7:0]}; // @[Cat.scala 29:58] + wire _T_4734 = _T_4724 & _T_4720; // @[lsu_bus_buffer.scala 561:27] + wire [15:0] _T_4737 = lsu_nonblock_data_unalgn[15] ? 16'hffff : 16'h0; // @[Bitwise.scala 72:12] + wire [31:0] _T_4739 = {_T_4737,lsu_nonblock_data_unalgn[15:0]}; // @[Cat.scala 29:58] + wire _T_4740 = lsu_nonblock_sz == 2'h2; // @[lsu_bus_buffer.scala 562:21] + wire [31:0] _T_4741 = _T_4717 ? _T_4719 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4742 = _T_4721 ? _T_4723 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4743 = _T_4726 ? _T_4731 : 32'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4744 = _T_4734 ? _T_4739 : 32'h0; // @[Mux.scala 27:72] + wire [63:0] _T_4745 = _T_4740 ? lsu_nonblock_data_unalgn : 64'h0; // @[Mux.scala 27:72] + wire [31:0] _T_4746 = _T_4741 | _T_4742; // @[Mux.scala 27:72] + wire [31:0] _T_4747 = _T_4746 | _T_4743; // @[Mux.scala 27:72] + wire [31:0] _T_4748 = _T_4747 | _T_4744; // @[Mux.scala 27:72] + wire [63:0] _GEN_411 = {{32'd0}, _T_4748}; // @[Mux.scala 27:72] + wire [63:0] _T_4749 = _GEN_411 | _T_4745; // @[Mux.scala 27:72] + wire _T_4843 = obuf_valid & obuf_write; // @[lsu_bus_buffer.scala 580:37] + wire _T_4844 = ~obuf_cmd_done; // @[lsu_bus_buffer.scala 580:52] + wire _T_4845 = _T_4843 & _T_4844; // @[lsu_bus_buffer.scala 580:50] + wire [31:0] _T_4849 = {obuf_addr[31:3],3'h0}; // @[Cat.scala 29:58] + wire [2:0] _T_4851 = {1'h0,obuf_sz}; // @[Cat.scala 29:58] + wire _T_4856 = ~obuf_data_done; // @[lsu_bus_buffer.scala 592:51] + wire _T_4857 = _T_4843 & _T_4856; // @[lsu_bus_buffer.scala 592:49] + wire [7:0] _T_4861 = obuf_write ? 8'hff : 8'h0; // @[Bitwise.scala 72:12] + wire _T_4864 = obuf_valid & _T_1341; // @[lsu_bus_buffer.scala 597:37] + wire _T_4866 = _T_4864 & _T_1347; // @[lsu_bus_buffer.scala 597:51] + wire _T_4878 = io_lsu_bus_clk_en_q & buf_error[0]; // @[lsu_bus_buffer.scala 610:126] + wire _T_4880 = _T_4878 & buf_write[0]; // @[lsu_bus_buffer.scala 610:141] + wire _T_4883 = io_lsu_bus_clk_en_q & buf_error[1]; // @[lsu_bus_buffer.scala 610:126] + wire _T_4885 = _T_4883 & buf_write[1]; // @[lsu_bus_buffer.scala 610:141] + wire _T_4888 = io_lsu_bus_clk_en_q & buf_error[2]; // @[lsu_bus_buffer.scala 610:126] + wire _T_4890 = _T_4888 & buf_write[2]; // @[lsu_bus_buffer.scala 610:141] + wire _T_4893 = io_lsu_bus_clk_en_q & buf_error[3]; // @[lsu_bus_buffer.scala 610:126] + wire _T_4895 = _T_4893 & buf_write[3]; // @[lsu_bus_buffer.scala 610:141] + wire _T_4896 = _T_2770 & _T_4880; // @[Mux.scala 27:72] + wire _T_4897 = _T_2792 & _T_4885; // @[Mux.scala 27:72] + wire _T_4898 = _T_2814 & _T_4890; // @[Mux.scala 27:72] + wire _T_4899 = _T_2836 & _T_4895; // @[Mux.scala 27:72] + wire _T_4900 = _T_4896 | _T_4897; // @[Mux.scala 27:72] + wire _T_4901 = _T_4900 | _T_4898; // @[Mux.scala 27:72] + wire _T_4911 = _T_2792 & buf_error[1]; // @[lsu_bus_buffer.scala 611:93] + wire _T_4913 = _T_4911 & buf_write[1]; // @[lsu_bus_buffer.scala 611:108] + wire _T_4916 = _T_2814 & buf_error[2]; // @[lsu_bus_buffer.scala 611:93] + wire _T_4918 = _T_4916 & buf_write[2]; // @[lsu_bus_buffer.scala 611:108] + wire _T_4921 = _T_2836 & buf_error[3]; // @[lsu_bus_buffer.scala 611:93] + wire _T_4923 = _T_4921 & buf_write[3]; // @[lsu_bus_buffer.scala 611:108] + wire [1:0] _T_4926 = _T_4918 ? 2'h2 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _T_4927 = _T_4923 ? 2'h3 : 2'h0; // @[Mux.scala 27:72] + wire [1:0] _GEN_412 = {{1'd0}, _T_4913}; // @[Mux.scala 27:72] + wire [1:0] _T_4929 = _GEN_412 | _T_4926; // @[Mux.scala 27:72] + wire [1:0] lsu_imprecise_error_store_tag = _T_4929 | _T_4927; // @[Mux.scala 27:72] + wire _T_4931 = ~io_tlu_busbuff_lsu_imprecise_error_store_any; // @[lsu_bus_buffer.scala 613:97] + wire [31:0] _GEN_369 = 2'h1 == lsu_imprecise_error_store_tag ? buf_addr_1 : buf_addr_0; // @[lsu_bus_buffer.scala 614:53] + wire [31:0] _GEN_370 = 2'h2 == lsu_imprecise_error_store_tag ? buf_addr_2 : _GEN_369; // @[lsu_bus_buffer.scala 614:53] + wire [31:0] _GEN_371 = 2'h3 == lsu_imprecise_error_store_tag ? buf_addr_3 : _GEN_370; // @[lsu_bus_buffer.scala 614:53] + wire [31:0] _GEN_373 = 2'h1 == io_dctl_busbuff_lsu_nonblock_load_data_tag ? buf_addr_1 : buf_addr_0; // @[lsu_bus_buffer.scala 614:53] + wire [31:0] _GEN_374 = 2'h2 == io_dctl_busbuff_lsu_nonblock_load_data_tag ? buf_addr_2 : _GEN_373; // @[lsu_bus_buffer.scala 614:53] + wire [31:0] _GEN_375 = 2'h3 == io_dctl_busbuff_lsu_nonblock_load_data_tag ? buf_addr_3 : _GEN_374; // @[lsu_bus_buffer.scala 614:53] + wire _T_4936 = bus_wcmd_sent | bus_wdata_sent; // @[lsu_bus_buffer.scala 620:82] + wire _T_4939 = io_lsu_busreq_r & io_ldst_dual_r; // @[lsu_bus_buffer.scala 621:60] + wire _T_4942 = ~io_lsu_axi_aw_ready; // @[lsu_bus_buffer.scala 624:61] + wire _T_4943 = io_lsu_axi_aw_valid & _T_4942; // @[lsu_bus_buffer.scala 624:59] + wire _T_4944 = ~io_lsu_axi_w_ready; // @[lsu_bus_buffer.scala 624:107] + wire _T_4945 = io_lsu_axi_w_valid & _T_4944; // @[lsu_bus_buffer.scala 624:105] + wire _T_4946 = _T_4943 | _T_4945; // @[lsu_bus_buffer.scala 624:83] + wire _T_4947 = ~io_lsu_axi_ar_ready; // @[lsu_bus_buffer.scala 624:153] + wire _T_4948 = io_lsu_axi_ar_valid & _T_4947; // @[lsu_bus_buffer.scala 624:151] + wire _T_4952 = ~io_flush_r; // @[lsu_bus_buffer.scala 628:75] + wire _T_4953 = io_lsu_busreq_m & _T_4952; // @[lsu_bus_buffer.scala 628:73] + reg _T_4956; // @[lsu_bus_buffer.scala 628:56] + rvclkhdr rvclkhdr ( // @[lib.scala 404:23] + .io_clk(rvclkhdr_io_clk), + .io_en(rvclkhdr_io_en) + ); + rvclkhdr rvclkhdr_1 ( // @[lib.scala 404:23] + .io_clk(rvclkhdr_1_io_clk), + .io_en(rvclkhdr_1_io_en) + ); + rvclkhdr rvclkhdr_2 ( // @[lib.scala 404:23] + .io_clk(rvclkhdr_2_io_clk), + .io_en(rvclkhdr_2_io_en) + ); + rvclkhdr rvclkhdr_3 ( // @[lib.scala 404:23] + .io_clk(rvclkhdr_3_io_clk), + .io_en(rvclkhdr_3_io_en) + ); + rvclkhdr rvclkhdr_4 ( // @[lib.scala 404:23] + .io_clk(rvclkhdr_4_io_clk), + .io_en(rvclkhdr_4_io_en) + ); + rvclkhdr rvclkhdr_5 ( // @[lib.scala 404:23] + .io_clk(rvclkhdr_5_io_clk), + .io_en(rvclkhdr_5_io_en) + ); + rvclkhdr rvclkhdr_6 ( // @[lib.scala 404:23] + .io_clk(rvclkhdr_6_io_clk), + .io_en(rvclkhdr_6_io_en) + ); + rvclkhdr rvclkhdr_7 ( // @[lib.scala 404:23] + .io_clk(rvclkhdr_7_io_clk), + .io_en(rvclkhdr_7_io_en) + ); + rvclkhdr rvclkhdr_8 ( // @[lib.scala 404:23] + .io_clk(rvclkhdr_8_io_clk), + .io_en(rvclkhdr_8_io_en) + ); + rvclkhdr rvclkhdr_9 ( // @[lib.scala 404:23] + .io_clk(rvclkhdr_9_io_clk), + .io_en(rvclkhdr_9_io_en) + ); + rvclkhdr rvclkhdr_10 ( // @[lib.scala 404:23] + .io_clk(rvclkhdr_10_io_clk), + .io_en(rvclkhdr_10_io_en) + ); + rvclkhdr rvclkhdr_11 ( // @[lib.scala 404:23] + .io_clk(rvclkhdr_11_io_clk), + .io_en(rvclkhdr_11_io_en) + ); + assign io_tlu_busbuff_lsu_pmu_bus_trxn = _T_4936 | _T_4835; // @[lsu_bus_buffer.scala 620:35] + assign io_tlu_busbuff_lsu_pmu_bus_misaligned = _T_4939 & io_lsu_commit_r; // @[lsu_bus_buffer.scala 621:41] + assign io_tlu_busbuff_lsu_pmu_bus_error = io_tlu_busbuff_lsu_imprecise_error_load_any | io_tlu_busbuff_lsu_imprecise_error_store_any; // @[lsu_bus_buffer.scala 622:36] + assign io_tlu_busbuff_lsu_pmu_bus_busy = _T_4946 | _T_4948; // @[lsu_bus_buffer.scala 624:35] + assign io_tlu_busbuff_lsu_imprecise_error_load_any = io_dctl_busbuff_lsu_nonblock_load_data_error & _T_4931; // @[lsu_bus_buffer.scala 613:47] + assign io_tlu_busbuff_lsu_imprecise_error_store_any = _T_4901 | _T_4899; // @[lsu_bus_buffer.scala 610:48] + assign io_tlu_busbuff_lsu_imprecise_error_addr_any = io_tlu_busbuff_lsu_imprecise_error_store_any ? _GEN_371 : _GEN_375; // @[lsu_bus_buffer.scala 614:47] + assign io_dctl_busbuff_lsu_nonblock_load_valid_m = _T_4512 & _T_4513; // @[lsu_bus_buffer.scala 541:45] + assign io_dctl_busbuff_lsu_nonblock_load_tag_m = _T_1802 ? 2'h0 : _T_1838; // @[lsu_bus_buffer.scala 542:43] + assign io_dctl_busbuff_lsu_nonblock_load_inv_r = lsu_nonblock_load_valid_r & _T_4515; // @[lsu_bus_buffer.scala 544:43] + assign io_dctl_busbuff_lsu_nonblock_load_inv_tag_r = WrPtr0_r; // @[lsu_bus_buffer.scala 545:47] + assign io_dctl_busbuff_lsu_nonblock_load_data_valid = lsu_nonblock_load_data_ready & _T_4714; // @[lsu_bus_buffer.scala 557:48] + assign io_dctl_busbuff_lsu_nonblock_load_data_error = _T_4561 | _T_4559; // @[lsu_bus_buffer.scala 547:48] + assign io_dctl_busbuff_lsu_nonblock_load_data_tag = _T_4601 | _T_4599; // @[lsu_bus_buffer.scala 548:45] + assign io_lsu_axi_aw_valid = _T_4845 & _T_1237; // @[lsu_bus_buffer.scala 580:23] + assign io_lsu_axi_aw_bits_id = {{1'd0}, _T_1781}; // @[lsu_bus_buffer.scala 581:25] + assign io_lsu_axi_aw_bits_addr = obuf_sideeffect ? obuf_addr : _T_4849; // @[lsu_bus_buffer.scala 582:27] + assign io_lsu_axi_aw_bits_region = obuf_addr[31:28]; // @[lsu_bus_buffer.scala 586:29] + assign io_lsu_axi_aw_bits_len = 8'h0; // @[lsu_bus_buffer.scala 587:26] + assign io_lsu_axi_aw_bits_size = obuf_sideeffect ? _T_4851 : 3'h3; // @[lsu_bus_buffer.scala 583:27] + assign io_lsu_axi_aw_bits_burst = 2'h1; // @[lsu_bus_buffer.scala 588:28] + assign io_lsu_axi_aw_bits_lock = 1'h0; // @[lsu_bus_buffer.scala 590:27] + assign io_lsu_axi_aw_bits_cache = obuf_sideeffect ? 4'h0 : 4'hf; // @[lsu_bus_buffer.scala 585:28] + assign io_lsu_axi_aw_bits_prot = 3'h1; // @[lsu_bus_buffer.scala 584:27] + assign io_lsu_axi_aw_bits_qos = 4'h0; // @[lsu_bus_buffer.scala 589:26] + assign io_lsu_axi_w_valid = _T_4857 & _T_1237; // @[lsu_bus_buffer.scala 592:22] + assign io_lsu_axi_w_bits_data = obuf_data; // @[lsu_bus_buffer.scala 594:26] + assign io_lsu_axi_w_bits_strb = obuf_byteen & _T_4861; // @[lsu_bus_buffer.scala 593:26] + assign io_lsu_axi_w_bits_last = 1'h1; // @[lsu_bus_buffer.scala 595:26] + assign io_lsu_axi_b_ready = 1'h1; // @[lsu_bus_buffer.scala 608:22] + assign io_lsu_axi_ar_valid = _T_4866 & _T_1237; // @[lsu_bus_buffer.scala 597:23] + assign io_lsu_axi_ar_bits_id = {{1'd0}, _T_1781}; // @[lsu_bus_buffer.scala 598:25] + assign io_lsu_axi_ar_bits_addr = obuf_sideeffect ? obuf_addr : _T_4849; // @[lsu_bus_buffer.scala 599:27] + assign io_lsu_axi_ar_bits_region = obuf_addr[31:28]; // @[lsu_bus_buffer.scala 603:29] + assign io_lsu_axi_ar_bits_len = 8'h0; // @[lsu_bus_buffer.scala 604:26] + assign io_lsu_axi_ar_bits_size = obuf_sideeffect ? _T_4851 : 3'h3; // @[lsu_bus_buffer.scala 600:27] + assign io_lsu_axi_ar_bits_burst = 2'h1; // @[lsu_bus_buffer.scala 605:28] + assign io_lsu_axi_ar_bits_lock = 1'h0; // @[lsu_bus_buffer.scala 607:27] + assign io_lsu_axi_ar_bits_cache = obuf_sideeffect ? 4'h0 : 4'hf; // @[lsu_bus_buffer.scala 602:28] + assign io_lsu_axi_ar_bits_prot = 3'h1; // @[lsu_bus_buffer.scala 601:27] + assign io_lsu_axi_ar_bits_qos = 4'h0; // @[lsu_bus_buffer.scala 606:26] + assign io_lsu_axi_r_ready = 1'h1; // @[lsu_bus_buffer.scala 609:22] + assign io_lsu_busreq_r = _T_4956; // @[lsu_bus_buffer.scala 628:19] + assign io_lsu_bus_buffer_pend_any = |buf_numvld_pend_any; // @[lsu_bus_buffer.scala 537:30] + assign io_lsu_bus_buffer_full_any = _T_4493 ? _T_4494 : _T_4495; // @[lsu_bus_buffer.scala 538:30] + assign io_lsu_bus_buffer_empty_any = _T_4506 & _T_1231; // @[lsu_bus_buffer.scala 539:31] + assign io_ld_byte_hit_buf_lo = {_T_69,_T_58}; // @[lsu_bus_buffer.scala 142:25] + assign io_ld_byte_hit_buf_hi = {_T_84,_T_73}; // @[lsu_bus_buffer.scala 143:25] + assign io_ld_fwddata_buf_lo = _T_650 | _T_651; // @[lsu_bus_buffer.scala 169:24] + assign io_ld_fwddata_buf_hi = _T_747 | _T_748; // @[lsu_bus_buffer.scala 175:24] + assign io_lsu_nonblock_load_data = _T_4749[31:0]; // @[lsu_bus_buffer.scala 558:29] + assign rvclkhdr_io_clk = clock; // @[lib.scala 406:18] + assign rvclkhdr_io_en = _T_853 & _T_854; // @[lib.scala 407:17] + assign rvclkhdr_1_io_clk = clock; // @[lib.scala 406:18] + assign rvclkhdr_1_io_en = _T_853 & _T_854; // @[lib.scala 407:17] + assign rvclkhdr_2_io_clk = clock; // @[lib.scala 406:18] + assign rvclkhdr_2_io_en = _T_1238 & io_lsu_bus_clk_en; // @[lib.scala 407:17] + assign rvclkhdr_3_io_clk = clock; // @[lib.scala 406:18] + assign rvclkhdr_3_io_en = _T_1238 & io_lsu_bus_clk_en; // @[lib.scala 407:17] + assign rvclkhdr_4_io_clk = clock; // @[lib.scala 406:18] + assign rvclkhdr_4_io_en = _T_3531 & buf_state_en_0; // @[lib.scala 407:17] + assign rvclkhdr_5_io_clk = clock; // @[lib.scala 406:18] + assign rvclkhdr_5_io_en = _T_3722 & buf_state_en_1; // @[lib.scala 407:17] + assign rvclkhdr_6_io_clk = clock; // @[lib.scala 406:18] + assign rvclkhdr_6_io_en = _T_3913 & buf_state_en_2; // @[lib.scala 407:17] + assign rvclkhdr_7_io_clk = clock; // @[lib.scala 406:18] + assign rvclkhdr_7_io_en = _T_4104 & buf_state_en_3; // @[lib.scala 407:17] + assign rvclkhdr_8_io_clk = clock; // @[lib.scala 406:18] + assign rvclkhdr_8_io_en = _T_3531 ? buf_state_en_0 : _GEN_81; // @[lib.scala 407:17] + assign rvclkhdr_9_io_clk = clock; // @[lib.scala 406:18] + assign rvclkhdr_9_io_en = _T_3722 ? buf_state_en_1 : _GEN_157; // @[lib.scala 407:17] + assign rvclkhdr_10_io_clk = clock; // @[lib.scala 406:18] + assign rvclkhdr_10_io_en = _T_3913 ? buf_state_en_2 : _GEN_233; // @[lib.scala 407:17] + assign rvclkhdr_11_io_clk = clock; // @[lib.scala 406:18] + assign rvclkhdr_11_io_en = _T_4104 ? buf_state_en_3 : _GEN_309; // @[lib.scala 407:17] +`ifdef RANDOMIZE_GARBAGE_ASSIGN +`define RANDOMIZE +`endif +`ifdef RANDOMIZE_INVALID_ASSIGN +`define RANDOMIZE +`endif +`ifdef RANDOMIZE_REG_INIT +`define RANDOMIZE +`endif +`ifdef RANDOMIZE_MEM_INIT +`define RANDOMIZE +`endif +`ifndef RANDOM +`define RANDOM $random +`endif +`ifdef RANDOMIZE_MEM_INIT + integer initvar; +`endif +`ifndef SYNTHESIS +`ifdef FIRRTL_BEFORE_INITIAL +`FIRRTL_BEFORE_INITIAL +`endif +initial begin + `ifdef RANDOMIZE + `ifdef INIT_RANDOM + `INIT_RANDOM + `endif + `ifndef VERILATOR + `ifdef RANDOMIZE_DELAY + #`RANDOMIZE_DELAY begin end + `else + #0.002 begin end + `endif + `endif +`ifdef RANDOMIZE_REG_INIT + _RAND_0 = {1{`RANDOM}}; + buf_addr_0 = _RAND_0[31:0]; + _RAND_1 = {1{`RANDOM}}; + _T_4355 = _RAND_1[0:0]; + _RAND_2 = {1{`RANDOM}}; + _T_4352 = _RAND_2[0:0]; + _RAND_3 = {1{`RANDOM}}; + _T_4349 = _RAND_3[0:0]; + _RAND_4 = {1{`RANDOM}}; + _T_4346 = _RAND_4[0:0]; + _RAND_5 = {1{`RANDOM}}; + buf_state_0 = _RAND_5[2:0]; + _RAND_6 = {1{`RANDOM}}; + buf_addr_1 = _RAND_6[31:0]; + _RAND_7 = {1{`RANDOM}}; + buf_state_1 = _RAND_7[2:0]; + _RAND_8 = {1{`RANDOM}}; + buf_addr_2 = _RAND_8[31:0]; + _RAND_9 = {1{`RANDOM}}; + buf_state_2 = _RAND_9[2:0]; + _RAND_10 = {1{`RANDOM}}; + buf_addr_3 = _RAND_10[31:0]; + _RAND_11 = {1{`RANDOM}}; + buf_state_3 = _RAND_11[2:0]; + _RAND_12 = {1{`RANDOM}}; + buf_byteen_3 = _RAND_12[3:0]; + _RAND_13 = {1{`RANDOM}}; + buf_byteen_2 = _RAND_13[3:0]; + _RAND_14 = {1{`RANDOM}}; + buf_byteen_1 = _RAND_14[3:0]; + _RAND_15 = {1{`RANDOM}}; + buf_byteen_0 = _RAND_15[3:0]; + _RAND_16 = {1{`RANDOM}}; + buf_ageQ_3 = _RAND_16[3:0]; + _RAND_17 = {1{`RANDOM}}; + _T_1781 = _RAND_17[1:0]; + _RAND_18 = {1{`RANDOM}}; + obuf_merge = _RAND_18[0:0]; + _RAND_19 = {1{`RANDOM}}; + obuf_tag1 = _RAND_19[1:0]; + _RAND_20 = {1{`RANDOM}}; + obuf_valid = _RAND_20[0:0]; + _RAND_21 = {1{`RANDOM}}; + obuf_wr_enQ = _RAND_21[0:0]; + _RAND_22 = {1{`RANDOM}}; + ibuf_addr = _RAND_22[31:0]; + _RAND_23 = {1{`RANDOM}}; + ibuf_write = _RAND_23[0:0]; + _RAND_24 = {1{`RANDOM}}; + ibuf_valid = _RAND_24[0:0]; + _RAND_25 = {1{`RANDOM}}; + ibuf_byteen = _RAND_25[3:0]; + _RAND_26 = {1{`RANDOM}}; + buf_ageQ_2 = _RAND_26[3:0]; + _RAND_27 = {1{`RANDOM}}; + buf_ageQ_1 = _RAND_27[3:0]; + _RAND_28 = {1{`RANDOM}}; + buf_ageQ_0 = _RAND_28[3:0]; + _RAND_29 = {1{`RANDOM}}; + buf_data_0 = _RAND_29[31:0]; + _RAND_30 = {1{`RANDOM}}; + buf_data_1 = _RAND_30[31:0]; + _RAND_31 = {1{`RANDOM}}; + buf_data_2 = _RAND_31[31:0]; + _RAND_32 = {1{`RANDOM}}; + buf_data_3 = _RAND_32[31:0]; + _RAND_33 = {1{`RANDOM}}; + ibuf_data = _RAND_33[31:0]; + _RAND_34 = {1{`RANDOM}}; + ibuf_timer = _RAND_34[2:0]; + _RAND_35 = {1{`RANDOM}}; + ibuf_sideeffect = _RAND_35[0:0]; + _RAND_36 = {1{`RANDOM}}; + WrPtr1_r = _RAND_36[1:0]; + _RAND_37 = {1{`RANDOM}}; + WrPtr0_r = _RAND_37[1:0]; + _RAND_38 = {1{`RANDOM}}; + ibuf_tag = _RAND_38[1:0]; + _RAND_39 = {1{`RANDOM}}; + ibuf_dualtag = _RAND_39[1:0]; + _RAND_40 = {1{`RANDOM}}; + ibuf_dual = _RAND_40[0:0]; + _RAND_41 = {1{`RANDOM}}; + ibuf_samedw = _RAND_41[0:0]; + _RAND_42 = {1{`RANDOM}}; + ibuf_nomerge = _RAND_42[0:0]; + _RAND_43 = {1{`RANDOM}}; + ibuf_unsign = _RAND_43[0:0]; + _RAND_44 = {1{`RANDOM}}; + ibuf_sz = _RAND_44[1:0]; + _RAND_45 = {1{`RANDOM}}; + obuf_wr_timer = _RAND_45[2:0]; + _RAND_46 = {1{`RANDOM}}; + buf_nomerge_0 = _RAND_46[0:0]; + _RAND_47 = {1{`RANDOM}}; + buf_nomerge_1 = _RAND_47[0:0]; + _RAND_48 = {1{`RANDOM}}; + buf_nomerge_2 = _RAND_48[0:0]; + _RAND_49 = {1{`RANDOM}}; + buf_nomerge_3 = _RAND_49[0:0]; + _RAND_50 = {1{`RANDOM}}; + _T_4325 = _RAND_50[0:0]; + _RAND_51 = {1{`RANDOM}}; + _T_4322 = _RAND_51[0:0]; + _RAND_52 = {1{`RANDOM}}; + _T_4319 = _RAND_52[0:0]; + _RAND_53 = {1{`RANDOM}}; + _T_4316 = _RAND_53[0:0]; + _RAND_54 = {1{`RANDOM}}; + obuf_sideeffect = _RAND_54[0:0]; + _RAND_55 = {1{`RANDOM}}; + buf_dual_3 = _RAND_55[0:0]; + _RAND_56 = {1{`RANDOM}}; + buf_dual_2 = _RAND_56[0:0]; + _RAND_57 = {1{`RANDOM}}; + buf_dual_1 = _RAND_57[0:0]; + _RAND_58 = {1{`RANDOM}}; + buf_dual_0 = _RAND_58[0:0]; + _RAND_59 = {1{`RANDOM}}; + buf_samedw_3 = _RAND_59[0:0]; + _RAND_60 = {1{`RANDOM}}; + buf_samedw_2 = _RAND_60[0:0]; + _RAND_61 = {1{`RANDOM}}; + buf_samedw_1 = _RAND_61[0:0]; + _RAND_62 = {1{`RANDOM}}; + buf_samedw_0 = _RAND_62[0:0]; + _RAND_63 = {1{`RANDOM}}; + obuf_write = _RAND_63[0:0]; + _RAND_64 = {1{`RANDOM}}; + obuf_cmd_done = _RAND_64[0:0]; + _RAND_65 = {1{`RANDOM}}; + obuf_data_done = _RAND_65[0:0]; + _RAND_66 = {1{`RANDOM}}; + obuf_nosend = _RAND_66[0:0]; + _RAND_67 = {1{`RANDOM}}; + obuf_addr = _RAND_67[31:0]; + _RAND_68 = {1{`RANDOM}}; + buf_sz_0 = _RAND_68[1:0]; + _RAND_69 = {1{`RANDOM}}; + buf_sz_1 = _RAND_69[1:0]; + _RAND_70 = {1{`RANDOM}}; + buf_sz_2 = _RAND_70[1:0]; + _RAND_71 = {1{`RANDOM}}; + buf_sz_3 = _RAND_71[1:0]; + _RAND_72 = {1{`RANDOM}}; + obuf_rdrsp_pend = _RAND_72[0:0]; + _RAND_73 = {1{`RANDOM}}; + obuf_rdrsp_tag = _RAND_73[2:0]; + _RAND_74 = {1{`RANDOM}}; + buf_dualhi_3 = _RAND_74[0:0]; + _RAND_75 = {1{`RANDOM}}; + buf_dualhi_2 = _RAND_75[0:0]; + _RAND_76 = {1{`RANDOM}}; + buf_dualhi_1 = _RAND_76[0:0]; + _RAND_77 = {1{`RANDOM}}; + buf_dualhi_0 = _RAND_77[0:0]; + _RAND_78 = {1{`RANDOM}}; + obuf_sz = _RAND_78[1:0]; + _RAND_79 = {1{`RANDOM}}; + obuf_byteen = _RAND_79[7:0]; + _RAND_80 = {2{`RANDOM}}; + obuf_data = _RAND_80[63:0]; + _RAND_81 = {1{`RANDOM}}; + buf_rspageQ_0 = _RAND_81[3:0]; + _RAND_82 = {1{`RANDOM}}; + buf_rspageQ_1 = _RAND_82[3:0]; + _RAND_83 = {1{`RANDOM}}; + buf_rspageQ_2 = _RAND_83[3:0]; + _RAND_84 = {1{`RANDOM}}; + buf_rspageQ_3 = _RAND_84[3:0]; + _RAND_85 = {1{`RANDOM}}; + _T_4302 = _RAND_85[0:0]; + _RAND_86 = {1{`RANDOM}}; + _T_4300 = _RAND_86[0:0]; + _RAND_87 = {1{`RANDOM}}; + _T_4298 = _RAND_87[0:0]; + _RAND_88 = {1{`RANDOM}}; + _T_4296 = _RAND_88[0:0]; + _RAND_89 = {1{`RANDOM}}; + buf_ldfwdtag_0 = _RAND_89[1:0]; + _RAND_90 = {1{`RANDOM}}; + buf_dualtag_0 = _RAND_90[1:0]; + _RAND_91 = {1{`RANDOM}}; + buf_ldfwdtag_3 = _RAND_91[1:0]; + _RAND_92 = {1{`RANDOM}}; + buf_ldfwdtag_2 = _RAND_92[1:0]; + _RAND_93 = {1{`RANDOM}}; + buf_ldfwdtag_1 = _RAND_93[1:0]; + _RAND_94 = {1{`RANDOM}}; + buf_dualtag_1 = _RAND_94[1:0]; + _RAND_95 = {1{`RANDOM}}; + buf_dualtag_2 = _RAND_95[1:0]; + _RAND_96 = {1{`RANDOM}}; + buf_dualtag_3 = _RAND_96[1:0]; + _RAND_97 = {1{`RANDOM}}; + _T_4331 = _RAND_97[0:0]; + _RAND_98 = {1{`RANDOM}}; + _T_4334 = _RAND_98[0:0]; + _RAND_99 = {1{`RANDOM}}; + _T_4337 = _RAND_99[0:0]; + _RAND_100 = {1{`RANDOM}}; + _T_4340 = _RAND_100[0:0]; + _RAND_101 = {1{`RANDOM}}; + _T_4406 = _RAND_101[0:0]; + _RAND_102 = {1{`RANDOM}}; + _T_4401 = _RAND_102[0:0]; + _RAND_103 = {1{`RANDOM}}; + _T_4396 = _RAND_103[0:0]; + _RAND_104 = {1{`RANDOM}}; + _T_4391 = _RAND_104[0:0]; + _RAND_105 = {1{`RANDOM}}; + lsu_nonblock_load_valid_r = _RAND_105[0:0]; + _RAND_106 = {1{`RANDOM}}; + _T_4956 = _RAND_106[0:0]; +`endif // RANDOMIZE_REG_INIT + if (reset) begin + buf_addr_0 = 32'h0; + end + if (reset) begin + _T_4355 = 1'h0; + end + if (reset) begin + _T_4352 = 1'h0; + end + if (reset) begin + _T_4349 = 1'h0; + end + if (reset) begin + _T_4346 = 1'h0; + end + if (reset) begin + buf_state_0 = 3'h0; + end + if (reset) begin + buf_addr_1 = 32'h0; + end + if (reset) begin + buf_state_1 = 3'h0; + end + if (reset) begin + buf_addr_2 = 32'h0; + end + if (reset) begin + buf_state_2 = 3'h0; + end + if (reset) begin + buf_addr_3 = 32'h0; + end + if (reset) begin + buf_state_3 = 3'h0; + end + if (reset) begin + buf_byteen_3 = 4'h0; + end + if (reset) begin + buf_byteen_2 = 4'h0; + end + if (reset) begin + buf_byteen_1 = 4'h0; + end + if (reset) begin + buf_byteen_0 = 4'h0; + end + if (reset) begin + buf_ageQ_3 = 4'h0; + end + if (reset) begin + _T_1781 = 2'h0; + end + if (reset) begin + obuf_merge = 1'h0; + end + if (reset) begin + obuf_tag1 = 2'h0; + end + if (reset) begin + obuf_valid = 1'h0; + end + if (reset) begin + obuf_wr_enQ = 1'h0; + end + if (reset) begin + ibuf_addr = 32'h0; + end + if (reset) begin + ibuf_write = 1'h0; + end + if (reset) begin + ibuf_valid = 1'h0; + end + if (reset) begin + ibuf_byteen = 4'h0; + end + if (reset) begin + buf_ageQ_2 = 4'h0; + end + if (reset) begin + buf_ageQ_1 = 4'h0; + end + if (reset) begin + buf_ageQ_0 = 4'h0; + end + if (reset) begin + buf_data_0 = 32'h0; + end + if (reset) begin + buf_data_1 = 32'h0; + end + if (reset) begin + buf_data_2 = 32'h0; + end + if (reset) begin + buf_data_3 = 32'h0; + end + if (reset) begin + ibuf_data = 32'h0; + end + if (reset) begin + ibuf_timer = 3'h0; + end + if (reset) begin + ibuf_sideeffect = 1'h0; + end + if (reset) begin + WrPtr1_r = 2'h0; + end + if (reset) begin + WrPtr0_r = 2'h0; + end + if (reset) begin + ibuf_tag = 2'h0; + end + if (reset) begin + ibuf_dualtag = 2'h0; + end + if (reset) begin + ibuf_dual = 1'h0; + end + if (reset) begin + ibuf_samedw = 1'h0; + end + if (reset) begin + ibuf_nomerge = 1'h0; + end + if (reset) begin + ibuf_unsign = 1'h0; + end + if (reset) begin + ibuf_sz = 2'h0; + end + if (reset) begin + obuf_wr_timer = 3'h0; + end + if (reset) begin + buf_nomerge_0 = 1'h0; + end + if (reset) begin + buf_nomerge_1 = 1'h0; + end + if (reset) begin + buf_nomerge_2 = 1'h0; + end + if (reset) begin + buf_nomerge_3 = 1'h0; + end + if (reset) begin + _T_4325 = 1'h0; + end + if (reset) begin + _T_4322 = 1'h0; + end + if (reset) begin + _T_4319 = 1'h0; + end + if (reset) begin + _T_4316 = 1'h0; + end + if (reset) begin + obuf_sideeffect = 1'h0; + end + if (reset) begin + buf_dual_3 = 1'h0; + end + if (reset) begin + buf_dual_2 = 1'h0; + end + if (reset) begin + buf_dual_1 = 1'h0; + end + if (reset) begin + buf_dual_0 = 1'h0; + end + if (reset) begin + buf_samedw_3 = 1'h0; + end + if (reset) begin + buf_samedw_2 = 1'h0; + end + if (reset) begin + buf_samedw_1 = 1'h0; + end + if (reset) begin + buf_samedw_0 = 1'h0; + end + if (reset) begin + obuf_write = 1'h0; + end + if (reset) begin + obuf_cmd_done = 1'h0; + end + if (reset) begin + obuf_data_done = 1'h0; + end + if (reset) begin + obuf_nosend = 1'h0; + end + if (reset) begin + obuf_addr = 32'h0; + end + if (reset) begin + buf_sz_0 = 2'h0; + end + if (reset) begin + buf_sz_1 = 2'h0; + end + if (reset) begin + buf_sz_2 = 2'h0; + end + if (reset) begin + buf_sz_3 = 2'h0; + end + if (reset) begin + obuf_rdrsp_pend = 1'h0; + end + if (reset) begin + obuf_rdrsp_tag = 3'h0; + end + if (reset) begin + buf_dualhi_3 = 1'h0; + end + if (reset) begin + buf_dualhi_2 = 1'h0; + end + if (reset) begin + buf_dualhi_1 = 1'h0; + end + if (reset) begin + buf_dualhi_0 = 1'h0; + end + if (reset) begin + obuf_sz = 2'h0; + end + if (reset) begin + obuf_byteen = 8'h0; + end + if (reset) begin + obuf_data = 64'h0; + end + if (reset) begin + buf_rspageQ_0 = 4'h0; + end + if (reset) begin + buf_rspageQ_1 = 4'h0; + end + if (reset) begin + buf_rspageQ_2 = 4'h0; + end + if (reset) begin + buf_rspageQ_3 = 4'h0; + end + if (reset) begin + _T_4302 = 1'h0; + end + if (reset) begin + _T_4300 = 1'h0; + end + if (reset) begin + _T_4298 = 1'h0; + end + if (reset) begin + _T_4296 = 1'h0; + end + if (reset) begin + buf_ldfwdtag_0 = 2'h0; + end + if (reset) begin + buf_dualtag_0 = 2'h0; + end + if (reset) begin + buf_ldfwdtag_3 = 2'h0; + end + if (reset) begin + buf_ldfwdtag_2 = 2'h0; + end + if (reset) begin + buf_ldfwdtag_1 = 2'h0; + end + if (reset) begin + buf_dualtag_1 = 2'h0; + end + if (reset) begin + buf_dualtag_2 = 2'h0; + end + if (reset) begin + buf_dualtag_3 = 2'h0; + end + if (reset) begin + _T_4331 = 1'h0; + end + if (reset) begin + _T_4334 = 1'h0; + end + if (reset) begin + _T_4337 = 1'h0; + end + if (reset) begin + _T_4340 = 1'h0; + end + if (reset) begin + _T_4406 = 1'h0; + end + if (reset) begin + _T_4401 = 1'h0; + end + if (reset) begin + _T_4396 = 1'h0; + end + if (reset) begin + _T_4391 = 1'h0; + end + if (reset) begin + lsu_nonblock_load_valid_r = 1'h0; + end + if (reset) begin + _T_4956 = 1'h0; + end + `endif // RANDOMIZE +end // initial +`ifdef FIRRTL_AFTER_INITIAL +`FIRRTL_AFTER_INITIAL +`endif +`endif // SYNTHESIS + always @(posedge clock or posedge reset) begin + if (reset) begin + buf_addr_0 <= 32'h0; + end else if (buf_wr_en_0) begin + if (ibuf_drainvec_vld[0]) begin + buf_addr_0 <= ibuf_addr; + end else if (_T_3346) begin + buf_addr_0 <= io_end_addr_r; + end else begin + buf_addr_0 <= io_lsu_addr_r; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4355 <= 1'h0; + end else if (buf_wr_en_3) begin + _T_4355 <= buf_write_in[3]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4352 <= 1'h0; + end else if (buf_wr_en_2) begin + _T_4352 <= buf_write_in[2]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4349 <= 1'h0; + end else if (buf_wr_en_1) begin + _T_4349 <= buf_write_in[1]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4346 <= 1'h0; + end else if (buf_wr_en_0) begin + _T_4346 <= buf_write_in[0]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_state_0 <= 3'h0; + end else if (buf_state_en_0) begin + if (_T_3531) begin + if (io_lsu_bus_clk_en) begin + buf_state_0 <= 3'h2; + end else begin + buf_state_0 <= 3'h1; + end + end else if (_T_3554) begin + if (io_dec_tlu_force_halt) begin + buf_state_0 <= 3'h0; + end else begin + buf_state_0 <= 3'h2; + end + end else if (_T_3558) begin + if (io_dec_tlu_force_halt) begin + buf_state_0 <= 3'h0; + end else if (_T_3562) begin + buf_state_0 <= 3'h5; + end else begin + buf_state_0 <= 3'h3; + end + end else if (_T_3592) begin + if (_T_3596) begin + buf_state_0 <= 3'h0; + end else if (_T_3604) begin + buf_state_0 <= 3'h4; + end else if (_T_3632) begin + buf_state_0 <= 3'h5; + end else begin + buf_state_0 <= 3'h6; + end + end else if (_T_3677) begin + if (io_dec_tlu_force_halt) begin + buf_state_0 <= 3'h0; + end else if (_T_3683) begin + buf_state_0 <= 3'h5; + end else begin + buf_state_0 <= 3'h6; + end + end else if (_T_3695) begin + if (io_dec_tlu_force_halt) begin + buf_state_0 <= 3'h0; + end else begin + buf_state_0 <= 3'h6; + end + end else begin + buf_state_0 <= 3'h0; + end + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + buf_addr_1 <= 32'h0; + end else if (buf_wr_en_1) begin + if (ibuf_drainvec_vld[1]) begin + buf_addr_1 <= ibuf_addr; + end else if (_T_3355) begin + buf_addr_1 <= io_end_addr_r; + end else begin + buf_addr_1 <= io_lsu_addr_r; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_state_1 <= 3'h0; + end else if (buf_state_en_1) begin + if (_T_3722) begin + if (io_lsu_bus_clk_en) begin + buf_state_1 <= 3'h2; + end else begin + buf_state_1 <= 3'h1; + end + end else if (_T_3745) begin + if (io_dec_tlu_force_halt) begin + buf_state_1 <= 3'h0; + end else begin + buf_state_1 <= 3'h2; + end + end else if (_T_3749) begin + if (io_dec_tlu_force_halt) begin + buf_state_1 <= 3'h0; + end else if (_T_3562) begin + buf_state_1 <= 3'h5; + end else begin + buf_state_1 <= 3'h3; + end + end else if (_T_3783) begin + if (_T_3787) begin + buf_state_1 <= 3'h0; + end else if (_T_3795) begin + buf_state_1 <= 3'h4; + end else if (_T_3823) begin + buf_state_1 <= 3'h5; + end else begin + buf_state_1 <= 3'h6; + end + end else if (_T_3868) begin + if (io_dec_tlu_force_halt) begin + buf_state_1 <= 3'h0; + end else if (_T_3874) begin + buf_state_1 <= 3'h5; + end else begin + buf_state_1 <= 3'h6; + end + end else if (_T_3886) begin + if (io_dec_tlu_force_halt) begin + buf_state_1 <= 3'h0; + end else begin + buf_state_1 <= 3'h6; + end + end else begin + buf_state_1 <= 3'h0; + end + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + buf_addr_2 <= 32'h0; + end else if (buf_wr_en_2) begin + if (ibuf_drainvec_vld[2]) begin + buf_addr_2 <= ibuf_addr; + end else if (_T_3364) begin + buf_addr_2 <= io_end_addr_r; + end else begin + buf_addr_2 <= io_lsu_addr_r; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_state_2 <= 3'h0; + end else if (buf_state_en_2) begin + if (_T_3913) begin + if (io_lsu_bus_clk_en) begin + buf_state_2 <= 3'h2; + end else begin + buf_state_2 <= 3'h1; + end + end else if (_T_3936) begin + if (io_dec_tlu_force_halt) begin + buf_state_2 <= 3'h0; + end else begin + buf_state_2 <= 3'h2; + end + end else if (_T_3940) begin + if (io_dec_tlu_force_halt) begin + buf_state_2 <= 3'h0; + end else if (_T_3562) begin + buf_state_2 <= 3'h5; + end else begin + buf_state_2 <= 3'h3; + end + end else if (_T_3974) begin + if (_T_3978) begin + buf_state_2 <= 3'h0; + end else if (_T_3986) begin + buf_state_2 <= 3'h4; + end else if (_T_4014) begin + buf_state_2 <= 3'h5; + end else begin + buf_state_2 <= 3'h6; + end + end else if (_T_4059) begin + if (io_dec_tlu_force_halt) begin + buf_state_2 <= 3'h0; + end else if (_T_4065) begin + buf_state_2 <= 3'h5; + end else begin + buf_state_2 <= 3'h6; + end + end else if (_T_4077) begin + if (io_dec_tlu_force_halt) begin + buf_state_2 <= 3'h0; + end else begin + buf_state_2 <= 3'h6; + end + end else begin + buf_state_2 <= 3'h0; + end + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + buf_addr_3 <= 32'h0; + end else if (buf_wr_en_3) begin + if (ibuf_drainvec_vld[3]) begin + buf_addr_3 <= ibuf_addr; + end else if (_T_3373) begin + buf_addr_3 <= io_end_addr_r; + end else begin + buf_addr_3 <= io_lsu_addr_r; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_state_3 <= 3'h0; + end else if (buf_state_en_3) begin + if (_T_4104) begin + if (io_lsu_bus_clk_en) begin + buf_state_3 <= 3'h2; + end else begin + buf_state_3 <= 3'h1; + end + end else if (_T_4127) begin + if (io_dec_tlu_force_halt) begin + buf_state_3 <= 3'h0; + end else begin + buf_state_3 <= 3'h2; + end + end else if (_T_4131) begin + if (io_dec_tlu_force_halt) begin + buf_state_3 <= 3'h0; + end else if (_T_3562) begin + buf_state_3 <= 3'h5; + end else begin + buf_state_3 <= 3'h3; + end + end else if (_T_4165) begin + if (_T_4169) begin + buf_state_3 <= 3'h0; + end else if (_T_4177) begin + buf_state_3 <= 3'h4; + end else if (_T_4205) begin + buf_state_3 <= 3'h5; + end else begin + buf_state_3 <= 3'h6; + end + end else if (_T_4250) begin + if (io_dec_tlu_force_halt) begin + buf_state_3 <= 3'h0; + end else if (_T_4256) begin + buf_state_3 <= 3'h5; + end else begin + buf_state_3 <= 3'h6; + end + end else if (_T_4268) begin + if (io_dec_tlu_force_halt) begin + buf_state_3 <= 3'h0; + end else begin + buf_state_3 <= 3'h6; + end + end else begin + buf_state_3 <= 3'h0; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_byteen_3 <= 4'h0; + end else if (buf_wr_en_3) begin + if (ibuf_drainvec_vld[3]) begin + buf_byteen_3 <= ibuf_byteen_out; + end else if (_T_3373) begin + buf_byteen_3 <= ldst_byteen_hi_r; + end else begin + buf_byteen_3 <= ldst_byteen_lo_r; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_byteen_2 <= 4'h0; + end else if (buf_wr_en_2) begin + if (ibuf_drainvec_vld[2]) begin + buf_byteen_2 <= ibuf_byteen_out; + end else if (_T_3364) begin + buf_byteen_2 <= ldst_byteen_hi_r; + end else begin + buf_byteen_2 <= ldst_byteen_lo_r; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_byteen_1 <= 4'h0; + end else if (buf_wr_en_1) begin + if (ibuf_drainvec_vld[1]) begin + buf_byteen_1 <= ibuf_byteen_out; + end else if (_T_3355) begin + buf_byteen_1 <= ldst_byteen_hi_r; + end else begin + buf_byteen_1 <= ldst_byteen_lo_r; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_byteen_0 <= 4'h0; + end else if (buf_wr_en_0) begin + if (ibuf_drainvec_vld[0]) begin + buf_byteen_0 <= ibuf_byteen_out; + end else if (_T_3346) begin + buf_byteen_0 <= ldst_byteen_hi_r; + end else begin + buf_byteen_0 <= ldst_byteen_lo_r; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_ageQ_3 <= 4'h0; + end else begin + buf_ageQ_3 <= {_T_2474,_T_2397}; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + _T_1781 <= 2'h0; + end else if (_T_1780) begin + if (ibuf_buf_byp) begin + _T_1781 <= WrPtr0_r; + end else begin + _T_1781 <= CmdPtr0; + end + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + obuf_merge <= 1'h0; + end else if (_T_1780) begin + obuf_merge <= obuf_merge_en; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + obuf_tag1 <= 2'h0; + end else if (_T_1780) begin + if (ibuf_buf_byp) begin + obuf_tag1 <= WrPtr1_r; + end else begin + obuf_tag1 <= CmdPtr1; + end + end + end + always @(posedge io_lsu_free_c2_clk or posedge reset) begin + if (reset) begin + obuf_valid <= 1'h0; + end else begin + obuf_valid <= _T_1771 & _T_1772; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + obuf_wr_enQ <= 1'h0; + end else if (io_lsu_busm_clken) begin + obuf_wr_enQ <= obuf_wr_en; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + ibuf_addr <= 32'h0; + end else if (ibuf_wr_en) begin + if (io_ldst_dual_r) begin + ibuf_addr <= io_end_addr_r; + end else begin + ibuf_addr <= io_lsu_addr_r; + end + end + end + always @(posedge io_lsu_bus_ibuf_c1_clk or posedge reset) begin + if (reset) begin + ibuf_write <= 1'h0; + end else if (ibuf_wr_en) begin + ibuf_write <= io_lsu_pkt_r_bits_store; + end + end + always @(posedge io_lsu_free_c2_clk or posedge reset) begin + if (reset) begin + ibuf_valid <= 1'h0; + end else begin + ibuf_valid <= _T_1005 & _T_1006; + end + end + always @(posedge io_lsu_bus_ibuf_c1_clk or posedge reset) begin + if (reset) begin + ibuf_byteen <= 4'h0; + end else if (ibuf_wr_en) begin + if (_T_866) begin + ibuf_byteen <= _T_881; + end else if (io_ldst_dual_r) begin + ibuf_byteen <= ldst_byteen_hi_r; + end else begin + ibuf_byteen <= ldst_byteen_lo_r; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_ageQ_2 <= 4'h0; + end else begin + buf_ageQ_2 <= {_T_2372,_T_2295}; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_ageQ_1 <= 4'h0; + end else begin + buf_ageQ_1 <= {_T_2270,_T_2193}; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_ageQ_0 <= 4'h0; + end else begin + buf_ageQ_0 <= {_T_2168,_T_2091}; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + buf_data_0 <= 32'h0; + end else if (buf_data_en_0) begin + if (_T_3531) begin + if (_T_3546) begin + buf_data_0 <= ibuf_data_out; + end else begin + buf_data_0 <= store_data_lo_r; + end + end else if (_T_3554) begin + buf_data_0 <= 32'h0; + end else if (_T_3558) begin + if (buf_error_en_0) begin + buf_data_0 <= io_lsu_axi_r_bits_data[31:0]; + end else if (buf_addr_0[2]) begin + buf_data_0 <= io_lsu_axi_r_bits_data[63:32]; + end else begin + buf_data_0 <= io_lsu_axi_r_bits_data[31:0]; + end + end else if (_T_3592) begin + if (_T_3670) begin + if (buf_addr_0[2]) begin + buf_data_0 <= io_lsu_axi_r_bits_data[63:32]; + end else begin + buf_data_0 <= io_lsu_axi_r_bits_data[31:0]; + end + end else begin + buf_data_0 <= io_lsu_axi_r_bits_data[31:0]; + end + end else begin + buf_data_0 <= 32'h0; + end + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + buf_data_1 <= 32'h0; + end else if (buf_data_en_1) begin + if (_T_3722) begin + if (_T_3737) begin + buf_data_1 <= ibuf_data_out; + end else begin + buf_data_1 <= store_data_lo_r; + end + end else if (_T_3745) begin + buf_data_1 <= 32'h0; + end else if (_T_3749) begin + if (buf_error_en_1) begin + buf_data_1 <= io_lsu_axi_r_bits_data[31:0]; + end else if (buf_addr_1[2]) begin + buf_data_1 <= io_lsu_axi_r_bits_data[63:32]; + end else begin + buf_data_1 <= io_lsu_axi_r_bits_data[31:0]; + end + end else if (_T_3783) begin + if (_T_3861) begin + if (buf_addr_1[2]) begin + buf_data_1 <= io_lsu_axi_r_bits_data[63:32]; + end else begin + buf_data_1 <= io_lsu_axi_r_bits_data[31:0]; + end + end else begin + buf_data_1 <= io_lsu_axi_r_bits_data[31:0]; + end + end else begin + buf_data_1 <= 32'h0; + end + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + buf_data_2 <= 32'h0; + end else if (buf_data_en_2) begin + if (_T_3913) begin + if (_T_3928) begin + buf_data_2 <= ibuf_data_out; + end else begin + buf_data_2 <= store_data_lo_r; + end + end else if (_T_3936) begin + buf_data_2 <= 32'h0; + end else if (_T_3940) begin + if (buf_error_en_2) begin + buf_data_2 <= io_lsu_axi_r_bits_data[31:0]; + end else if (buf_addr_2[2]) begin + buf_data_2 <= io_lsu_axi_r_bits_data[63:32]; + end else begin + buf_data_2 <= io_lsu_axi_r_bits_data[31:0]; + end + end else if (_T_3974) begin + if (_T_4052) begin + if (buf_addr_2[2]) begin + buf_data_2 <= io_lsu_axi_r_bits_data[63:32]; + end else begin + buf_data_2 <= io_lsu_axi_r_bits_data[31:0]; + end + end else begin + buf_data_2 <= io_lsu_axi_r_bits_data[31:0]; + end + end else begin + buf_data_2 <= 32'h0; + end + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + buf_data_3 <= 32'h0; + end else if (buf_data_en_3) begin + if (_T_4104) begin + if (_T_4119) begin + buf_data_3 <= ibuf_data_out; + end else begin + buf_data_3 <= store_data_lo_r; + end + end else if (_T_4127) begin + buf_data_3 <= 32'h0; + end else if (_T_4131) begin + if (buf_error_en_3) begin + buf_data_3 <= io_lsu_axi_r_bits_data[31:0]; + end else if (buf_addr_3[2]) begin + buf_data_3 <= io_lsu_axi_r_bits_data[63:32]; + end else begin + buf_data_3 <= io_lsu_axi_r_bits_data[31:0]; + end + end else if (_T_4165) begin + if (_T_4243) begin + if (buf_addr_3[2]) begin + buf_data_3 <= io_lsu_axi_r_bits_data[63:32]; + end else begin + buf_data_3 <= io_lsu_axi_r_bits_data[31:0]; + end + end else begin + buf_data_3 <= io_lsu_axi_r_bits_data[31:0]; + end + end else begin + buf_data_3 <= 32'h0; + end + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + ibuf_data <= 32'h0; + end else if (ibuf_wr_en) begin + ibuf_data <= ibuf_data_in; + end + end + always @(posedge io_lsu_free_c2_clk or posedge reset) begin + if (reset) begin + ibuf_timer <= 3'h0; + end else if (ibuf_wr_en) begin + ibuf_timer <= 3'h0; + end else if (_T_923) begin + ibuf_timer <= _T_926; + end + end + always @(posedge io_lsu_bus_ibuf_c1_clk or posedge reset) begin + if (reset) begin + ibuf_sideeffect <= 1'h0; + end else if (ibuf_wr_en) begin + ibuf_sideeffect <= io_is_sideeffects_r; + end + end + always @(posedge io_lsu_c2_r_clk or posedge reset) begin + if (reset) begin + WrPtr1_r <= 2'h0; + end else if (_T_1853) begin + WrPtr1_r <= 2'h0; + end else if (_T_1867) begin + WrPtr1_r <= 2'h1; + end else if (_T_1881) begin + WrPtr1_r <= 2'h2; + end else begin + WrPtr1_r <= 2'h3; + end + end + always @(posedge io_lsu_c2_r_clk or posedge reset) begin + if (reset) begin + WrPtr0_r <= 2'h0; + end else if (_T_1802) begin + WrPtr0_r <= 2'h0; + end else if (_T_1813) begin + WrPtr0_r <= 2'h1; + end else if (_T_1824) begin + WrPtr0_r <= 2'h2; + end else begin + WrPtr0_r <= 2'h3; + end + end + always @(posedge io_lsu_bus_ibuf_c1_clk or posedge reset) begin + if (reset) begin + ibuf_tag <= 2'h0; + end else if (ibuf_wr_en) begin + if (!(_T_866)) begin + if (io_ldst_dual_r) begin + ibuf_tag <= WrPtr1_r; + end else begin + ibuf_tag <= WrPtr0_r; + end + end + end + end + always @(posedge io_lsu_bus_ibuf_c1_clk or posedge reset) begin + if (reset) begin + ibuf_dualtag <= 2'h0; + end else if (ibuf_wr_en) begin + ibuf_dualtag <= WrPtr0_r; + end + end + always @(posedge io_lsu_bus_ibuf_c1_clk or posedge reset) begin + if (reset) begin + ibuf_dual <= 1'h0; + end else if (ibuf_wr_en) begin + ibuf_dual <= io_ldst_dual_r; + end + end + always @(posedge io_lsu_bus_ibuf_c1_clk or posedge reset) begin + if (reset) begin + ibuf_samedw <= 1'h0; + end else if (ibuf_wr_en) begin + ibuf_samedw <= ldst_samedw_r; + end + end + always @(posedge io_lsu_bus_ibuf_c1_clk or posedge reset) begin + if (reset) begin + ibuf_nomerge <= 1'h0; + end else if (ibuf_wr_en) begin + ibuf_nomerge <= io_no_dword_merge_r; + end + end + always @(posedge io_lsu_bus_ibuf_c1_clk or posedge reset) begin + if (reset) begin + ibuf_unsign <= 1'h0; + end else if (ibuf_wr_en) begin + ibuf_unsign <= io_lsu_pkt_r_bits_unsign; + end + end + always @(posedge io_lsu_bus_ibuf_c1_clk or posedge reset) begin + if (reset) begin + ibuf_sz <= 2'h0; + end else if (ibuf_wr_en) begin + ibuf_sz <= ibuf_sz_in; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + obuf_wr_timer <= 3'h0; + end else if (obuf_wr_en) begin + if (obuf_wr_en) begin + obuf_wr_timer <= 3'h0; + end else if (_T_1058) begin + obuf_wr_timer <= _T_1060; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_nomerge_0 <= 1'h0; + end else if (buf_wr_en_0) begin + buf_nomerge_0 <= buf_nomerge_in[0]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_nomerge_1 <= 1'h0; + end else if (buf_wr_en_1) begin + buf_nomerge_1 <= buf_nomerge_in[1]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_nomerge_2 <= 1'h0; + end else if (buf_wr_en_2) begin + buf_nomerge_2 <= buf_nomerge_in[2]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_nomerge_3 <= 1'h0; + end else if (buf_wr_en_3) begin + buf_nomerge_3 <= buf_nomerge_in[3]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4325 <= 1'h0; + end else if (buf_wr_en_3) begin + _T_4325 <= buf_sideeffect_in[3]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4322 <= 1'h0; + end else if (buf_wr_en_2) begin + _T_4322 <= buf_sideeffect_in[2]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4319 <= 1'h0; + end else if (buf_wr_en_1) begin + _T_4319 <= buf_sideeffect_in[1]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4316 <= 1'h0; + end else if (buf_wr_en_0) begin + _T_4316 <= buf_sideeffect_in[0]; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + obuf_sideeffect <= 1'h0; + end else if (_T_1780) begin + if (ibuf_buf_byp) begin + obuf_sideeffect <= io_is_sideeffects_r; + end else begin + obuf_sideeffect <= _T_1051; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_dual_3 <= 1'h0; + end else if (buf_wr_en_3) begin + buf_dual_3 <= buf_dual_in[3]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_dual_2 <= 1'h0; + end else if (buf_wr_en_2) begin + buf_dual_2 <= buf_dual_in[2]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_dual_1 <= 1'h0; + end else if (buf_wr_en_1) begin + buf_dual_1 <= buf_dual_in[1]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_dual_0 <= 1'h0; + end else if (buf_wr_en_0) begin + buf_dual_0 <= buf_dual_in[0]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_samedw_3 <= 1'h0; + end else if (buf_wr_en_3) begin + buf_samedw_3 <= buf_samedw_in[3]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_samedw_2 <= 1'h0; + end else if (buf_wr_en_2) begin + buf_samedw_2 <= buf_samedw_in[2]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_samedw_1 <= 1'h0; + end else if (buf_wr_en_1) begin + buf_samedw_1 <= buf_samedw_in[1]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_samedw_0 <= 1'h0; + end else if (buf_wr_en_0) begin + buf_samedw_0 <= buf_samedw_in[0]; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + obuf_write <= 1'h0; + end else if (_T_1780) begin + if (ibuf_buf_byp) begin + obuf_write <= io_lsu_pkt_r_bits_store; + end else begin + obuf_write <= _T_1202; + end + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + obuf_cmd_done <= 1'h0; + end else if (io_lsu_busm_clken) begin + obuf_cmd_done <= obuf_cmd_done_in; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + obuf_data_done <= 1'h0; + end else if (io_lsu_busm_clken) begin + obuf_data_done <= obuf_data_done_in; + end + end + always @(posedge io_lsu_free_c2_clk or posedge reset) begin + if (reset) begin + obuf_nosend <= 1'h0; + end else if (obuf_wr_en) begin + obuf_nosend <= obuf_nosend_in; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + obuf_addr <= 32'h0; + end else if (obuf_wr_en) begin + if (ibuf_buf_byp) begin + obuf_addr <= io_lsu_addr_r; + end else begin + obuf_addr <= _T_1287; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_sz_0 <= 2'h0; + end else if (buf_wr_en_0) begin + if (ibuf_drainvec_vld[0]) begin + buf_sz_0 <= ibuf_sz; + end else begin + buf_sz_0 <= ibuf_sz_in; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_sz_1 <= 2'h0; + end else if (buf_wr_en_1) begin + if (ibuf_drainvec_vld[1]) begin + buf_sz_1 <= ibuf_sz; + end else begin + buf_sz_1 <= ibuf_sz_in; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_sz_2 <= 2'h0; + end else if (buf_wr_en_2) begin + if (ibuf_drainvec_vld[2]) begin + buf_sz_2 <= ibuf_sz; + end else begin + buf_sz_2 <= ibuf_sz_in; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_sz_3 <= 2'h0; + end else if (buf_wr_en_3) begin + if (ibuf_drainvec_vld[3]) begin + buf_sz_3 <= ibuf_sz; + end else begin + buf_sz_3 <= ibuf_sz_in; + end + end + end + always @(posedge io_lsu_free_c2_clk or posedge reset) begin + if (reset) begin + obuf_rdrsp_pend <= 1'h0; + end else if (obuf_rdrsp_pend_en) begin + obuf_rdrsp_pend <= obuf_rdrsp_pend_in; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + obuf_rdrsp_tag <= 3'h0; + end else if (io_lsu_busm_clken) begin + if (_T_1330) begin + obuf_rdrsp_tag <= obuf_tag0; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_dualhi_3 <= 1'h0; + end else if (buf_wr_en_3) begin + buf_dualhi_3 <= buf_dualhi_in[3]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_dualhi_2 <= 1'h0; + end else if (buf_wr_en_2) begin + buf_dualhi_2 <= buf_dualhi_in[2]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_dualhi_1 <= 1'h0; + end else if (buf_wr_en_1) begin + buf_dualhi_1 <= buf_dualhi_in[1]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_dualhi_0 <= 1'h0; + end else if (buf_wr_en_0) begin + buf_dualhi_0 <= buf_dualhi_in[0]; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + obuf_sz <= 2'h0; + end else if (_T_1780) begin + if (ibuf_buf_byp) begin + obuf_sz <= ibuf_sz_in; + end else begin + obuf_sz <= _T_1300; + end + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + obuf_byteen <= 8'h0; + end else if (_T_1780) begin + obuf_byteen <= obuf_byteen_in; + end + end + always @(posedge clock or posedge reset) begin + if (reset) begin + obuf_data <= 64'h0; + end else if (obuf_wr_en) begin + obuf_data <= obuf_data_in; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_rspageQ_0 <= 4'h0; + end else begin + buf_rspageQ_0 <= {_T_3144,_T_3133}; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_rspageQ_1 <= 4'h0; + end else begin + buf_rspageQ_1 <= {_T_3159,_T_3148}; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_rspageQ_2 <= 4'h0; + end else begin + buf_rspageQ_2 <= {_T_3174,_T_3163}; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_rspageQ_3 <= 4'h0; + end else begin + buf_rspageQ_3 <= {_T_3189,_T_3178}; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4302 <= 1'h0; + end else if (buf_ldfwd_en_3) begin + if (_T_4104) begin + _T_4302 <= 1'h0; + end else if (_T_4127) begin + _T_4302 <= 1'h0; + end else begin + _T_4302 <= _T_4131; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4300 <= 1'h0; + end else if (buf_ldfwd_en_2) begin + if (_T_3913) begin + _T_4300 <= 1'h0; + end else if (_T_3936) begin + _T_4300 <= 1'h0; + end else begin + _T_4300 <= _T_3940; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4298 <= 1'h0; + end else if (buf_ldfwd_en_1) begin + if (_T_3722) begin + _T_4298 <= 1'h0; + end else if (_T_3745) begin + _T_4298 <= 1'h0; + end else begin + _T_4298 <= _T_3749; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4296 <= 1'h0; + end else if (buf_ldfwd_en_0) begin + if (_T_3531) begin + _T_4296 <= 1'h0; + end else if (_T_3554) begin + _T_4296 <= 1'h0; + end else begin + _T_4296 <= _T_3558; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_ldfwdtag_0 <= 2'h0; + end else if (buf_ldfwd_en_0) begin + if (_T_3531) begin + buf_ldfwdtag_0 <= 2'h0; + end else if (_T_3554) begin + buf_ldfwdtag_0 <= 2'h0; + end else if (_T_3558) begin + buf_ldfwdtag_0 <= obuf_rdrsp_tag[1:0]; + end else begin + buf_ldfwdtag_0 <= 2'h0; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_dualtag_0 <= 2'h0; + end else if (buf_wr_en_0) begin + if (ibuf_drainvec_vld[0]) begin + buf_dualtag_0 <= ibuf_dualtag; + end else if (_T_3346) begin + buf_dualtag_0 <= WrPtr0_r; + end else begin + buf_dualtag_0 <= WrPtr1_r; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_ldfwdtag_3 <= 2'h0; + end else if (buf_ldfwd_en_3) begin + if (_T_4104) begin + buf_ldfwdtag_3 <= 2'h0; + end else if (_T_4127) begin + buf_ldfwdtag_3 <= 2'h0; + end else if (_T_4131) begin + buf_ldfwdtag_3 <= obuf_rdrsp_tag[1:0]; + end else begin + buf_ldfwdtag_3 <= 2'h0; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_ldfwdtag_2 <= 2'h0; + end else if (buf_ldfwd_en_2) begin + if (_T_3913) begin + buf_ldfwdtag_2 <= 2'h0; + end else if (_T_3936) begin + buf_ldfwdtag_2 <= 2'h0; + end else if (_T_3940) begin + buf_ldfwdtag_2 <= obuf_rdrsp_tag[1:0]; + end else begin + buf_ldfwdtag_2 <= 2'h0; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_ldfwdtag_1 <= 2'h0; + end else if (buf_ldfwd_en_1) begin + if (_T_3722) begin + buf_ldfwdtag_1 <= 2'h0; + end else if (_T_3745) begin + buf_ldfwdtag_1 <= 2'h0; + end else if (_T_3749) begin + buf_ldfwdtag_1 <= obuf_rdrsp_tag[1:0]; + end else begin + buf_ldfwdtag_1 <= 2'h0; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_dualtag_1 <= 2'h0; + end else if (buf_wr_en_1) begin + if (ibuf_drainvec_vld[1]) begin + buf_dualtag_1 <= ibuf_dualtag; + end else if (_T_3355) begin + buf_dualtag_1 <= WrPtr0_r; + end else begin + buf_dualtag_1 <= WrPtr1_r; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_dualtag_2 <= 2'h0; + end else if (buf_wr_en_2) begin + if (ibuf_drainvec_vld[2]) begin + buf_dualtag_2 <= ibuf_dualtag; + end else if (_T_3364) begin + buf_dualtag_2 <= WrPtr0_r; + end else begin + buf_dualtag_2 <= WrPtr1_r; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + buf_dualtag_3 <= 2'h0; + end else if (buf_wr_en_3) begin + if (ibuf_drainvec_vld[3]) begin + buf_dualtag_3 <= ibuf_dualtag; + end else if (_T_3373) begin + buf_dualtag_3 <= WrPtr0_r; + end else begin + buf_dualtag_3 <= WrPtr1_r; + end + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4331 <= 1'h0; + end else if (buf_wr_en_0) begin + _T_4331 <= buf_unsign_in[0]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4334 <= 1'h0; + end else if (buf_wr_en_1) begin + _T_4334 <= buf_unsign_in[1]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4337 <= 1'h0; + end else if (buf_wr_en_2) begin + _T_4337 <= buf_unsign_in[2]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4340 <= 1'h0; + end else if (buf_wr_en_3) begin + _T_4340 <= buf_unsign_in[3]; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4406 <= 1'h0; + end else begin + _T_4406 <= _T_4402 & _T_4404; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4401 <= 1'h0; + end else begin + _T_4401 <= _T_4397 & _T_4399; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4396 <= 1'h0; + end else begin + _T_4396 <= _T_4392 & _T_4394; + end + end + always @(posedge io_lsu_bus_buf_c1_clk or posedge reset) begin + if (reset) begin + _T_4391 <= 1'h0; + end else begin + _T_4391 <= _T_4387 & _T_4389; + end + end + always @(posedge io_lsu_c2_r_clk or posedge reset) begin + if (reset) begin + lsu_nonblock_load_valid_r <= 1'h0; + end else begin + lsu_nonblock_load_valid_r <= io_dctl_busbuff_lsu_nonblock_load_valid_m; + end + end + always @(posedge io_lsu_c2_r_clk or posedge reset) begin + if (reset) begin + _T_4956 <= 1'h0; + end else begin + _T_4956 <= _T_4953 & _T_4513; + end + end +endmodule diff --git a/lsu_lsc_ctl.fir b/lsu_lsc_ctl.fir index 76a95948..2ca19b53 100644 --- a/lsu_lsc_ctl.fir +++ b/lsu_lsc_ctl.fir @@ -783,45 +783,45 @@ circuit lsu_lsc_ctl : node _T_151 = bits(io.lsu_exu.lsu_result_m, 31, 0) @[lsu_lsc_ctl.scala 223:103] node _T_152 = bits(store_data_d, 31, 0) @[lsu_lsc_ctl.scala 223:122] node store_data_m_in = mux(_T_150, _T_151, _T_152) @[lsu_lsc_ctl.scala 223:34] - node _T_153 = bits(io.lsu_addr_d, 2, 2) @[lsu_lsc_ctl.scala 225:61] - reg _T_154 : UInt<1>, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 225:47] - _T_154 <= _T_153 @[lsu_lsc_ctl.scala 225:47] - node _T_155 = bits(io.end_addr_d, 2, 2) @[lsu_lsc_ctl.scala 225:123] - reg _T_156 : UInt<1>, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 225:109] - _T_156 <= _T_155 @[lsu_lsc_ctl.scala 225:109] - node int = neq(_T_154, _T_156) @[lsu_lsc_ctl.scala 225:71] - node _T_157 = bits(io.lsu_addr_m, 2, 2) @[lsu_lsc_ctl.scala 226:62] - reg _T_158 : UInt<1>, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 226:48] - _T_158 <= _T_157 @[lsu_lsc_ctl.scala 226:48] - node _T_159 = bits(io.end_addr_m, 2, 2) @[lsu_lsc_ctl.scala 226:124] - reg _T_160 : UInt<1>, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 226:110] - _T_160 <= _T_159 @[lsu_lsc_ctl.scala 226:110] - node int1 = neq(_T_158, _T_160) @[lsu_lsc_ctl.scala 226:72] - reg store_data_pre_m : UInt, io.lsu_store_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 229:72] - store_data_pre_m <= store_data_m_in @[lsu_lsc_ctl.scala 229:72] - reg _T_161 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 230:62] - _T_161 <= io.lsu_addr_d @[lsu_lsc_ctl.scala 230:62] - io.lsu_addr_m <= _T_161 @[lsu_lsc_ctl.scala 230:24] - reg _T_162 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 231:62] - _T_162 <= io.lsu_addr_m @[lsu_lsc_ctl.scala 231:62] - io.lsu_addr_r <= _T_162 @[lsu_lsc_ctl.scala 231:24] - node _T_163 = bits(io.lsu_addr_m, 31, 3) @[lsu_lsc_ctl.scala 232:60] - node _T_164 = mux(int, end_addr_pre_m, _T_163) @[lsu_lsc_ctl.scala 232:27] - node _T_165 = bits(io.end_addr_d, 2, 0) @[lsu_lsc_ctl.scala 232:117] - reg _T_166 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 232:103] - _T_166 <= _T_165 @[lsu_lsc_ctl.scala 232:103] + node _T_153 = bits(io.lsu_addr_d, 2, 2) @[lsu_lsc_ctl.scala 224:62] + reg _T_154 : UInt<1>, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 224:48] + _T_154 <= _T_153 @[lsu_lsc_ctl.scala 224:48] + node _T_155 = bits(io.end_addr_d, 2, 2) @[lsu_lsc_ctl.scala 224:124] + reg _T_156 : UInt<1>, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 224:110] + _T_156 <= _T_155 @[lsu_lsc_ctl.scala 224:110] + node int = neq(_T_154, _T_156) @[lsu_lsc_ctl.scala 224:72] + node _T_157 = bits(io.lsu_addr_m, 2, 2) @[lsu_lsc_ctl.scala 225:62] + reg _T_158 : UInt<1>, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 225:48] + _T_158 <= _T_157 @[lsu_lsc_ctl.scala 225:48] + node _T_159 = bits(io.end_addr_m, 2, 2) @[lsu_lsc_ctl.scala 225:124] + reg _T_160 : UInt<1>, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 225:110] + _T_160 <= _T_159 @[lsu_lsc_ctl.scala 225:110] + node int1 = neq(_T_158, _T_160) @[lsu_lsc_ctl.scala 225:72] + reg store_data_pre_m : UInt, io.lsu_store_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 226:72] + store_data_pre_m <= store_data_m_in @[lsu_lsc_ctl.scala 226:72] + reg _T_161 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 227:62] + _T_161 <= io.lsu_addr_d @[lsu_lsc_ctl.scala 227:62] + io.lsu_addr_m <= _T_161 @[lsu_lsc_ctl.scala 227:24] + reg _T_162 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 228:62] + _T_162 <= io.lsu_addr_m @[lsu_lsc_ctl.scala 228:62] + io.lsu_addr_r <= _T_162 @[lsu_lsc_ctl.scala 228:24] + node _T_163 = bits(io.lsu_addr_m, 31, 3) @[lsu_lsc_ctl.scala 229:60] + node _T_164 = mux(int, end_addr_pre_m, _T_163) @[lsu_lsc_ctl.scala 229:27] + node _T_165 = bits(io.end_addr_d, 2, 0) @[lsu_lsc_ctl.scala 229:117] + reg _T_166 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 229:103] + _T_166 <= _T_165 @[lsu_lsc_ctl.scala 229:103] node _T_167 = cat(_T_164, _T_166) @[Cat.scala 29:58] - io.end_addr_m <= _T_167 @[lsu_lsc_ctl.scala 232:17] - node _T_168 = bits(io.lsu_addr_r, 31, 3) @[lsu_lsc_ctl.scala 233:61] - node _T_169 = mux(int1, end_addr_pre_r, _T_168) @[lsu_lsc_ctl.scala 233:27] - node _T_170 = bits(io.end_addr_m, 2, 0) @[lsu_lsc_ctl.scala 233:118] - reg _T_171 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 233:104] - _T_171 <= _T_170 @[lsu_lsc_ctl.scala 233:104] + io.end_addr_m <= _T_167 @[lsu_lsc_ctl.scala 229:17] + node _T_168 = bits(io.lsu_addr_r, 31, 3) @[lsu_lsc_ctl.scala 230:61] + node _T_169 = mux(int1, end_addr_pre_r, _T_168) @[lsu_lsc_ctl.scala 230:27] + node _T_170 = bits(io.end_addr_m, 2, 0) @[lsu_lsc_ctl.scala 230:118] + reg _T_171 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 230:104] + _T_171 <= _T_170 @[lsu_lsc_ctl.scala 230:104] node _T_172 = cat(_T_169, _T_171) @[Cat.scala 29:58] - io.end_addr_r <= _T_172 @[lsu_lsc_ctl.scala 233:17] - node _T_173 = bits(io.end_addr_d, 31, 3) @[lsu_lsc_ctl.scala 234:41] - node _T_174 = and(io.lsu_pkt_d.valid, io.ldst_dual_d) @[lsu_lsc_ctl.scala 234:69] - node _T_175 = or(_T_174, io.clk_override) @[lsu_lsc_ctl.scala 234:87] + io.end_addr_r <= _T_172 @[lsu_lsc_ctl.scala 230:17] + node _T_173 = bits(io.end_addr_d, 31, 3) @[lsu_lsc_ctl.scala 231:41] + node _T_174 = and(io.lsu_pkt_d.valid, io.ldst_dual_d) @[lsu_lsc_ctl.scala 231:69] + node _T_175 = or(_T_174, io.clk_override) @[lsu_lsc_ctl.scala 231:87] node _T_176 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] inst rvclkhdr_1 of rvclkhdr_1 @[lib.scala 404:23] rvclkhdr_1.clock <= clock @@ -833,10 +833,10 @@ circuit lsu_lsc_ctl : when _T_175 : @[Reg.scala 28:19] _T_177 <= _T_173 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - end_addr_pre_m <= _T_177 @[lsu_lsc_ctl.scala 234:18] - node _T_178 = bits(io.end_addr_m, 31, 3) @[lsu_lsc_ctl.scala 235:41] - node _T_179 = and(io.lsu_pkt_m.valid, int) @[lsu_lsc_ctl.scala 235:69] - node _T_180 = or(_T_179, io.clk_override) @[lsu_lsc_ctl.scala 235:76] + end_addr_pre_m <= _T_177 @[lsu_lsc_ctl.scala 231:18] + node _T_178 = bits(io.end_addr_m, 31, 3) @[lsu_lsc_ctl.scala 232:41] + node _T_179 = and(io.lsu_pkt_m.valid, int) @[lsu_lsc_ctl.scala 232:69] + node _T_180 = or(_T_179, io.clk_override) @[lsu_lsc_ctl.scala 232:76] node _T_181 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] inst rvclkhdr_2 of rvclkhdr_2 @[lib.scala 404:23] rvclkhdr_2.clock <= clock @@ -848,25 +848,25 @@ circuit lsu_lsc_ctl : when _T_180 : @[Reg.scala 28:19] _T_182 <= _T_178 @[Reg.scala 28:23] skip @[Reg.scala 28:19] - end_addr_pre_r <= _T_182 @[lsu_lsc_ctl.scala 235:18] - reg _T_183 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 236:62] - _T_183 <= io.addr_in_dccm_d @[lsu_lsc_ctl.scala 236:62] - io.addr_in_dccm_m <= _T_183 @[lsu_lsc_ctl.scala 236:24] - reg _T_184 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 237:62] - _T_184 <= io.addr_in_dccm_m @[lsu_lsc_ctl.scala 237:62] - io.addr_in_dccm_r <= _T_184 @[lsu_lsc_ctl.scala 237:24] - reg _T_185 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 238:62] - _T_185 <= io.addr_in_pic_d @[lsu_lsc_ctl.scala 238:62] - io.addr_in_pic_m <= _T_185 @[lsu_lsc_ctl.scala 238:24] - reg _T_186 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 239:62] - _T_186 <= io.addr_in_pic_m @[lsu_lsc_ctl.scala 239:62] - io.addr_in_pic_r <= _T_186 @[lsu_lsc_ctl.scala 239:24] - reg _T_187 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 240:62] - _T_187 <= addrcheck.io.addr_external_d @[lsu_lsc_ctl.scala 240:62] - io.addr_external_m <= _T_187 @[lsu_lsc_ctl.scala 240:24] - reg addr_external_r : UInt<1>, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 241:66] - addr_external_r <= io.addr_external_m @[lsu_lsc_ctl.scala 241:66] - node _T_188 = or(io.addr_external_m, io.clk_override) @[lsu_lsc_ctl.scala 242:77] + end_addr_pre_r <= _T_182 @[lsu_lsc_ctl.scala 232:18] + reg _T_183 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 233:62] + _T_183 <= io.addr_in_dccm_d @[lsu_lsc_ctl.scala 233:62] + io.addr_in_dccm_m <= _T_183 @[lsu_lsc_ctl.scala 233:24] + reg _T_184 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 234:62] + _T_184 <= io.addr_in_dccm_m @[lsu_lsc_ctl.scala 234:62] + io.addr_in_dccm_r <= _T_184 @[lsu_lsc_ctl.scala 234:24] + reg _T_185 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 235:62] + _T_185 <= io.addr_in_pic_d @[lsu_lsc_ctl.scala 235:62] + io.addr_in_pic_m <= _T_185 @[lsu_lsc_ctl.scala 235:24] + reg _T_186 : UInt, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 236:62] + _T_186 <= io.addr_in_pic_m @[lsu_lsc_ctl.scala 236:62] + io.addr_in_pic_r <= _T_186 @[lsu_lsc_ctl.scala 236:24] + reg _T_187 : UInt, io.lsu_c1_m_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 237:62] + _T_187 <= addrcheck.io.addr_external_d @[lsu_lsc_ctl.scala 237:62] + io.addr_external_m <= _T_187 @[lsu_lsc_ctl.scala 237:24] + reg addr_external_r : UInt<1>, io.lsu_c1_r_clk with : (reset => (reset, UInt<1>("h00"))) @[lsu_lsc_ctl.scala 238:66] + addr_external_r <= io.addr_external_m @[lsu_lsc_ctl.scala 238:66] + node _T_188 = or(io.addr_external_m, io.clk_override) @[lsu_lsc_ctl.scala 239:77] node _T_189 = bits(io.scan_mode, 0, 0) @[lib.scala 8:44] inst rvclkhdr_3 of rvclkhdr_3 @[lib.scala 404:23] rvclkhdr_3.clock <= clock @@ -878,110 +878,110 @@ circuit lsu_lsc_ctl : when _T_188 : @[Reg.scala 28:19] bus_read_data_r <= io.bus_read_data_m @[Reg.scala 28:23] skip @[Reg.scala 28:19] - node _T_190 = bits(io.lsu_ld_data_corr_r, 31, 1) @[lsu_lsc_ctl.scala 245:52] - io.lsu_fir_addr <= _T_190 @[lsu_lsc_ctl.scala 245:28] - io.lsu_addr_d <= full_addr_d @[lsu_lsc_ctl.scala 247:28] - node _T_191 = or(io.lsu_pkt_r.bits.store, io.lsu_pkt_r.bits.load) @[lsu_lsc_ctl.scala 249:68] - node _T_192 = and(io.lsu_pkt_r.valid, _T_191) @[lsu_lsc_ctl.scala 249:41] - node _T_193 = eq(io.flush_r, UInt<1>("h00")) @[lsu_lsc_ctl.scala 249:96] - node _T_194 = and(_T_192, _T_193) @[lsu_lsc_ctl.scala 249:94] - node _T_195 = eq(io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[lsu_lsc_ctl.scala 249:110] - node _T_196 = and(_T_194, _T_195) @[lsu_lsc_ctl.scala 249:108] - io.lsu_commit_r <= _T_196 @[lsu_lsc_ctl.scala 249:19] - node _T_197 = bits(io.picm_mask_data_m, 31, 0) @[lsu_lsc_ctl.scala 250:52] - node _T_198 = eq(io.addr_in_pic_m, UInt<1>("h00")) @[lsu_lsc_ctl.scala 250:69] + node _T_190 = bits(io.lsu_ld_data_corr_r, 31, 1) @[lsu_lsc_ctl.scala 242:52] + io.lsu_fir_addr <= _T_190 @[lsu_lsc_ctl.scala 242:28] + io.lsu_addr_d <= full_addr_d @[lsu_lsc_ctl.scala 244:28] + node _T_191 = or(io.lsu_pkt_r.bits.store, io.lsu_pkt_r.bits.load) @[lsu_lsc_ctl.scala 246:68] + node _T_192 = and(io.lsu_pkt_r.valid, _T_191) @[lsu_lsc_ctl.scala 246:41] + node _T_193 = eq(io.flush_r, UInt<1>("h00")) @[lsu_lsc_ctl.scala 246:96] + node _T_194 = and(_T_192, _T_193) @[lsu_lsc_ctl.scala 246:94] + node _T_195 = eq(io.lsu_pkt_r.bits.dma, UInt<1>("h00")) @[lsu_lsc_ctl.scala 246:110] + node _T_196 = and(_T_194, _T_195) @[lsu_lsc_ctl.scala 246:108] + io.lsu_commit_r <= _T_196 @[lsu_lsc_ctl.scala 246:19] + node _T_197 = bits(io.picm_mask_data_m, 31, 0) @[lsu_lsc_ctl.scala 247:52] + node _T_198 = eq(io.addr_in_pic_m, UInt<1>("h00")) @[lsu_lsc_ctl.scala 247:69] node _T_199 = bits(_T_198, 0, 0) @[Bitwise.scala 72:15] node _T_200 = mux(_T_199, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_201 = or(_T_197, _T_200) @[lsu_lsc_ctl.scala 250:59] - node _T_202 = bits(io.lsu_pkt_m.bits.store_data_bypass_m, 0, 0) @[lsu_lsc_ctl.scala 250:133] - node _T_203 = mux(_T_202, io.lsu_exu.lsu_result_m, store_data_pre_m) @[lsu_lsc_ctl.scala 250:94] - node _T_204 = and(_T_201, _T_203) @[lsu_lsc_ctl.scala 250:89] - io.store_data_m <= _T_204 @[lsu_lsc_ctl.scala 250:29] - node _T_205 = mux(io.addr_external_m, io.bus_read_data_m, io.lsu_ld_data_m) @[lsu_lsc_ctl.scala 271:33] - lsu_ld_datafn_m <= _T_205 @[lsu_lsc_ctl.scala 271:27] - node _T_206 = eq(addr_external_r, UInt<1>("h01")) @[lsu_lsc_ctl.scala 272:49] - node _T_207 = mux(_T_206, bus_read_data_r, io.lsu_ld_data_corr_r) @[lsu_lsc_ctl.scala 272:33] - lsu_ld_datafn_corr_r <= _T_207 @[lsu_lsc_ctl.scala 272:27] - node _T_208 = and(io.lsu_pkt_m.bits.unsign, io.lsu_pkt_m.bits.by) @[lsu_lsc_ctl.scala 273:74] + node _T_201 = or(_T_197, _T_200) @[lsu_lsc_ctl.scala 247:59] + node _T_202 = bits(io.lsu_pkt_m.bits.store_data_bypass_m, 0, 0) @[lsu_lsc_ctl.scala 247:133] + node _T_203 = mux(_T_202, io.lsu_exu.lsu_result_m, store_data_pre_m) @[lsu_lsc_ctl.scala 247:94] + node _T_204 = and(_T_201, _T_203) @[lsu_lsc_ctl.scala 247:89] + io.store_data_m <= _T_204 @[lsu_lsc_ctl.scala 247:29] + node _T_205 = mux(io.addr_external_m, io.bus_read_data_m, io.lsu_ld_data_m) @[lsu_lsc_ctl.scala 268:33] + lsu_ld_datafn_m <= _T_205 @[lsu_lsc_ctl.scala 268:27] + node _T_206 = eq(addr_external_r, UInt<1>("h01")) @[lsu_lsc_ctl.scala 269:49] + node _T_207 = mux(_T_206, bus_read_data_r, io.lsu_ld_data_corr_r) @[lsu_lsc_ctl.scala 269:33] + lsu_ld_datafn_corr_r <= _T_207 @[lsu_lsc_ctl.scala 269:27] + node _T_208 = and(io.lsu_pkt_m.bits.unsign, io.lsu_pkt_m.bits.by) @[lsu_lsc_ctl.scala 270:74] node _T_209 = bits(_T_208, 0, 0) @[Bitwise.scala 72:15] node _T_210 = mux(_T_209, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_211 = bits(lsu_ld_datafn_m, 7, 0) @[lsu_lsc_ctl.scala 273:133] + node _T_211 = bits(lsu_ld_datafn_m, 7, 0) @[lsu_lsc_ctl.scala 270:133] node _T_212 = cat(UInt<24>("h00"), _T_211) @[Cat.scala 29:58] - node _T_213 = and(_T_210, _T_212) @[lsu_lsc_ctl.scala 273:102] - node _T_214 = and(io.lsu_pkt_m.bits.unsign, io.lsu_pkt_m.bits.half) @[lsu_lsc_ctl.scala 274:43] + node _T_213 = and(_T_210, _T_212) @[lsu_lsc_ctl.scala 270:102] + node _T_214 = and(io.lsu_pkt_m.bits.unsign, io.lsu_pkt_m.bits.half) @[lsu_lsc_ctl.scala 271:43] node _T_215 = bits(_T_214, 0, 0) @[Bitwise.scala 72:15] node _T_216 = mux(_T_215, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_217 = bits(lsu_ld_datafn_m, 15, 0) @[lsu_lsc_ctl.scala 274:102] + node _T_217 = bits(lsu_ld_datafn_m, 15, 0) @[lsu_lsc_ctl.scala 271:102] node _T_218 = cat(UInt<16>("h00"), _T_217) @[Cat.scala 29:58] - node _T_219 = and(_T_216, _T_218) @[lsu_lsc_ctl.scala 274:71] - node _T_220 = or(_T_213, _T_219) @[lsu_lsc_ctl.scala 273:141] - node _T_221 = eq(io.lsu_pkt_m.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 275:17] - node _T_222 = and(_T_221, io.lsu_pkt_m.bits.by) @[lsu_lsc_ctl.scala 275:43] + node _T_219 = and(_T_216, _T_218) @[lsu_lsc_ctl.scala 271:71] + node _T_220 = or(_T_213, _T_219) @[lsu_lsc_ctl.scala 270:141] + node _T_221 = eq(io.lsu_pkt_m.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 272:17] + node _T_222 = and(_T_221, io.lsu_pkt_m.bits.by) @[lsu_lsc_ctl.scala 272:43] node _T_223 = bits(_T_222, 0, 0) @[Bitwise.scala 72:15] node _T_224 = mux(_T_223, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_225 = bits(lsu_ld_datafn_m, 7, 7) @[lsu_lsc_ctl.scala 275:102] + node _T_225 = bits(lsu_ld_datafn_m, 7, 7) @[lsu_lsc_ctl.scala 272:102] node _T_226 = bits(_T_225, 0, 0) @[Bitwise.scala 72:15] node _T_227 = mux(_T_226, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12] - node _T_228 = bits(lsu_ld_datafn_m, 7, 0) @[lsu_lsc_ctl.scala 275:125] + node _T_228 = bits(lsu_ld_datafn_m, 7, 0) @[lsu_lsc_ctl.scala 272:125] node _T_229 = cat(_T_227, _T_228) @[Cat.scala 29:58] - node _T_230 = and(_T_224, _T_229) @[lsu_lsc_ctl.scala 275:71] - node _T_231 = or(_T_220, _T_230) @[lsu_lsc_ctl.scala 274:114] - node _T_232 = eq(io.lsu_pkt_m.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 276:17] - node _T_233 = and(_T_232, io.lsu_pkt_m.bits.half) @[lsu_lsc_ctl.scala 276:43] + node _T_230 = and(_T_224, _T_229) @[lsu_lsc_ctl.scala 272:71] + node _T_231 = or(_T_220, _T_230) @[lsu_lsc_ctl.scala 271:114] + node _T_232 = eq(io.lsu_pkt_m.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 273:17] + node _T_233 = and(_T_232, io.lsu_pkt_m.bits.half) @[lsu_lsc_ctl.scala 273:43] node _T_234 = bits(_T_233, 0, 0) @[Bitwise.scala 72:15] node _T_235 = mux(_T_234, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_236 = bits(lsu_ld_datafn_m, 15, 15) @[lsu_lsc_ctl.scala 276:101] + node _T_236 = bits(lsu_ld_datafn_m, 15, 15) @[lsu_lsc_ctl.scala 273:101] node _T_237 = bits(_T_236, 0, 0) @[Bitwise.scala 72:15] node _T_238 = mux(_T_237, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] - node _T_239 = bits(lsu_ld_datafn_m, 15, 0) @[lsu_lsc_ctl.scala 276:125] + node _T_239 = bits(lsu_ld_datafn_m, 15, 0) @[lsu_lsc_ctl.scala 273:125] node _T_240 = cat(_T_238, _T_239) @[Cat.scala 29:58] - node _T_241 = and(_T_235, _T_240) @[lsu_lsc_ctl.scala 276:71] - node _T_242 = or(_T_231, _T_241) @[lsu_lsc_ctl.scala 275:134] + node _T_241 = and(_T_235, _T_240) @[lsu_lsc_ctl.scala 273:71] + node _T_242 = or(_T_231, _T_241) @[lsu_lsc_ctl.scala 272:134] node _T_243 = bits(io.lsu_pkt_m.bits.word, 0, 0) @[Bitwise.scala 72:15] node _T_244 = mux(_T_243, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_245 = bits(lsu_ld_datafn_m, 31, 0) @[lsu_lsc_ctl.scala 277:60] - node _T_246 = and(_T_244, _T_245) @[lsu_lsc_ctl.scala 277:43] - node _T_247 = or(_T_242, _T_246) @[lsu_lsc_ctl.scala 276:134] - io.lsu_exu.lsu_result_m <= _T_247 @[lsu_lsc_ctl.scala 273:35] - node _T_248 = and(io.lsu_pkt_r.bits.unsign, io.lsu_pkt_r.bits.by) @[lsu_lsc_ctl.scala 278:66] + node _T_245 = bits(lsu_ld_datafn_m, 31, 0) @[lsu_lsc_ctl.scala 274:60] + node _T_246 = and(_T_244, _T_245) @[lsu_lsc_ctl.scala 274:43] + node _T_247 = or(_T_242, _T_246) @[lsu_lsc_ctl.scala 273:134] + io.lsu_exu.lsu_result_m <= _T_247 @[lsu_lsc_ctl.scala 270:35] + node _T_248 = and(io.lsu_pkt_r.bits.unsign, io.lsu_pkt_r.bits.by) @[lsu_lsc_ctl.scala 275:66] node _T_249 = bits(_T_248, 0, 0) @[Bitwise.scala 72:15] node _T_250 = mux(_T_249, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_251 = bits(lsu_ld_datafn_corr_r, 7, 0) @[lsu_lsc_ctl.scala 278:130] + node _T_251 = bits(lsu_ld_datafn_corr_r, 7, 0) @[lsu_lsc_ctl.scala 275:130] node _T_252 = cat(UInt<24>("h00"), _T_251) @[Cat.scala 29:58] - node _T_253 = and(_T_250, _T_252) @[lsu_lsc_ctl.scala 278:94] - node _T_254 = and(io.lsu_pkt_r.bits.unsign, io.lsu_pkt_r.bits.half) @[lsu_lsc_ctl.scala 279:43] + node _T_253 = and(_T_250, _T_252) @[lsu_lsc_ctl.scala 275:94] + node _T_254 = and(io.lsu_pkt_r.bits.unsign, io.lsu_pkt_r.bits.half) @[lsu_lsc_ctl.scala 276:43] node _T_255 = bits(_T_254, 0, 0) @[Bitwise.scala 72:15] node _T_256 = mux(_T_255, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_257 = bits(lsu_ld_datafn_corr_r, 15, 0) @[lsu_lsc_ctl.scala 279:107] + node _T_257 = bits(lsu_ld_datafn_corr_r, 15, 0) @[lsu_lsc_ctl.scala 276:107] node _T_258 = cat(UInt<16>("h00"), _T_257) @[Cat.scala 29:58] - node _T_259 = and(_T_256, _T_258) @[lsu_lsc_ctl.scala 279:71] - node _T_260 = or(_T_253, _T_259) @[lsu_lsc_ctl.scala 278:138] - node _T_261 = eq(io.lsu_pkt_r.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 280:17] - node _T_262 = and(_T_261, io.lsu_pkt_r.bits.by) @[lsu_lsc_ctl.scala 280:43] + node _T_259 = and(_T_256, _T_258) @[lsu_lsc_ctl.scala 276:71] + node _T_260 = or(_T_253, _T_259) @[lsu_lsc_ctl.scala 275:138] + node _T_261 = eq(io.lsu_pkt_r.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 277:17] + node _T_262 = and(_T_261, io.lsu_pkt_r.bits.by) @[lsu_lsc_ctl.scala 277:43] node _T_263 = bits(_T_262, 0, 0) @[Bitwise.scala 72:15] node _T_264 = mux(_T_263, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_265 = bits(lsu_ld_datafn_corr_r, 7, 7) @[lsu_lsc_ctl.scala 280:107] + node _T_265 = bits(lsu_ld_datafn_corr_r, 7, 7) @[lsu_lsc_ctl.scala 277:107] node _T_266 = bits(_T_265, 0, 0) @[Bitwise.scala 72:15] node _T_267 = mux(_T_266, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 72:12] - node _T_268 = bits(lsu_ld_datafn_corr_r, 7, 0) @[lsu_lsc_ctl.scala 280:135] + node _T_268 = bits(lsu_ld_datafn_corr_r, 7, 0) @[lsu_lsc_ctl.scala 277:135] node _T_269 = cat(_T_267, _T_268) @[Cat.scala 29:58] - node _T_270 = and(_T_264, _T_269) @[lsu_lsc_ctl.scala 280:71] - node _T_271 = or(_T_260, _T_270) @[lsu_lsc_ctl.scala 279:119] - node _T_272 = eq(io.lsu_pkt_r.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 281:17] - node _T_273 = and(_T_272, io.lsu_pkt_r.bits.half) @[lsu_lsc_ctl.scala 281:43] + node _T_270 = and(_T_264, _T_269) @[lsu_lsc_ctl.scala 277:71] + node _T_271 = or(_T_260, _T_270) @[lsu_lsc_ctl.scala 276:119] + node _T_272 = eq(io.lsu_pkt_r.bits.unsign, UInt<1>("h00")) @[lsu_lsc_ctl.scala 278:17] + node _T_273 = and(_T_272, io.lsu_pkt_r.bits.half) @[lsu_lsc_ctl.scala 278:43] node _T_274 = bits(_T_273, 0, 0) @[Bitwise.scala 72:15] node _T_275 = mux(_T_274, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_276 = bits(lsu_ld_datafn_corr_r, 15, 15) @[lsu_lsc_ctl.scala 281:106] + node _T_276 = bits(lsu_ld_datafn_corr_r, 15, 15) @[lsu_lsc_ctl.scala 278:106] node _T_277 = bits(_T_276, 0, 0) @[Bitwise.scala 72:15] node _T_278 = mux(_T_277, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 72:12] - node _T_279 = bits(lsu_ld_datafn_corr_r, 15, 0) @[lsu_lsc_ctl.scala 281:135] + node _T_279 = bits(lsu_ld_datafn_corr_r, 15, 0) @[lsu_lsc_ctl.scala 278:135] node _T_280 = cat(_T_278, _T_279) @[Cat.scala 29:58] - node _T_281 = and(_T_275, _T_280) @[lsu_lsc_ctl.scala 281:71] - node _T_282 = or(_T_271, _T_281) @[lsu_lsc_ctl.scala 280:144] + node _T_281 = and(_T_275, _T_280) @[lsu_lsc_ctl.scala 278:71] + node _T_282 = or(_T_271, _T_281) @[lsu_lsc_ctl.scala 277:144] node _T_283 = bits(io.lsu_pkt_r.bits.word, 0, 0) @[Bitwise.scala 72:15] node _T_284 = mux(_T_283, UInt<32>("h0ffffffff"), UInt<32>("h00")) @[Bitwise.scala 72:12] - node _T_285 = bits(lsu_ld_datafn_corr_r, 31, 0) @[lsu_lsc_ctl.scala 282:65] - node _T_286 = and(_T_284, _T_285) @[lsu_lsc_ctl.scala 282:43] - node _T_287 = or(_T_282, _T_286) @[lsu_lsc_ctl.scala 281:144] - io.lsu_result_corr_r <= _T_287 @[lsu_lsc_ctl.scala 278:27] + node _T_285 = bits(lsu_ld_datafn_corr_r, 31, 0) @[lsu_lsc_ctl.scala 279:65] + node _T_286 = and(_T_284, _T_285) @[lsu_lsc_ctl.scala 279:43] + node _T_287 = or(_T_282, _T_286) @[lsu_lsc_ctl.scala 278:144] + io.lsu_result_corr_r <= _T_287 @[lsu_lsc_ctl.scala 275:27] diff --git a/lsu_lsc_ctl.v b/lsu_lsc_ctl.v index 528cdc60..1c271619 100644 --- a/lsu_lsc_ctl.v +++ b/lsu_lsc_ctl.v @@ -526,92 +526,92 @@ module lsu_lsc_ctl( reg _T_143; // @[lsu_lsc_ctl.scala 219:65] wire [5:0] _T_146 = {io_dma_lsc_ctl_dma_mem_addr[2:0],3'h0}; // @[Cat.scala 29:58] wire [63:0] dma_mem_wdata_shifted = io_dma_lsc_ctl_dma_mem_wdata >> _T_146; // @[lsu_lsc_ctl.scala 221:66] - reg _T_154; // @[lsu_lsc_ctl.scala 225:47] - reg _T_156; // @[lsu_lsc_ctl.scala 225:109] - wire int_ = _T_154 != _T_156; // @[lsu_lsc_ctl.scala 225:71] - reg _T_158; // @[lsu_lsc_ctl.scala 226:48] - reg _T_160; // @[lsu_lsc_ctl.scala 226:110] - wire int1 = _T_158 != _T_160; // @[lsu_lsc_ctl.scala 226:72] - reg [31:0] store_data_pre_m; // @[lsu_lsc_ctl.scala 229:72] - reg [31:0] _T_161; // @[lsu_lsc_ctl.scala 230:62] - reg [31:0] _T_162; // @[lsu_lsc_ctl.scala 231:62] + reg _T_154; // @[lsu_lsc_ctl.scala 224:48] + reg _T_156; // @[lsu_lsc_ctl.scala 224:110] + wire int_ = _T_154 != _T_156; // @[lsu_lsc_ctl.scala 224:72] + reg _T_158; // @[lsu_lsc_ctl.scala 225:48] + reg _T_160; // @[lsu_lsc_ctl.scala 225:110] + wire int1 = _T_158 != _T_160; // @[lsu_lsc_ctl.scala 225:72] + reg [31:0] store_data_pre_m; // @[lsu_lsc_ctl.scala 226:72] + reg [31:0] _T_161; // @[lsu_lsc_ctl.scala 227:62] + reg [31:0] _T_162; // @[lsu_lsc_ctl.scala 228:62] reg [28:0] end_addr_pre_m; // @[Reg.scala 27:20] - wire [28:0] _T_164 = int_ ? end_addr_pre_m : io_lsu_addr_m[31:3]; // @[lsu_lsc_ctl.scala 232:27] - reg [2:0] _T_166; // @[lsu_lsc_ctl.scala 232:103] + wire [28:0] _T_164 = int_ ? end_addr_pre_m : io_lsu_addr_m[31:3]; // @[lsu_lsc_ctl.scala 229:27] + reg [2:0] _T_166; // @[lsu_lsc_ctl.scala 229:103] reg [28:0] end_addr_pre_r; // @[Reg.scala 27:20] - wire [28:0] _T_169 = int1 ? end_addr_pre_r : io_lsu_addr_r[31:3]; // @[lsu_lsc_ctl.scala 233:27] - reg [2:0] _T_171; // @[lsu_lsc_ctl.scala 233:104] - wire _T_174 = io_lsu_pkt_d_valid & io_ldst_dual_d; // @[lsu_lsc_ctl.scala 234:69] - wire _T_175 = _T_174 | io_clk_override; // @[lsu_lsc_ctl.scala 234:87] - wire _T_179 = io_lsu_pkt_m_valid & int_; // @[lsu_lsc_ctl.scala 235:69] - wire _T_180 = _T_179 | io_clk_override; // @[lsu_lsc_ctl.scala 235:76] - reg _T_183; // @[lsu_lsc_ctl.scala 236:62] - reg _T_184; // @[lsu_lsc_ctl.scala 237:62] - reg _T_185; // @[lsu_lsc_ctl.scala 238:62] - reg _T_186; // @[lsu_lsc_ctl.scala 239:62] - reg _T_187; // @[lsu_lsc_ctl.scala 240:62] - reg addr_external_r; // @[lsu_lsc_ctl.scala 241:66] - wire _T_188 = io_addr_external_m | io_clk_override; // @[lsu_lsc_ctl.scala 242:77] + wire [28:0] _T_169 = int1 ? end_addr_pre_r : io_lsu_addr_r[31:3]; // @[lsu_lsc_ctl.scala 230:27] + reg [2:0] _T_171; // @[lsu_lsc_ctl.scala 230:104] + wire _T_174 = io_lsu_pkt_d_valid & io_ldst_dual_d; // @[lsu_lsc_ctl.scala 231:69] + wire _T_175 = _T_174 | io_clk_override; // @[lsu_lsc_ctl.scala 231:87] + wire _T_179 = io_lsu_pkt_m_valid & int_; // @[lsu_lsc_ctl.scala 232:69] + wire _T_180 = _T_179 | io_clk_override; // @[lsu_lsc_ctl.scala 232:76] + reg _T_183; // @[lsu_lsc_ctl.scala 233:62] + reg _T_184; // @[lsu_lsc_ctl.scala 234:62] + reg _T_185; // @[lsu_lsc_ctl.scala 235:62] + reg _T_186; // @[lsu_lsc_ctl.scala 236:62] + reg _T_187; // @[lsu_lsc_ctl.scala 237:62] + reg addr_external_r; // @[lsu_lsc_ctl.scala 238:66] + wire _T_188 = io_addr_external_m | io_clk_override; // @[lsu_lsc_ctl.scala 239:77] reg [31:0] bus_read_data_r; // @[Reg.scala 27:20] - wire _T_191 = io_lsu_pkt_r_bits_store | io_lsu_pkt_r_bits_load; // @[lsu_lsc_ctl.scala 249:68] - wire _T_192 = io_lsu_pkt_r_valid & _T_191; // @[lsu_lsc_ctl.scala 249:41] - wire _T_193 = ~io_flush_r; // @[lsu_lsc_ctl.scala 249:96] - wire _T_194 = _T_192 & _T_193; // @[lsu_lsc_ctl.scala 249:94] - wire _T_195 = ~io_lsu_pkt_r_bits_dma; // @[lsu_lsc_ctl.scala 249:110] - wire _T_198 = ~io_addr_in_pic_m; // @[lsu_lsc_ctl.scala 250:69] + wire _T_191 = io_lsu_pkt_r_bits_store | io_lsu_pkt_r_bits_load; // @[lsu_lsc_ctl.scala 246:68] + wire _T_192 = io_lsu_pkt_r_valid & _T_191; // @[lsu_lsc_ctl.scala 246:41] + wire _T_193 = ~io_flush_r; // @[lsu_lsc_ctl.scala 246:96] + wire _T_194 = _T_192 & _T_193; // @[lsu_lsc_ctl.scala 246:94] + wire _T_195 = ~io_lsu_pkt_r_bits_dma; // @[lsu_lsc_ctl.scala 246:110] + wire _T_198 = ~io_addr_in_pic_m; // @[lsu_lsc_ctl.scala 247:69] wire [31:0] _T_200 = _T_198 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_201 = io_picm_mask_data_m | _T_200; // @[lsu_lsc_ctl.scala 250:59] - wire [31:0] _T_203 = io_lsu_pkt_m_bits_store_data_bypass_m ? io_lsu_exu_lsu_result_m : store_data_pre_m; // @[lsu_lsc_ctl.scala 250:94] - wire [31:0] lsu_ld_datafn_m = io_addr_external_m ? io_bus_read_data_m : io_lsu_ld_data_m; // @[lsu_lsc_ctl.scala 271:33] - wire [31:0] lsu_ld_datafn_corr_r = addr_external_r ? bus_read_data_r : io_lsu_ld_data_corr_r; // @[lsu_lsc_ctl.scala 272:33] - wire _T_208 = io_lsu_pkt_m_bits_unsign & io_lsu_pkt_m_bits_by; // @[lsu_lsc_ctl.scala 273:74] + wire [31:0] _T_201 = io_picm_mask_data_m | _T_200; // @[lsu_lsc_ctl.scala 247:59] + wire [31:0] _T_203 = io_lsu_pkt_m_bits_store_data_bypass_m ? io_lsu_exu_lsu_result_m : store_data_pre_m; // @[lsu_lsc_ctl.scala 247:94] + wire [31:0] lsu_ld_datafn_m = io_addr_external_m ? io_bus_read_data_m : io_lsu_ld_data_m; // @[lsu_lsc_ctl.scala 268:33] + wire [31:0] lsu_ld_datafn_corr_r = addr_external_r ? bus_read_data_r : io_lsu_ld_data_corr_r; // @[lsu_lsc_ctl.scala 269:33] + wire _T_208 = io_lsu_pkt_m_bits_unsign & io_lsu_pkt_m_bits_by; // @[lsu_lsc_ctl.scala 270:74] wire [31:0] _T_210 = _T_208 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_212 = {24'h0,lsu_ld_datafn_m[7:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_213 = _T_210 & _T_212; // @[lsu_lsc_ctl.scala 273:102] - wire _T_214 = io_lsu_pkt_m_bits_unsign & io_lsu_pkt_m_bits_half; // @[lsu_lsc_ctl.scala 274:43] + wire [31:0] _T_213 = _T_210 & _T_212; // @[lsu_lsc_ctl.scala 270:102] + wire _T_214 = io_lsu_pkt_m_bits_unsign & io_lsu_pkt_m_bits_half; // @[lsu_lsc_ctl.scala 271:43] wire [31:0] _T_216 = _T_214 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_218 = {16'h0,lsu_ld_datafn_m[15:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_219 = _T_216 & _T_218; // @[lsu_lsc_ctl.scala 274:71] - wire [31:0] _T_220 = _T_213 | _T_219; // @[lsu_lsc_ctl.scala 273:141] - wire _T_221 = ~io_lsu_pkt_m_bits_unsign; // @[lsu_lsc_ctl.scala 275:17] - wire _T_222 = _T_221 & io_lsu_pkt_m_bits_by; // @[lsu_lsc_ctl.scala 275:43] + wire [31:0] _T_219 = _T_216 & _T_218; // @[lsu_lsc_ctl.scala 271:71] + wire [31:0] _T_220 = _T_213 | _T_219; // @[lsu_lsc_ctl.scala 270:141] + wire _T_221 = ~io_lsu_pkt_m_bits_unsign; // @[lsu_lsc_ctl.scala 272:17] + wire _T_222 = _T_221 & io_lsu_pkt_m_bits_by; // @[lsu_lsc_ctl.scala 272:43] wire [31:0] _T_224 = _T_222 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [23:0] _T_227 = lsu_ld_datafn_m[7] ? 24'hffffff : 24'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_229 = {_T_227,lsu_ld_datafn_m[7:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_230 = _T_224 & _T_229; // @[lsu_lsc_ctl.scala 275:71] - wire [31:0] _T_231 = _T_220 | _T_230; // @[lsu_lsc_ctl.scala 274:114] - wire _T_233 = _T_221 & io_lsu_pkt_m_bits_half; // @[lsu_lsc_ctl.scala 276:43] + wire [31:0] _T_230 = _T_224 & _T_229; // @[lsu_lsc_ctl.scala 272:71] + wire [31:0] _T_231 = _T_220 | _T_230; // @[lsu_lsc_ctl.scala 271:114] + wire _T_233 = _T_221 & io_lsu_pkt_m_bits_half; // @[lsu_lsc_ctl.scala 273:43] wire [31:0] _T_235 = _T_233 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [15:0] _T_238 = lsu_ld_datafn_m[15] ? 16'hffff : 16'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_240 = {_T_238,lsu_ld_datafn_m[15:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_241 = _T_235 & _T_240; // @[lsu_lsc_ctl.scala 276:71] - wire [31:0] _T_242 = _T_231 | _T_241; // @[lsu_lsc_ctl.scala 275:134] + wire [31:0] _T_241 = _T_235 & _T_240; // @[lsu_lsc_ctl.scala 273:71] + wire [31:0] _T_242 = _T_231 | _T_241; // @[lsu_lsc_ctl.scala 272:134] wire [31:0] _T_244 = io_lsu_pkt_m_bits_word ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_246 = _T_244 & lsu_ld_datafn_m; // @[lsu_lsc_ctl.scala 277:43] - wire _T_248 = io_lsu_pkt_r_bits_unsign & io_lsu_pkt_r_bits_by; // @[lsu_lsc_ctl.scala 278:66] + wire [31:0] _T_246 = _T_244 & lsu_ld_datafn_m; // @[lsu_lsc_ctl.scala 274:43] + wire _T_248 = io_lsu_pkt_r_bits_unsign & io_lsu_pkt_r_bits_by; // @[lsu_lsc_ctl.scala 275:66] wire [31:0] _T_250 = _T_248 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_252 = {24'h0,lsu_ld_datafn_corr_r[7:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_253 = _T_250 & _T_252; // @[lsu_lsc_ctl.scala 278:94] - wire _T_254 = io_lsu_pkt_r_bits_unsign & io_lsu_pkt_r_bits_half; // @[lsu_lsc_ctl.scala 279:43] + wire [31:0] _T_253 = _T_250 & _T_252; // @[lsu_lsc_ctl.scala 275:94] + wire _T_254 = io_lsu_pkt_r_bits_unsign & io_lsu_pkt_r_bits_half; // @[lsu_lsc_ctl.scala 276:43] wire [31:0] _T_256 = _T_254 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_258 = {16'h0,lsu_ld_datafn_corr_r[15:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_259 = _T_256 & _T_258; // @[lsu_lsc_ctl.scala 279:71] - wire [31:0] _T_260 = _T_253 | _T_259; // @[lsu_lsc_ctl.scala 278:138] - wire _T_261 = ~io_lsu_pkt_r_bits_unsign; // @[lsu_lsc_ctl.scala 280:17] - wire _T_262 = _T_261 & io_lsu_pkt_r_bits_by; // @[lsu_lsc_ctl.scala 280:43] + wire [31:0] _T_259 = _T_256 & _T_258; // @[lsu_lsc_ctl.scala 276:71] + wire [31:0] _T_260 = _T_253 | _T_259; // @[lsu_lsc_ctl.scala 275:138] + wire _T_261 = ~io_lsu_pkt_r_bits_unsign; // @[lsu_lsc_ctl.scala 277:17] + wire _T_262 = _T_261 & io_lsu_pkt_r_bits_by; // @[lsu_lsc_ctl.scala 277:43] wire [31:0] _T_264 = _T_262 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [23:0] _T_267 = lsu_ld_datafn_corr_r[7] ? 24'hffffff : 24'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_269 = {_T_267,lsu_ld_datafn_corr_r[7:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_270 = _T_264 & _T_269; // @[lsu_lsc_ctl.scala 280:71] - wire [31:0] _T_271 = _T_260 | _T_270; // @[lsu_lsc_ctl.scala 279:119] - wire _T_273 = _T_261 & io_lsu_pkt_r_bits_half; // @[lsu_lsc_ctl.scala 281:43] + wire [31:0] _T_270 = _T_264 & _T_269; // @[lsu_lsc_ctl.scala 277:71] + wire [31:0] _T_271 = _T_260 | _T_270; // @[lsu_lsc_ctl.scala 276:119] + wire _T_273 = _T_261 & io_lsu_pkt_r_bits_half; // @[lsu_lsc_ctl.scala 278:43] wire [31:0] _T_275 = _T_273 ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] wire [15:0] _T_278 = lsu_ld_datafn_corr_r[15] ? 16'hffff : 16'h0; // @[Bitwise.scala 72:12] wire [31:0] _T_280 = {_T_278,lsu_ld_datafn_corr_r[15:0]}; // @[Cat.scala 29:58] - wire [31:0] _T_281 = _T_275 & _T_280; // @[lsu_lsc_ctl.scala 281:71] - wire [31:0] _T_282 = _T_271 | _T_281; // @[lsu_lsc_ctl.scala 280:144] + wire [31:0] _T_281 = _T_275 & _T_280; // @[lsu_lsc_ctl.scala 278:71] + wire [31:0] _T_282 = _T_271 | _T_281; // @[lsu_lsc_ctl.scala 277:144] wire [31:0] _T_284 = io_lsu_pkt_r_bits_word ? 32'hffffffff : 32'h0; // @[Bitwise.scala 72:12] - wire [31:0] _T_286 = _T_284 & lsu_ld_datafn_corr_r; // @[lsu_lsc_ctl.scala 282:43] + wire [31:0] _T_286 = _T_284 & lsu_ld_datafn_corr_r; // @[lsu_lsc_ctl.scala 279:43] lsu_addrcheck addrcheck ( // @[lsu_lsc_ctl.scala 117:25] .reset(addrcheck_reset), .io_lsu_c2_m_clk(addrcheck_io_lsu_c2_m_clk), @@ -653,18 +653,18 @@ module lsu_lsc_ctl( .io_clk(rvclkhdr_3_io_clk), .io_en(rvclkhdr_3_io_en) ); - assign io_lsu_exu_lsu_result_m = _T_242 | _T_246; // @[lsu_lsc_ctl.scala 273:35] - assign io_lsu_result_corr_r = _T_282 | _T_286; // @[lsu_lsc_ctl.scala 278:27] - assign io_lsu_addr_d = {_T_41,_T_11[11:0]}; // @[lsu_lsc_ctl.scala 247:28] - assign io_lsu_addr_m = _T_161; // @[lsu_lsc_ctl.scala 230:24] - assign io_lsu_addr_r = _T_162; // @[lsu_lsc_ctl.scala 231:24] + assign io_lsu_exu_lsu_result_m = _T_242 | _T_246; // @[lsu_lsc_ctl.scala 270:35] + assign io_lsu_result_corr_r = _T_282 | _T_286; // @[lsu_lsc_ctl.scala 275:27] + assign io_lsu_addr_d = {_T_41,_T_11[11:0]}; // @[lsu_lsc_ctl.scala 244:28] + assign io_lsu_addr_m = _T_161; // @[lsu_lsc_ctl.scala 227:24] + assign io_lsu_addr_r = _T_162; // @[lsu_lsc_ctl.scala 228:24] assign io_end_addr_d = rs1_d + _T_65; // @[lsu_lsc_ctl.scala 114:24] - assign io_end_addr_m = {_T_164,_T_166}; // @[lsu_lsc_ctl.scala 232:17] - assign io_end_addr_r = {_T_169,_T_171}; // @[lsu_lsc_ctl.scala 233:17] - assign io_store_data_m = _T_201 & _T_203; // @[lsu_lsc_ctl.scala 250:29] + assign io_end_addr_m = {_T_164,_T_166}; // @[lsu_lsc_ctl.scala 229:17] + assign io_end_addr_r = {_T_169,_T_171}; // @[lsu_lsc_ctl.scala 230:17] + assign io_store_data_m = _T_201 & _T_203; // @[lsu_lsc_ctl.scala 247:29] assign io_lsu_exc_m = access_fault_m | misaligned_fault_m; // @[lsu_lsc_ctl.scala 154:16] assign io_is_sideeffects_m = addrcheck_io_is_sideeffects_m; // @[lsu_lsc_ctl.scala 127:42] - assign io_lsu_commit_r = _T_194 & _T_195; // @[lsu_lsc_ctl.scala 249:19] + assign io_lsu_commit_r = _T_194 & _T_195; // @[lsu_lsc_ctl.scala 246:19] assign io_lsu_single_ecc_error_incr = _T_74 & io_lsu_pkt_r_valid; // @[lsu_lsc_ctl.scala 155:32] assign io_lsu_error_pkt_r_valid = _T_112; // @[lsu_lsc_ctl.scala 184:24 lsu_lsc_ctl.scala 186:30] assign io_lsu_error_pkt_r_bits_single_ecc_error = _T_111; // @[lsu_lsc_ctl.scala 184:24 lsu_lsc_ctl.scala 185:46] @@ -672,15 +672,15 @@ module lsu_lsc_ctl( assign io_lsu_error_pkt_r_bits_exc_type = _T_110_bits_exc_type; // @[lsu_lsc_ctl.scala 184:24] assign io_lsu_error_pkt_r_bits_mscause = _T_110_bits_mscause; // @[lsu_lsc_ctl.scala 184:24] assign io_lsu_error_pkt_r_bits_addr = _T_110_bits_addr; // @[lsu_lsc_ctl.scala 184:24] - assign io_lsu_fir_addr = io_lsu_ld_data_corr_r[31:1]; // @[lsu_lsc_ctl.scala 245:28] + assign io_lsu_fir_addr = io_lsu_ld_data_corr_r[31:1]; // @[lsu_lsc_ctl.scala 242:28] assign io_lsu_fir_error = _T_113; // @[lsu_lsc_ctl.scala 187:38] assign io_addr_in_dccm_d = addrcheck_io_addr_in_dccm_d; // @[lsu_lsc_ctl.scala 128:42] - assign io_addr_in_dccm_m = _T_183; // @[lsu_lsc_ctl.scala 236:24] - assign io_addr_in_dccm_r = _T_184; // @[lsu_lsc_ctl.scala 237:24] + assign io_addr_in_dccm_m = _T_183; // @[lsu_lsc_ctl.scala 233:24] + assign io_addr_in_dccm_r = _T_184; // @[lsu_lsc_ctl.scala 234:24] assign io_addr_in_pic_d = addrcheck_io_addr_in_pic_d; // @[lsu_lsc_ctl.scala 129:42] - assign io_addr_in_pic_m = _T_185; // @[lsu_lsc_ctl.scala 238:24] - assign io_addr_in_pic_r = _T_186; // @[lsu_lsc_ctl.scala 239:24] - assign io_addr_external_m = _T_187; // @[lsu_lsc_ctl.scala 240:24] + assign io_addr_in_pic_m = _T_185; // @[lsu_lsc_ctl.scala 235:24] + assign io_addr_in_pic_r = _T_186; // @[lsu_lsc_ctl.scala 236:24] + assign io_addr_external_m = _T_187; // @[lsu_lsc_ctl.scala 237:24] assign io_lsu_pkt_d_valid = _T_128 | io_dma_lsc_ctl_dma_dccm_req; // @[lsu_lsc_ctl.scala 208:20 lsu_lsc_ctl.scala 212:24] assign io_lsu_pkt_d_bits_fast_int = io_dec_lsu_valid_raw_d & io_lsu_p_bits_fast_int; // @[lsu_lsc_ctl.scala 208:20] assign io_lsu_pkt_d_bits_stack = io_dec_lsu_valid_raw_d & io_lsu_p_bits_stack; // @[lsu_lsc_ctl.scala 208:20] diff --git a/src/main/scala/lsu/lsu.scala b/src/main/scala/lsu/lsu.scala index 5ae6353e..c293d2c1 100644 --- a/src/main/scala/lsu/lsu.scala +++ b/src/main/scala/lsu/lsu.scala @@ -84,20 +84,20 @@ class lsu extends Module with RequireAsyncReset with param with lib { val lsu_raw_fwd_hi_m = stbuf.io.stbuf_fwdbyteen_hi_m.orR // block stores in decode - for either bus or stbuf reasons - io.lsu_store_stall_any := stbuf.io.lsu_stbuf_full_any | bus_intf.io.lsu_bus_buffer_full_any | dccm_ctl.io.ld_single_ecc_error_r_ff - io.lsu_load_stall_any := bus_intf.io.lsu_bus_buffer_full_any | dccm_ctl.io.ld_single_ecc_error_r_ff - io.lsu_fastint_stall_any := dccm_ctl.io.ld_single_ecc_error_r // Stall the fastint in decode-1 stage + io.lsu_store_stall_any := stbuf.io.lsu_stbuf_full_any | bus_intf.io.lsu_bus_buffer_full_any | dccm_ctl.io.ld_single_ecc_error_r_ff + io.lsu_load_stall_any := bus_intf.io.lsu_bus_buffer_full_any | dccm_ctl.io.ld_single_ecc_error_r_ff + io.lsu_fastint_stall_any := dccm_ctl.io.ld_single_ecc_error_r // Stall the fastint in decode-1 stage // Ready to accept dma trxns // There can't be any inpipe forwarding from non-dma packet to dma packet since they can be flushed so we can't have st in r when dma is in m - val dma_mem_tag_d = io.lsu_dma.dma_mem_tag - val ldst_nodma_mtor = lsu_lsc_ctl.io.lsu_pkt_m.valid & !lsu_lsc_ctl.io.lsu_pkt_m.bits.dma & (lsu_lsc_ctl.io.addr_in_dccm_m | lsu_lsc_ctl.io.addr_in_pic_m) & lsu_lsc_ctl.io.lsu_pkt_m.bits.store - io.lsu_dma.dccm_ready := !(io.dec_lsu_valid_raw_d | ldst_nodma_mtor | dccm_ctl.io.ld_single_ecc_error_r_ff) - val dma_dccm_wen = io.lsu_dma.dma_lsc_ctl.dma_dccm_req & io.lsu_dma.dma_lsc_ctl.dma_mem_write & lsu_lsc_ctl.io.addr_in_dccm_d & io.lsu_dma.dma_lsc_ctl.dma_mem_sz(1) - val dma_pic_wen = io.lsu_dma.dma_lsc_ctl.dma_dccm_req & io.lsu_dma.dma_lsc_ctl.dma_mem_write & lsu_lsc_ctl.io.addr_in_pic_d - dma_dccm_wdata := io.lsu_dma.dma_lsc_ctl.dma_mem_wdata >> Cat(io.lsu_dma.dma_lsc_ctl.dma_mem_addr(2,0), 0.U(3.W)) // Shift the dma data to lower bits to make it consistent to lsu stores - dma_dccm_wdata_hi := dma_dccm_wdata(63,32) - dma_dccm_wdata_lo := dma_dccm_wdata(31,0) + val dma_mem_tag_d = io.lsu_dma.dma_mem_tag + val ldst_nodma_mtor = lsu_lsc_ctl.io.lsu_pkt_m.valid & !lsu_lsc_ctl.io.lsu_pkt_m.bits.dma & (lsu_lsc_ctl.io.addr_in_dccm_m | lsu_lsc_ctl.io.addr_in_pic_m) & lsu_lsc_ctl.io.lsu_pkt_m.bits.store + io.lsu_dma.dccm_ready := !(io.dec_lsu_valid_raw_d | ldst_nodma_mtor | dccm_ctl.io.ld_single_ecc_error_r_ff) + val dma_dccm_wen = io.lsu_dma.dma_lsc_ctl.dma_dccm_req & io.lsu_dma.dma_lsc_ctl.dma_mem_write & lsu_lsc_ctl.io.addr_in_dccm_d & io.lsu_dma.dma_lsc_ctl.dma_mem_sz(1) + val dma_pic_wen = io.lsu_dma.dma_lsc_ctl.dma_dccm_req & io.lsu_dma.dma_lsc_ctl.dma_mem_write & lsu_lsc_ctl.io.addr_in_pic_d + dma_dccm_wdata := io.lsu_dma.dma_lsc_ctl.dma_mem_wdata >> Cat(io.lsu_dma.dma_lsc_ctl.dma_mem_addr(2,0), 0.U(3.W)) // Shift the dma data to lower bits to make it consistent to lsu stores + dma_dccm_wdata_hi := dma_dccm_wdata(63,32) + dma_dccm_wdata_lo := dma_dccm_wdata(31,0) val flush_m_up = io.dec_tlu_flush_lower_r val flush_r = io.dec_tlu_i0_kill_writeb_r @@ -107,17 +107,17 @@ class lsu extends Module with RequireAsyncReset with param with lib { // Store buffer now have only non-dma dccm stores // stbuf_empty not needed since it has only dccm stores io.lsu_idle_any := !((lsu_lsc_ctl.io.lsu_pkt_m.valid & !lsu_lsc_ctl.io.lsu_pkt_m.bits.dma) | (lsu_lsc_ctl.io.lsu_pkt_r.valid & !lsu_lsc_ctl.io.lsu_pkt_r.bits.dma)) & bus_intf.io.lsu_bus_buffer_empty_any - io.lsu_active := (lsu_lsc_ctl.io.lsu_pkt_m.valid | lsu_lsc_ctl.io.lsu_pkt_r.valid | dccm_ctl.io.ld_single_ecc_error_r_ff) | !bus_intf.io.lsu_bus_buffer_empty_any // This includes DMA. Used for gating top clock + io.lsu_active := (lsu_lsc_ctl.io.lsu_pkt_m.valid | lsu_lsc_ctl.io.lsu_pkt_r.valid | dccm_ctl.io.ld_single_ecc_error_r_ff) | !bus_intf.io.lsu_bus_buffer_empty_any // This includes DMA. Used for gating top clock // Instantiate the store buffer val store_stbuf_reqvld_r = lsu_lsc_ctl.io.lsu_pkt_r.valid & lsu_lsc_ctl.io.lsu_pkt_r.bits.store & lsu_lsc_ctl.io.addr_in_dccm_r & !flush_r & (!lsu_lsc_ctl.io.lsu_pkt_r.bits.dma | ((lsu_lsc_ctl.io.lsu_pkt_r.bits.by | lsu_lsc_ctl.io.lsu_pkt_r.bits.half) & !ecc.io.lsu_double_ecc_error_r)) // Disable Forwarding for now - val lsu_cmpen_m = lsu_lsc_ctl.io.lsu_pkt_m.valid & (lsu_lsc_ctl.io.lsu_pkt_m.bits.load | lsu_lsc_ctl.io.lsu_pkt_m.bits.store) & (lsu_lsc_ctl.io.addr_in_dccm_m | lsu_lsc_ctl.io.addr_in_pic_m) + val lsu_cmpen_m = lsu_lsc_ctl.io.lsu_pkt_m.valid & (lsu_lsc_ctl.io.lsu_pkt_m.bits.load | lsu_lsc_ctl.io.lsu_pkt_m.bits.store) & (lsu_lsc_ctl.io.addr_in_dccm_m | lsu_lsc_ctl.io.addr_in_pic_m) // Bus signals - val lsu_busreq_m = lsu_lsc_ctl.io.lsu_pkt_m.valid & ((lsu_lsc_ctl.io.lsu_pkt_m.bits.load | lsu_lsc_ctl.io.lsu_pkt_m.bits.store) & lsu_lsc_ctl.io.addr_external_m) & !flush_m_up & !lsu_lsc_ctl.io.lsu_exc_m & !lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int + val lsu_busreq_m = lsu_lsc_ctl.io.lsu_pkt_m.valid & ((lsu_lsc_ctl.io.lsu_pkt_m.bits.load | lsu_lsc_ctl.io.lsu_pkt_m.bits.store) & lsu_lsc_ctl.io.addr_external_m) & !flush_m_up & !lsu_lsc_ctl.io.lsu_exc_m & !lsu_lsc_ctl.io.lsu_pkt_m.bits.fast_int // Dual signals // PMU signals - io.lsu_pmu_misaligned_m := lsu_lsc_ctl.io.lsu_pkt_m.valid & ((lsu_lsc_ctl.io.lsu_pkt_m.bits.half & lsu_lsc_ctl.io.lsu_addr_m(0)) | (lsu_lsc_ctl.io.lsu_pkt_m.bits.word & lsu_lsc_ctl.io.lsu_addr_m(1,0).orR)) + io.lsu_pmu_misaligned_m := lsu_lsc_ctl.io.lsu_pkt_m.valid & ((lsu_lsc_ctl.io.lsu_pkt_m.bits.half & lsu_lsc_ctl.io.lsu_addr_m(0)) | (lsu_lsc_ctl.io.lsu_pkt_m.bits.word & lsu_lsc_ctl.io.lsu_addr_m(1,0).orR)) io.lsu_tlu.lsu_pmu_load_external_m := lsu_lsc_ctl.io.lsu_pkt_m.valid & lsu_lsc_ctl.io.lsu_pkt_m.bits.load & lsu_lsc_ctl.io.addr_external_m io.lsu_tlu.lsu_pmu_store_external_m := lsu_lsc_ctl.io.lsu_pkt_m.valid & lsu_lsc_ctl.io.lsu_pkt_m.bits.store & lsu_lsc_ctl.io.addr_external_m @@ -229,26 +229,26 @@ class lsu extends Module with RequireAsyncReset with param with lib { stbuf.io.ldst_dual_r := lsu_lsc_ctl.io.lsu_addr_r(2) =/= lsu_lsc_ctl.io.end_addr_r(2) stbuf.io.lsu_stbuf_c1_clk := clkdomain.io.lsu_stbuf_c1_clk stbuf.io.lsu_free_c2_clk := clkdomain.io.lsu_free_c2_clk - stbuf.io.lsu_pkt_m <> lsu_lsc_ctl.io.lsu_pkt_m - stbuf.io.lsu_pkt_r <> lsu_lsc_ctl.io.lsu_pkt_r - stbuf.io.store_stbuf_reqvld_r := store_stbuf_reqvld_r - stbuf.io.lsu_commit_r := lsu_lsc_ctl.io.lsu_commit_r - stbuf.io.dec_lsu_valid_raw_d := io.dec_lsu_valid_raw_d + stbuf.io.lsu_pkt_m <> lsu_lsc_ctl.io.lsu_pkt_m + stbuf.io.lsu_pkt_r <> lsu_lsc_ctl.io.lsu_pkt_r + stbuf.io.store_stbuf_reqvld_r := store_stbuf_reqvld_r + stbuf.io.lsu_commit_r := lsu_lsc_ctl.io.lsu_commit_r + stbuf.io.dec_lsu_valid_raw_d := io.dec_lsu_valid_raw_d stbuf.io.store_data_hi_r := dccm_ctl.io.store_data_hi_r stbuf.io.store_data_lo_r := dccm_ctl.io.store_data_lo_r - stbuf.io.store_datafn_hi_r := dccm_ctl.io.store_datafn_hi_r + stbuf.io.store_datafn_hi_r := dccm_ctl.io.store_datafn_hi_r stbuf.io.store_datafn_lo_r := dccm_ctl.io.store_datafn_lo_r - stbuf.io.lsu_stbuf_commit_any := dccm_ctl.io.lsu_stbuf_commit_any - stbuf.io.lsu_addr_d := lsu_lsc_ctl.io.lsu_addr_d - stbuf.io.lsu_addr_m := lsu_lsc_ctl.io.lsu_addr_m - stbuf.io.lsu_addr_r := lsu_lsc_ctl.io.lsu_addr_r - stbuf.io.end_addr_d := lsu_lsc_ctl.io.end_addr_d - stbuf.io.end_addr_m := lsu_lsc_ctl.io.end_addr_m - stbuf.io.end_addr_r := lsu_lsc_ctl.io.end_addr_r - stbuf.io.addr_in_dccm_m := lsu_lsc_ctl.io.addr_in_dccm_m + stbuf.io.lsu_stbuf_commit_any := dccm_ctl.io.lsu_stbuf_commit_any + stbuf.io.lsu_addr_d := lsu_lsc_ctl.io.lsu_addr_d + stbuf.io.lsu_addr_m := lsu_lsc_ctl.io.lsu_addr_m + stbuf.io.lsu_addr_r := lsu_lsc_ctl.io.lsu_addr_r + stbuf.io.end_addr_d := lsu_lsc_ctl.io.end_addr_d + stbuf.io.end_addr_m := lsu_lsc_ctl.io.end_addr_m + stbuf.io.end_addr_r := lsu_lsc_ctl.io.end_addr_r + stbuf.io.addr_in_dccm_m := lsu_lsc_ctl.io.addr_in_dccm_m stbuf.io.addr_in_dccm_r := lsu_lsc_ctl.io.addr_in_dccm_r - stbuf.io.lsu_cmpen_m := lsu_cmpen_m - stbuf.io.scan_mode := io.scan_mode + stbuf.io.lsu_cmpen_m := lsu_cmpen_m + stbuf.io.scan_mode := io.scan_mode // ECC //Inputs @@ -313,7 +313,7 @@ class lsu extends Module with RequireAsyncReset with param with lib { //Bus Interface //Inputs bus_intf.io.scan_mode := io.scan_mode - io.lsu_dec.tlu_busbuff <> bus_intf.io.tlu_busbuff + io.lsu_dec.tlu_busbuff <> bus_intf.io.tlu_busbuff bus_intf.io.clk_override := io.clk_override bus_intf.io.lsu_c1_r_clk := clkdomain.io.lsu_c1_r_clk bus_intf.io.lsu_c2_r_clk := clkdomain.io.lsu_c2_r_clk @@ -343,11 +343,11 @@ class lsu extends Module with RequireAsyncReset with param with lib { bus_intf.io.flush_m_up := flush_m_up bus_intf.io.flush_r := flush_r //Outputs - io.lsu_dec.dctl_busbuff <> bus_intf.io.dctl_busbuff - io.lsu_nonblock_load_data := bus_intf.io.lsu_nonblock_load_data - lsu_busreq_r := bus_intf.io.lsu_busreq_r - io.axi <> bus_intf.io.axi - bus_intf.io.lsu_bus_clk_en := io.lsu_bus_clk_en + io.lsu_dec.dctl_busbuff <> bus_intf.io.dctl_busbuff + io.lsu_nonblock_load_data := bus_intf.io.lsu_nonblock_load_data + lsu_busreq_r := bus_intf.io.lsu_busreq_r + io.axi <> bus_intf.io.axi + bus_intf.io.lsu_bus_clk_en := io.lsu_bus_clk_en withClock(clkdomain.io.lsu_c1_m_clk){dma_mem_tag_m := RegNext(dma_mem_tag_d,0.U)} withClock(clkdomain.io.lsu_c2_r_clk){lsu_raw_fwd_hi_r := RegNext(lsu_raw_fwd_hi_m,0.U)} diff --git a/src/main/scala/lsu/lsu_bus_buffer.scala b/src/main/scala/lsu/lsu_bus_buffer.scala index 6ce06e2f..062d5eee 100644 --- a/src/main/scala/lsu/lsu_bus_buffer.scala +++ b/src/main/scala/lsu/lsu_bus_buffer.scala @@ -362,7 +362,7 @@ class lsu_bus_buffer extends Module with RequireAsyncReset with lib { val obuf_byteen = rvdffs_fpga (obuf_byteen_in,obuf_wr_en,io.lsu_bus_obuf_c1_clk,io.lsu_bus_obuf_c1_clken,clock) obuf_addr := rvdffe(obuf_addr_in, obuf_wr_en, clock, io.scan_mode) val obuf_data = rvdffe(obuf_data_in, obuf_wr_en, clock, io.scan_mode) - obuf_wr_timer := rvdff_fpga (obuf_data_done_in,io.lsu_busm_clk,obuf_wr_en,clock) + obuf_wr_timer := rvdff_fpga (obuf_wr_timer_in,io.lsu_busm_clk,obuf_wr_en,clock) val WrPtr0_m = WireInit(UInt(DEPTH_LOG2.W), 0.U) diff --git a/src/main/scala/lsu/lsu_bus_intf.scala b/src/main/scala/lsu/lsu_bus_intf.scala index e800d75d..227f23a6 100644 --- a/src/main/scala/lsu/lsu_bus_intf.scala +++ b/src/main/scala/lsu/lsu_bus_intf.scala @@ -118,19 +118,19 @@ class lsu_bus_intf extends Module with RequireAsyncReset with lib { bus_buffer.io.lsu_pkt_r <> io.lsu_pkt_r // - bus_buffer.io.lsu_addr_m := io.lsu_addr_m - bus_buffer.io.end_addr_m := io.end_addr_m - bus_buffer.io.lsu_addr_r := io.lsu_addr_r - bus_buffer.io.end_addr_r := io.end_addr_r - bus_buffer.io.store_data_r := io.store_data_r + bus_buffer.io.lsu_addr_m := io.lsu_addr_m + bus_buffer.io.end_addr_m := io.end_addr_m + bus_buffer.io.lsu_addr_r := io.lsu_addr_r + bus_buffer.io.end_addr_r := io.end_addr_r + bus_buffer.io.store_data_r := io.store_data_r - bus_buffer.io.lsu_busreq_m := io.lsu_busreq_m - bus_buffer.io.flush_m_up := io.flush_m_up - bus_buffer.io.flush_r := io.flush_r - bus_buffer.io.lsu_commit_r := io.lsu_commit_r - bus_buffer.io.lsu_axi <> io.axi - bus_buffer.io.lsu_bus_clk_en := io.lsu_bus_clk_en - io.lsu_nonblock_load_data := bus_buffer.io.lsu_nonblock_load_data + bus_buffer.io.lsu_busreq_m := io.lsu_busreq_m + bus_buffer.io.flush_m_up := io.flush_m_up + bus_buffer.io.flush_r := io.flush_r + bus_buffer.io.lsu_commit_r := io.lsu_commit_r + bus_buffer.io.lsu_axi <> io.axi + bus_buffer.io.lsu_bus_clk_en := io.lsu_bus_clk_en + io.lsu_nonblock_load_data := bus_buffer.io.lsu_nonblock_load_data io.lsu_busreq_r := bus_buffer.io.lsu_busreq_r io.lsu_bus_buffer_pend_any := bus_buffer.io.lsu_bus_buffer_pend_any io.lsu_bus_buffer_full_any := bus_buffer.io.lsu_bus_buffer_full_any diff --git a/target/scala-2.12/classes/lsu/lsu.class b/target/scala-2.12/classes/lsu/lsu.class index c8461bf903aa68e0c71a48d454d775317850fdbc..a714dd44b26acea38a0800d8e7a2010cbaff9177 100644 GIT binary patch delta 14720 zcmY-0cX$-lAMf#*4K*7=l3fBJq$i|@^g?}oi=@dawAan!-rB@9C0)l-l zC<+KDMVg9&iU`u~d*u53?)_t*&*YUeyL--jPl@H?EwArydClz=56Xx5&bWi++PH@5&|)_HUQ@h=nh%FKm~|MWex++hv1d*uSJTa74Z>Lm}U;ldfYl z`1%f61;5wcDcd0iytrk`A(@s&uFk)2W-&Nomn>65SLlB6yV<*B+G4?r>n*!vq2i_& z*BZNJ<)YV%>;By`pTWYDGQ&YyYiZ=^82{^9C;$80JRQTqv3q2#VzBfJi@|MsWX@vw zi<|H7kp+l5UR+P#D;q1$dvV>iS62I9`_cRU*FJe4?^E-l&5eCB4>5Fb<7L@IE%Cn( zE9Aq1_sgtAhZl`L+b7D*AP8lH1vL(QA~Sr{nFdAsbbfQ z>(}0;Q?)v(7e8qZF}{i+{UO3e&$7N;WSJIdn4*qnU z?|tsy+jT1TYZ?DHgzdV*zaRGE%MIhlB`-dMj%tbRg9RsLMuSUE$TUUkp*1ID&)r4W z!TNi$af5sRl2!kA?fO9G%k}Sn%k&3(AIPfyyB_g3mGi=f`u>*HiU0jV{z&#KqxkO) zWB=iXkQdiW|DS8ckLGfp+yrkr8LJ~#kF^`?J2pVB))}TVPGur^*6#*wi-{vjyy3JoU59Mmxv9_kR7G$Drk!>m2X}j2VDS5*7E8B0#+qREvnO$~H zc7b*wWVT&{9iL~nO=Wk??maFp+TFAJQ?9nRvY%@2PiETJ**B7}+rMLfl>E;AH~Zh^ zY6lAkZwFs8-J!;zp4{Xx;kw3k zuj>KwwCfGm+j6y=k(;ZV2bt(r=2pr4ciZ50(2XH?`^N1jw>xsRyP3PEyAPS_Ugb^? z+&8-)a;FFG=iPsGrw1NZ9#cISA&*RtIuAz3;|-6a9>>W`9>06sm#aN(Jp(+0$z0DS zPo|sa4$l*wOheBro_~4rsJtA#LcFLAuQ^_?daYpodwuD3-RqWI?LExfzFoe%-`V3U{x^FDtIXPv*0huJ0W7oFu6L!CuBxQ0$Cf<6GG2Ij)a^Jp~oTj zLWhUa<52(5#85^ev@vubbOCuh^qbIg&VsN;o+I#Ipoanm&0EnKMKDT&U6fa5}_NRl&d46BXT1O$T<OB4%I)bgn9QM<@%QL4YA{*kMr z$45IvPa%t=JECWkE24Kq?%+;6&F^}Zx zY5LRbr#X>D)7q!aB3Dk^HEl2XFm_BV9g1BYyC-%(`DN_&SZZzhl<8s9BgwB+({E1y zNv@tTVus-iW3qI{tQkC#xKVLNaTHaYe_Uc5Lm9UqZbRHA@_5`gaSUa=R=iofB^ex_ z8qZM1FOJ_Fzm+@{e?Fd(OwdWNO0Xdd5?T{F$Q21Y66jFEj|mSG9?R8<;}Y!>nZ}8# z!o;>jdXzYrxHFL+C0Qo zcT5jSr^?f3roWs{jim2Me?OfnPk)l3n?a3aOwTCHC?QoD%Q6PZ&oZuNus~%z%T#3Q z%hj3FGV?QwnE#n`GnZ$s1U}EamU%<2&XQ$~&zeZaWff57Y`9t2Hc@O03 zd_}%ZzCD?r-;z%?=P%FSo=-LBU(5eHpJFZ;U*J$cF&7jUbQDm`1*-~n7wjW%7CbI^ zCRZ047CINYk>!P*g{rw+tSj7K_!jwd;qxMyTwP>R@^^zNl-Y$BF{H<7{ zc!XSCY*Fl8>`T@c_Z810w-g^PewX~CWMqk^TwP*a;#U$#HkZsVd5PRsa;)S%@Z>asm$Oq;S>WlzeU z%hlzR%3aEt-{lqMbIQBO_2mc3-zI;l5Gpj}>I%~ej|y+HvO-lsQC4iII9NeZR@|u+ zD=ErK<4U(mPqM0VZext(a;f42sw%4HRPg~-YpV8EQT0{7 zRcln!^JZ-P0y>hR3EOU=hc7IjI5#OHP$tLHT1luxn_P1J+IkTbF7A* z*F30|*V6M^``Vz|P_n&tQSB0Pm#X$;?FU@^Q#ZCwPp+<;QWsXo!caH6ZfV^za(CUS zx(~_6^*Z$mxw_u5KBPXJoLT>JJyl=7r~dtVs=oe7gKmRTu5NH?h-hGKZ}OH1PpVZcR~5)5y6^%bS=L zP5YZZYWkFX-mGjMFIP9aH%B+el3mR!npcr;H>;b!kgHoXS|+p@lF2OPm`RUBh$)9IFpT(n|6*DVuRw46$)}7hnY>H#H*=*0* ztXQ+VX0Mn{&pItSy*qiM!gXHGx4dCs9ZN9f69 zm9Hv*%u>~>n#kpQmKa)it?#Zo}OEx%0`bbC1kDCRcaab_H|=tGLMRYU*kw zuXa7?dL&nO>v!9CJCQ}*?cKA;mEF6#nI+vfy8r2ZDp&W6?{Vm1e)kmjbo4O4dsg-A z?qPoS-0XSW!~E_w>~-#SBg=a`dznSO@AQ7r`;}bXH?nV1p9vY*m)w^|&hJ~_7rl{- zV|{1(&dSyOWBV=pS$O(0`fK|e$i@Ae`?r!8`|tJtDOV4S889EPB69{B2U^Gt0|y6& z$g2Yn1|ALl2#pqD@?b%XM%>^MKaEjCMxh#+A!6&$l70973P{~3SB1cLbu6H zp~o~?=ruhl^qDye{buWh0dp;3p7~5+zWHrofkmpY&|;nNlErmlk;?L^uz0e*@Urz3 zVTtu>VX4h<;T4;D;Z>W9!ZO=vVY%&)u)@wt7_?h2th6^0Ub9~-Y;-UbHaV;oHai*! zTOC&lZ#aD^yy-kb*ycP>*zTe!>~MKW*y*Y*>~dWq>~_-=_P8w*_PXl}``lLw`#mNK z2Rzma2R)62w>)1HRBwBk3qxK_!XdBsg?GFogu~t+3rBor2}gaN3hz$cD;)DJ5{~=n z3n%V_z1oPybN3G2^LlGfpMkiWi03@jb#% z3B!e-6HE64QiV6TcIFOUe@NCVem5OU@I1PrfSrky0f5nQ}w8pIRpTmHLzL zAgxOHJMCBDVY;eLc$EIT@J~jF@Hpc=;dy3|C}f@##jG$6lmqp#80#UE%M^RB+ zA}Wh-iQ`HtME#Oq#POwm;)K#gqCx2o;>5BX(O6Y>Ni-?X6-~>ph-MXqqD943(Yi8U zw5hx-+E(R?c2z%$_SGe#L-j4uv8FKa7Xx_hEqeVyoD|GVhX z&?I^`{3UudHjBQEe~NxhEuw$ZeKDZ9RSax?C_%35Hq3f)e*qtsW zbzcyZdosk7o{M5?Z;qJOyIV}}eJ*D9b%|O1f|%W(Am;R+7IO#U#QcG!V!^-}v2flv zVYKq7AXwhf*e9zKM(8{lsyi~KNK~yCM(LXAJQXI7nkSg)nhUXl)u< z+J;yV7OI_%1!ED~5m*QouDt*Y#iF#Eu`n!htPU2A#c2P7MPSim1Ee901Y^hAfKlKy zoe5YpHbX~-#bDEQy0B?jyiOGsi^b{e#HM43IxDalSb~n!kvJ?_N9ssCmZU3v=>#lQ zSNhV4Sc+~RmV~L&b?d-nFip=8OaU|XhGVH%hF&z5hGpxyVd+?w-c~FF%hg+gWnwvs zL@W!-SNLJsSe{}pmV*^4R%5wXf#N!rhZQTn!17gKkun4<085n)U?EmA&HyXI%ExJ7 z#aP+6NUQ{_9Or_SVin_NVP#nLxDu=!tI`*-3aobAFIXj3qwj!KVfFg@ST$CszeiAw z(yaj-^;dzlV1xemG_1p#^*_Suv8M65SOeCo{}^k;TE^F6O<4Q*bgUU`n-GSzU^6E; zVXaulgi}}>HhaP@tR0(WFb(U#=BNxjz?opDK`S^5oNJJe&Bjy)uVbB9x4~j;4%TIG z9#dhx1}Cw(SkJ^XtPAU(7>speeG?aAJ=na7Em$u$V7LzJ!xk70VEuwBR+w+71_!{G z4BrCh(Qu)mG@a&Siw&jev;bQ)DHU6YEtwRAy@b6y=@_;Mdu7s_*kWwyq&wKl*s@7y zu_f56Mia56*b1Xz*elp_qc&lbO7~T8rBMO63>-ANM#JUUYNOAv71%0cO>7WbYjhu5 ziLEh?#a3bKjXkl|*g9k0P*bY+- zY#X-Q+VTaAUu(z>y%-XRb?5J5Gb_hFSb_7$s10FNm z0v-n6HM=^c*c`|k!d*3_&JAs`tAH?3nJ~Z#bPGTRJ zpTtgKADi#Q-p4+&7><2_eQJJJ8p033Pb{3lkHF6?CSo6BYKtc96YL9%9PCr|5-D)fDV3_MO!l>>PHAv)eUDw6ydL`jyJ{^J@MUQpU$>Sj_zL)=bu)MsyJ?+^UBhlz4`DxIx2-o~ z*RfmHQZ3xTezuls;U@NzjX8D;yJMq;-Nt^giNSutezS4Me#U;aS%m$9-Lq*ERA#z& zz`HhYfxm)(*leKTZ`kiP53#%0eVc38J?u|g3+#97f$bRV59}}7QtVIcp=~^NAN$*O zDfSokkL@h%0rtrD8|-iFiS04$A@*2hD;+i-fzNEE!^S`0Q@apBOZTzPQ&F&U5Ug~c zV9)KEv8R~KE?uzKeI~?;qTPGgb8ML17QtRmz%=as6twh2Y=qr8Ook1&_s2A_QTAro zFl?lKBQ{(|^;FcfPX$MSqwSA^BWb8*{~9(5liUA}jmEU?zr{4MF%G_%9Mf?y!L+ck z4)xd=OwS=1)5dfi4r606rNeqm2U9rQ#dI-!hckk`N>2|Q=jaD2zzL3~G*n{a9c!_1 z*hI%fOdm6FJc5nKCOK}vCSZn+_b>y@*zp@|B4*?ij~Qa7PVU$w%*5#r%m_1gI*S=& zW>Zwwpb2O>MGl&R7E=Z=Gi>sdD$E?Sa<;`RFdOGFm?dWIoQqjucFrN#WX#ri2WE{q zIKPb9VD`>eFk8&Y`F+d|b98aU>^c95&Mvy3131N{5Ok!Wt4jptgt@rv!KPsDF0W$F zn48OW%mwpw`51G>JX~EcH_Y309OjOBxt3xc*i_dT%oFo*J%D*(ey)R<${X}`y$$++ z0j{5cQ!#%x56l+}ax=jEut2v;%pVJJn}G#j!EQrXAQtAf1`EPM-R@w)ScKbYECdU8 z_rXH3D0d?)42yKHRe|APjJx!VBfw~P=^002vF_3{j>4w7OV2nOo8c}!;}~qZhg8+m zuy_xts$;P@52>oBV~HM8QP027G_t zGM47qiltzgo|#xGmf?8{OT)4~-@wwbEYF8n2A1o23CqNCyuz_8EZ@r(%f|A&R$w_; zq1Q|-m-C-k;B^bk1B<=XU_MslJqatoO1%ZF5G(Pnz>2VP@99`ER_47PE5RzgyRlNN z!uuDj46FA35-Z25d`z(ltk!23R*BX4tQS;TdR1V(k92c2Sm$$whBa8D&k$CNHB6Om zuEUzAN;lVIO;b~_2CQ|e57vmaOqK3!!rG@w_cmi~zN4@fZ06KESS!}y+mE$jvsJ#8 zU^_U=S9h4uSMHPemt`Aap^gU$1oYNnU-pE%$z6-^(wz+Wnwej3jAmx^Wpd&yrant9kl zf2nBZV~hQznpuD?3Xp1MA+{tys+pItmjk4lS%ke3Al1xbY-xa0GcRMy0;HN*g1s6* z&8YO2f-3@~qIm^e9w-&ftJumwsc4pAgMl-#<=E=LTxU!H1Kdf&Jt0zo?85ekNcFKB+ZQ4g*B+w}aqYw24v~s$KlWCr zRG0^_L!nY(9>j)17hrE;heKmVq6? zPK5bmN3r8!i?MgHlVOe6G3>pti`a4O{jlTM3G7t34)z}QVc31_B=$jg4t5IrI6PPd zz7KvB{tEa3_-S}6_96C3_+{)P?6dGw*vFVULWzBXeG&c;`xN^;q5xB4rz66#&#*5e zq=n{l?CS_=q4@&)D&j}%OYED7kFe92>P)0N_!W3Iasv1@_-$k#b_P2iS%H0nor^q+ zeT!X)JdB;izKfD}&vV$NC~5aRk6nyv$G*dUh|0z;VBbgW!Y*Q0qLyNpu**^ZVBbq~ z_FB{r;1A%{=qcc3?0U2UyMp}~JsZ1<-Hgu1u3^AmGj5M2m!hVa%6;$?mKZC!!aep2bT0!9Up3>5?tOj{yFwc zh?R*mjIrm~uo*JJULjx_GnnrR5gRds>8_Ar!{b=e6&jrXWTWC((-p(Ok#S5N#c&#G z#xZpiBe2nNo3N3XR$MBTd1 z6xx_>{8nr%ri@>}`A?w(D&muQrSNFCtb0!z*Lr2g+CUO z%F?O`z=BiRJr#jiSSq`xA_xmjV`WtYV-cyWtcnmUJdO2FOA!i2rLlb~!obKhmR3bL z7L&%(s))d%)7U;0kyvaR+ovK5o0iUWQbc1j(wI()7;JhvyQg9r7N5@Usffkm(pgy* z)3L;KR#wFfEFqoUQxS)$lGE8f74cwF21~0V0ZdJ2Y2}~j#mZ7LO0Xm>JtG=R#?mqd zu@o#bV-}W*Wn^$9SEOOt863$K=~z~#K9+&yX8eO?VmX;bSQeI_8Hr_c{*&cpt^{+y z!pzxVE>@6v1IxpTGe5!dv7)SrSOHd=`3x(>O0vqZBCI@X8di*zWv#_Zu*$5tSSePK z#af{#!>Y4bD-`8eRkktbKSc#tn=LICm0(SF6%DJf`s_HY8mr4*ht*(>*%_Wq=VNoQuG~K`71o=37MqLp*o9?>&t5fd%$^l>0mDn2lBRIeb|D$MOZ&JKkorHfW4G=0h@;{%(utpV~g|0 zVhgZE`Rss-h1imOc0k2T*vt9sfQm)fEBWkzipAK{e0D&U;$?7IK0Bad3HWLOJD_4I zwxWO?Q1J@3ynr20@hY~mfE`e=3>z%ihb_le7c9qCV57v zTZ($I&Dfho<=E@k8%6J6Td?g#>#(iZw&D@k8`#dGpRqSN|H*a~`-0oR-Nh#0b{g&~ zo`>zg_7+!TJFz{*?_#^K{ly!x-PpboO>7T#u=qD@FLt0L5Zi~nU1EXl$KEP=2|Iut zDyhc~VnZeGVXC*l!zEk5x50NxwZS3mXvrVgA?!$L9`+7)tTYrmjJ;dR{;oKJohW60 zR~*HTmxxSZH2VyoWaglNSn?# z*ttq+)A<&=P$6wPXR+@pJ+X7xrOJuedF*0k5B44QLuDCu0sFpEs<(^M{Jc^r72GB8 za+OqY-(%M*rGonbyILjn_%e3AO6u_y?8hpp$5*kNRZ@?yVK=IzZT3g(c9pcvUdL`# zO9giW`?*RgxSQBd)l$9P!tPX?aQ;)=27jrR3hpQHw`!^2e#U;SmJ03{>|V80aCfk~ zHB!O-iv3Y772I#w?=@1v-No+LNCkHf`?E$WxZkk{HB!O-f&En@72KcL!y2jH?qh$e zYNdkv3;d@>D!2#WquNmHZ|q5}HTDpDT)PB&ggvWm#{R*c)_#CJ)_JNS)NaF`V9)FH zu&0=;_5t=xh}975I6EqyW5en=J1PZCqi&g?r4%{;X^g0A2W8;!x(`7O8jh;ljt#>` z)+?~#m}cGI*a&QNeKK_x|n{$OiT|O*T5gCN(DBdfj?4}N^E@N z1Z*5OvEd1(j~O(^VB@h#jZWAE%&?JdTWNq9H?nOjCt^m8s!u>e(6n(EI0-aql6q`} znKw#3Hpa}FreP+SWz!VQ6tiez+g6%klbhJKmFAdL)2EmPX4AAAv&5{M$75EQUDIQ1 zGG^Nxi&=C2({N~Z25mt5=2f6A4V{`hF+0q$`3uY*b8g;`Ibc&-3^7N{wfQ;bgt@e^ z%_^s0?k#MyN@vWig#uQ(V4f`$u+kOtXkk}Wx?$ce?21a2JLuI)1uH$ksjXD7(i8J( zZN|JXzt(ij8}n_Yf|Wj4Kr0ojoQnCkvMVZmv7lCVMWr7W*hT>>{jrcX3RoF{1-G#) zDg&{wHg-j25Ek0@feH);Big87{yk`{MtIxbSSS|Nb`cB1BHP2Ta4e?X28+O=+xc5S z8HvTV^S6L93Y*q06>u~*qg^WC7;Jj`Lu?ur-+l>;#o{`o0-lbk5<8>{o&hFwNCg)M zCU-~$7mp=%NClUGrFKXKmx!gzWY1S7Vd*p3^Oeb1+RV?f6fAS*J}ec>n8jkIOvAEg zvY08;v8-8zSO%6mD+0^p{HKvKn`Km)1?JCU8C7Oud9yjYD|4{I*__>#xmdw$sXp?s z;@MJtdsSOIaoEPpN17!?VL)i604bW1gpa8=WM{Lu{u=%R)aOF%&}UmLDhuSVa=*EtR8Dp zaq>|%V67@nKFUU{h5zSh)%6JL#Jan_$L3&N-A+ROV=5qei=;@vXc7grf zd0;mU`?}fRl|9(JZuWO&FE-Hq6zjtlbYI2#vH3k5*OUX;OFbOdl=HBKJsj7R^RdM} z9M_Z!uthx_*OUvfB|RM1lrLc~_i$WODHnmS^l)BNE(VwOy3z1uY+3JkYzg*iF9!zY zQfx&p$2H|E*z(@5uvf8_y>DU5u)#hPY&o{NPXk+lt?Em|2C=n$zSv4^P2War6}G-l z)d#Ky*Y%wR*MP6}9mdvT8~QmeE7xJ0`Z+Eu*JB&|8?X)7>-{O%YZ(729kvnM+P?tX zgl*~n6Wffv*?$gu9eZQI3fqEh9~g~o6=Fj)whgp^Z-6@oGQc-!xMN@l+lK8PSc7fH cb`40+a|gC}Kzg1#u|5C(FP77zA&}mC@4W+INJkNo8mfSR^e#;iL`B6B z6-5-3jvy!~N|7e#yKk=hIp=vX*Kc2+S+i%>+W%Ezxp33#r<-20`^0x;#v4a@2xBz% z2*MoYLFK^V>^0NJnJu(m4ben4! zYKs5;vLbEWq0qfDE7AI8qf>ijqcn=O^@iTqE1UR#P%i2nJhxXCq4BZ@hC@CF7`C*R zADVYS<~y|SUHY}=uuM~|;||JpYKU1cn_YfSrX{++?3C{NvK;Yk$*qSq z=?L8~TkLyZwpq-1dEItI<}3CN?K#2_c}O2J9(r^{rY&xI`L^@`hPCJj8(-cp^#hrU zxc}u_(vOhd+9$o0E1v%UKk&75OQWHbqp}k+ZPm~fa}BFu+8x>@FYi-vjE8jMKZ7)M z`xpbP{?DhiEB9)e{CCVcbcC(aO{|A;)%Wu5^i5NvLp$I15AAy(tA2T%Kr}vr1|C8#FRw>Fl2wQ<2l0OKzc%Kv><**$pSC(rXdC?UdeQ&6 z)_eLN?|v%l{_ooc&;GaR%Kvk1{QQ5vZq0Mq5z+JI?VA3TzIy12sG)!G-oLWd2BP7? z`QtU@x}wq0N_&l2qVbTSgGPd=Jyh+WF>9#NMq}JkM-A!MRyt~wiKy%GINEM_G=tCaXrx7&VK0HhRoxZMk~1{b;|@fn?w4C8L*--;cgA`j%WR&ym;4 z8_3t>E9GyI*X0l7|H##v{+d%Y6UbW4S(@E)^_UZ5&W<@p-qVt44VSC6CTKZnIm^{5 ztthPwt!$uGYe4H&^66O3v18@xv36s9#|FsN+8WwQ?Qvv{c9-^Sa!7l#_BQf__E~Li zs53#wNrxNhH0X5e^vTt_BXq~<8j|k15xUXj0^PTDH_FwD0L3&#BDqqrU9pS&T5(x% zO|DWaos@yf5V=}!n4X^Ac+yobOfQlw(`(n8PX4aN}7t^tb8nBtO?b zr~fngY}}Y}+H&={%yCuYYUS$jlg9^-44GuAWahZ`3fHyQH<#$Os=FuqLQHyLg+Qm!`fG>J0d2bdI^G@0iJYz2AJ?7Z0p^1k_SbH32r%RJhA3Rz^{Y~Dt0G(TW|nEb~4iurZ9 z+CpJ5(ZYrdw1`((ByrJgvCv`(x!vLeix0^^ECovqx!Tgu(!p{PnQK{R*+_1%+;4e^ z{LS*2A$aOY*ZT6EVZO+@!BU?>dV_P%Q-8RCOVzO>k-Yk*n<; z?E~zC$t?SNd%n+plgj>x{V^`i+26IlCs#XII(R$ykr@uP4h`hn4hJ3HBY$xC-Qf?p z+R@z6)6s`abF6l(BiB0acVt8yzjwUtct@^wvT*Wp@+DK8DxGS`bxsGI7<#9(PQN+b zm8&OtPMR`l8u{a-JCpvDt0$|*OtzTJv!7f$xo2{}To`|O*U4m@YoRM6;kw*) zr|TZ_E7xnTH{@zJBR6L^H!{Jk)UAT~@3z`)uNy<|_O07ZH>%m))ZN|Pi%fB^bf*XI z>)a2x(*yUj?!URy0}o3NZx2SuBg3QCgAwxB=<%M%2jqE=KRo`Dt37Qz{XK)o9M4A2 z7IKT{QP1P#MbE!Ic~o8wUcp|}hSyB51zwAp|6ZrOu6q3GXO{c8NW{aBd%*7+Uqqa*&N{_g&C&_Bh$(!YlJ@4wFffWP#{S^wYs>0y9nfOh~r z49Ezm4WNes8w1`8poanH1O5o0hk-VM{(;PBumvLv`OST&Q2J;9#_v(N~3XKbmCu>5xL+M%Q;n1%_>2c`YFpV&J z9Of665XMM^HH7tt%^^Ps`!?)*@~`k$!bi*1;X&ak;pt>c_^Yb$*SR0QEOA3riM<9Aiq{ky*~A(Ts>{r zG=pgq$dYND(|9EDBjSzXDXMtC_=I?dGJa0{>iD(f2l3y=Gn5IV6HF5<$e@Ij1cox< z^@Mc^8_44cXA>C7M6E>2L~AlXu_dvcT%5Qikq#wZNqm_2SguY|B-ti0jgwRbNv%or zC}~O3)+BnAbT#Qw5=D|cF4-}ed7NC5+?mV|N?xA4Gnsjud?Wd3GBuK7l;WJiJWi=d z=}MtSQdXzzO<@|R+)jCsN{ytNrn;wkku|B^snkg7y3_-yhsnEX8fnx>nq``I8bz*3 zYe?%)qe#*=roER&m8boc{z^JUl5UgkpH7vhx1_(CPK~5*Nk5uSm8U<jN5;GiY9wPv#zz@cdB&5>v6<9J=9J8W%wn=Db7AHZ@{7z%nJiG5&$4u~lyY@e zOjcf2A@e_LR@S1drGPr?a@IAuI$Oxr%N|co%`VC=C3~`mvR9B_XJ60eQRNKFG05Rj zcZlHcU~lJl!vojW|&FxQw&$}P{WA_sF<<*p&mm1mM? zPNwBm=hdmWn47mYZ$0^A-krQZg^vrL$<;*$ zMU#qL$g-jtMXFg`tSs7Hw2%C?=y|aqR~H)>yB2$pRmG~}9&%0byTu2|-%G@jVRChe zd5LF<4_Q~zTQWedFF925KKW1e%YupO}V-( zqAaT{mt0!5O;yG;DZ5$rtn7tcU2af5shnR{URFM%oF7)ctb9i~)295F@+alb@^P0Mv-Wqydv%cm~4Lz^gLwHL2gskeOUJ~7ys0csn?dP>z(RD>sc7;r`OM~Ur27RKVJU{ z`M5!=K}W7`aA*i_2qQZh<~30D4Lce>YM|;Ho-~ea)Rn6nCpU&SMv*fc7c?#=_cVUm z$kN{UZan|Z#5v3TFYCh`quTWhgun# z)*oB%v{KY928&%zI*B;o;(6r~ZH@8#O?c3Tv zY-eQJFSP&F{y?touRC0jx@Yx~>t-F8b(o$^RQag< z$xKz9s*zlz+N@$)sy|Qwn02B<9Aun~` z?|vj#_b7YpdK}5Zp0=J&a%s=D9%f0;wVr=^p32p|dcF3&%Zs6{~J-K>NK4>;*NoEf=3^tRi2lo!{Coc`& zAAEH1nV-hV5gILm_0YO-jrgHIgEU4SG!4_p3YE1A2d~(T)E56^gNp_e89C>wKIDA&># zYPHLRI-O@igYt>cr2nSSV&E)v79^U^t#Y% zmL&9qR|$g_qlGyZ9m1;?H-y(LQ-ryeD}~oBuL|>26Q2riSSyA3HcrBu zHp_$swi?1h+d5&9?KxqwU6ioIZojb9-clH{UnMMaFcQ`}tPs{Y8VGMYE)&)}jT7E+ zS}JUsbV}IlJWSZ)JRod!87XXYc}>{vswwPneM8vkrY-DpTPW;yR|ULOgEy~Bm~ygwD*_vsXl_&gOp@ZBjK^(z#P`74DF z{g(>I1I7y<1*{N04xAu-68M&IBFIemH0W*Nv*3xs=fUp?Cqrz7FG98o>QG1F%g~*| zsW4~ZtFXPo*WvEMH{l0_(-Gdnw-N6N-$nWhXCjXZ-$#vA31_1Ugdd{z2tP*4gmcl! z!uja$g`Z;5g`Z>23KwHDgiEnM2$!d%3D@H03D>87BK$J#sc<8{OSl>TLijbITey{| zA>2+(5q?WNEBv06D%?r>LAaZoDg2TAlkjIsu5d5qlJHk*q40O=HQ|0*sqi4}rtmPm zQh1d9oA6JDs#bWM@rUpvGgx?ABtjjs3^<+MAXQM6o=)U5QpbRi6e4P zim&8N5l7~o5=Z67i=*>Ti}HeGQM2HCaZF*ls8x7Q99xtvY8PD)b&B&v-Qp{vqNG?< zmi!{>m6nV8rMJX!WxnG0vbmx`+0UY3dA4YxDnBopR^*6g6&FSG$^y}{@{(v%l_%O( zT@dZ6b42^5bwB~Gs6pB2^J5nbx*Mc4YfqFY0)=-%*$=+W3H zdN%$odNnnPeogm8|K?^fp!qK`u%$%|YI!IIw?>H}t;@vFHbXJ2ZIu|_ZX(u4w67H- zJ50r>j&)*mrBp(if-BDio)w48-`^C1OJN1TnGujF{AuCMNg% zD5mtLi>bZm#I(L_F}-iQn9=uK%<5N(+5P{DIRo)x?!Z@K-r!WRU~s-zICxqtnxi;a z`2Lt?QMFnasbjAFT(BNFD46S52yued$fuYkW;^m1Y$9ee${Mr6>_=&1)|lO>S(pvx zII04(#T-U!V|Li2QBN>?%xQEW=72emw#6K=$)lHHPTJ2^g6rrWa1!V;`W85uhVG-k z!<;cUc?0HxdCIdeSIk5H7UqU|%jaP3n3wz?%mee4U&TBzAI${J3-j0X#k?^;&2G#G z3)HN}RK8%qm~)^X7(C`<&>suZ8jb~Ep=18Q0Lg-mI?|6$!cukmuw+b?p;HH@ zfa$u1U@DlUI}A(1GIgV|bSy{L70bY~bvI&}Sf1{DEDOt3Bx2cEfx-{V!SWTmuw1N2 zu^h|83KiF|e5^!q3M){7#mW${5G+$VfJIoT-gvAStI(5SC0My$Bvy)5={aL%Sf$={ ztQ@P+E5RzTYJCB##Om~JV^vtKz5`Z`HR$VMHCVm=PC+$Nrxt9|Uk28Jjru>+upVpC z{}gM$n#XBljaZxh6RZhq9aoDrV;$qtu@Gb>O&{-swPBs(Kf>Cvnd7%(9oP(m zSgaG9r7~~_r-NMvt>6rBwn08N6H^(i$GWf{gL&92tlQuROojCs9LHv3y@sh+H#T4x zg!N$khEfssVsi|oBJ9HkjaFj)*lR}p*npsl6J9ks2@Zm<8|?$<&~UENBkWb|4WldA zYuLOADcD@>%?W|n>)8AWN3eO=!U^wSZ(s{1+{Wf(izl4H-ozFeOOJB_w$xa9oC~of z#&lSvvj|*fEcJLXIAna8hD)#&#$RAdvE?Qsu_0`g@n6_7Y^8}bgv+tFOr#N9fvq-? zMsOvz)ntz2I!H!wj zU>{%~S?FL#vEvp=*fH!A3xDiG>|={1*m3Mr3l;VecEaLA>|^Y6i>=rv*k_g+*a_?l zi#t-oPr;LxlfciwFD=JopJQsvM(iZ^m1Q>e1$N5v5T?eyv3wi*68qZn1$GMi*76qi z6?S@}J@z$rW}*`N2K#QJw2Gd_&Q6q8(Qh%;_f}G6eh2<&B~|7b@CPet9)FLWx02@Z zS?rwEa_k4}XRBW9N9-qS7wjB%(b@<*k6p0N!G6LnTSsC)W0$P=Vi&Nh)~m3K*cBV8 zfG>uo@%I*pH82s1nI`{;9ZXYaY>O9qcE(-Scf)xk;IN^nT6ZRaF*{2B(I{ylBqG*2% zdw~tJUoSZ53YdodJwa1f#75YEkIAs%4t|&hHqyZq8-~5&(0~osRy`L-JEVXkz)=qG zfv?a|)8Q>_Bqn$G0~>{DIedqW#>P1MU~){`(HPUj#yZwvV=!IEBuop_aXf^L#gvY# zFl|iXcn8zL^c_zN4k}$;P|wL1RDk21OlYXY#yQnsdYGY80;Z1{I332uVH2EIW8*O+ zr@NQ|X5#cMW{4S2nuZx+W|Lg837F}mKQUv>V$vDR1T&wkvI0%PiIYcxW}xNde#{)R zo?MApU{=mHm?dWGEXO8dHqJSi6=v@oj9FuL&RZ}W%+YxsW{WvEU&QRNNzNZ(_L!54 z1LnZ_Pjq$}3p#?6T?#-a8oIiKW0No!mmSz-%-v-H=8UGl;Cibc44VPRObyAc+SMY-3gzz8tb zU3$imV2r!;jH9qPcj*~NV^iFvXB>k~bC;fREH>3cs_H3Nf`?Sqaag>ERMk_lBoC>m zr(ua6A7JrVipM%E0ZaDy3roaQX&z_6Brw%82uubuJT0*lEZwsOOU1H0Gq5x))AKl% zj^%i6#4@mK&xcqhmgjjM%ffQK!mw{9!ScNpW4Tz7R|l5I`A;nL`UT7fOT12k z1z54SAy$Z$dHstOVWr;XSTR=NJq0Vl%Dq=%rC62sY^)5c^uC3aV>RBVunMf&#{{dy z>U?Ba6;|uBN>FL)R)Y;b(uZrndY{uYti_sq_G5Keqp$SgdaT7)`fvl*?3;`=Vr{-& zSQFOjD}A;Z>+qF6+k&AttIHmuXH4{OI}s{AUz4seE_^xQkaS$@)UpN@6; zOGPsSo9!};&pU#gjIY`|ZtnI5b^K&qKu zY)*hwGku)@#K8cmX!^m|0;HlDpy8_lQqc@zuLnp)GY6X+AQjE4*c$;-&Af)q3zTYR zF7{@iR5Pz*^8=-tnTIV5lxpS;Y(bz@GxM>mThz@>pw(JTa)1W84+ z2wN5;70qI7D5wKlf~^S3!IomngHB*W*s7o{*fMNo&=YJq_EykEYz4MDI0{>dtqpd- zR$*&`XJV_dw}Vv$;9KCj;FI7Qa6|A8Y%R7v_+M-t_D=9s>}_mg$P{cnwmD=nwgKA| zG8@~7Z4D{G-odtnoWeF?+e7wXo3U-7GHeUBGvo%gmGhstBQze|2JQ}Z1Gm#~SEy7V zJFvZ>Qhn^i_Jm5swF`SUR4T6B*uF5Sxb|QNLZ#x`i|r4S3UeQJC`>BMcd>(EbFlr` zdto)$0qk(t_n7J+cqHsFcnEwyd^C6%I~sNudk^~{JRN%<`!L)OJAxexe;xY(`zX8t zJBl3-KZhN|J_-K-`w;s$LJK>NeH#83_7Qd>A{+Y{`#d5@1%3j47V#!{0{kMP1^W~` z8F2yo4Er+TIQBWFj?~3YVqZl(#J<2zMdo8_?3>6i>`UzHNNJ%tg?$?-Ei_+Yrz5Xm zUt?z?Phj6*s_&v)!PDT`D1Go-@cXD<>^tnosB-KK_CwSe?0f8d)FJFFb}m}lJ%7M{ zj+S=MAF-dJ+pu%k#po>TJa!>^8}<`+IeI?!Gj=KZAMAoOXRk*83|<7U#5jSMunTD6*~#LiTxg{i~WlI z7AwuBTiD&$96{xvdmFqHD{ZsCfq%wI+wAYyAF+?HJJ?^bKVf&Vds7^-Kd}2#w6Q<2 zzo&F!_ppakaqzu@Bn)wMHcb#56auC( zjrpz+u@Tdl?g|+;Jf0<8p~3l2HZq%NC7!9H7*4~{@k|}X2y9gRTI>}}GrkWS ziOJ)cI*L)4Ry;FDF&Z0_V1dao?Sv7SCN?&KnWGqk=_W996k3>0!Uk+Crc9W_`A?w@ zDiWAF3LQ{CfvKa=#q<)bF$Fe0aWtmH#wE66dYEBiHl~jmBvK2CaoB`JYC$m`GfI4n z8DJ)f7cfK2IEf>d!U!`<;>4wxfSD$#C|WPT|OdUDC50oGVlw8Q!jVhi zjJc(V>&s-l;~IJLZ+j%Bt|dd{bFj6)I2AC-pGs1^TD12E8%A zG?rF{4;Glp(yH*q0@Bz%6@FN78r!GB9}7xjX;lPZp=m6wia;zRjonibgoUTEdn$sl zuyj^dMF%P)#Uj#K|1=e0V01d$ry?ATN@rJFzq@Gm|5^A|1=g%tOP61UV)WjRoSz!GORM2wL(#j)nv0)C@Qe(oC%!&6qR6I zjsYtA*s8nL!q5o^L) zbE~jstRr_C)`GR?uEAQd>8jjbunp|Y{T*xvXXbu`bzn2{%&|^vR^D)II@Xm}ht0rd z=Otk?F;(7rtPAVO8^mT|-FbgvDy%Q>3^p6<&9}n3v4Q+iSP$nvS$}>L*bC0dPXqgC zIGDc)>&ITppNkD(ujb#!2C>)kf5hfsa|`USSFtw=#$c~u^9tAj6?3sS3)le_uVeEI z*Z~#uu!RNefQmP;1qJMYD#d(oaRED^;!SW-Av>UA0k*V|9Z<0lTT;jls91z8D`W>$ zEXIZkcVSDg6@`nirP%VqXV?(7s_-(l3|m>`f-T41D$>JNV5^H}VJoqtlrwz0SeTaRrnF2gopn~D!&8?mj$ zE3tR5EhWRSP1yG0U$M=c|76=re84T>&JtsAD-Cy)3}D-^-6d7nc5GM4``8X_Z^;^L zC$^__B(@8Cx8!$hH@2@d0NaBdC^g6SV*5*9!}ei^O6#z9v4f?@Fx7tWz0&pI0q}5{ zCU_7#Qu-%$2z$RQ7dwm{EepZk!#*fue^-`fPGYU4Lgb*FPDb@ z81_lIH2fc8AD2tRe;oU?yhxf(AAu*zIR_{{20t(79H96F`>gyqb^`mN{0jCdcCv!w zn&LC;%L^1DyYH6Fjj@_)03ho!|cC}P+H?UhZQoY^8 zey=g+{HOR8{H;bRxLe@e8mZuJV|Qw#g8L2ovqmbo-?2YxrGmSI{Z%6s++FNmtyFM- zVE1dKg8LKuyH+Z=d)UKTso?&?9@I(&_c!)WtyFLKu}7*pso)-fPim!tdk8+R3&9>? z&+4qOf3T-@Z(xtHf9smCC)o44kFlrP&ozX)P1rN+MZGrm9Fx`E$Nm-KH27Dm*b8h} zJ!eOyfN9h(6f~70=Rb`R^=+UG9A5tks6oS#^_#I_*eeY>*l=ug{R3M zu)#)R@&>k9)8i8g_+rSB+X|vR0W6YvS>ahuC-W-FOViTL4Ff+`u znQdEXj#)ReZ7VG>tLD!!OU$-;J2nxsY0<;1F#G1mm^EhC5{ubz{?l-5nFQK`4lP5V z9StY7%)sn1r?gs@y@ZHY!-@0s6L4!Aeier>zO|!u;FPFmKGSjS5!!V1aE^ zu+kR`Xk%AY`eDIs?21Z%EU29VRt8|9?G&&w5DRH%S5yXJ;qB~-%3v(4{bS~_G6all zr-GHCU_|=^EDVcoKZk{5Q5~UJ1Qy$2jYVQH9sDhzjKbnN_*+03jZNv03OELv)*%&e zEH<^{AvOg|=s1tXVey?(0Z+wLNu5#!PXiM>rGkqGQ#z%BOTdylrGiVu(mJJrOTtp8 zv*#<5v5e{L`N|Y5eYzS;#j>XF!qTwJ87yYXbS!5&iLVX3nJLvr0ao0_YNjm2%DUJ+l|@)- z7bhfTF;>yV2}xOkm3M8%O0lZ0*Re9Jvg-opKV>;s({&uI0IO&9(XbM$n^l2TVYRak zW7Sy0EdD-F)?oE2f2DtH)YYsaONntm5ROY{c4BoP3l`SgYzX){J$i zRG)w?VEgPruoav>yBcf5I%glj+Oe6l*J2&mjP4+;6Pwj-iA~44x?8Xr*zE2MY$m4a zeuQ;lJ>5THv#{l#0?$&;Va_#+yBUgIYo@#IT3{}%ddf%!YAAD`CvosTMc z#lNT7Sztc3D;yHs?`ZExr*Q3u!y11<<5z3^&X6Zx%lz;v*hy3oe@Be$w`%+mjlbQt z1OG=7Vb{-an`VE6`O41@T|VN;@7Cp+ujIRR`KTwqU*nHx{HK^7?t}j$G39?#75qP{ z@e|b^e@NqxX#7(eKN0ujPiy=Ujenl`RjMDP=jUaOKcexkX?7Adp8ZMYS2m+RM-;y) zUk(4S+jeMt6Sc~|>Yo{1Uh!Fe-j-MX)Or4tG&>{AS9WeQU-esJmFLf0-M-?p{SQ4$ zD@Y_rfeR`H&HrQSUhsGs^mFvD!vm?mAuA3#r1|qsa+e${~b*T ztYJH_Dn18R<~xB^^#cc1<-ZnKN3_5iwgW2zT?JMf=v=Sjb6{n@9avdj1y<(UftBS| z0A;=tSXH~cfE&K8_p=vR!*}(5)&lE?p5+x}6J7+3RC+ThJEHNU-o(fzRAf~SMWin8 zMcl|Lji0D+ff8A*@kca%qsC8Edh*R0e?;Ry%6#geEJt+q$ByV#=%6e|bTv^Uc0^}+ z6}eg7j_8Wd5uN#VL}z&wxtVWAbe7lnc0^}+6}eg7j_53}@$HDN{7k5b&VC-!+QpHc z?bwl??W>5+d^^%}dljGU*pZ&?tBB5gJJPef#&;q;^;?1?I!&aA6X{idYJ5A=vwaoO z*}fg=*}lftB7Ihi^btGKv%I$gM4U*k{P7}sM2qxUEz(EqNYDPLh|d1lk)G{qd?(Vg zf)~*vTBOfvkv`%?dgTyDdeuR8q~{7Wz82}TTBMISkzRGEw*o|*NU!XB5j~x6(-A(Uac?@Ez)PTNFT8yJp)KZbOw+e=^3CJ-;VSwuOd3jYmq*yMf!*n>6QOp zM32~!p6x3>+p!}(+gFjE`F5mdd5v#JdTy_Z=-ggA(kni1otf`MdeuL6q{o&ia@vc; zSzZCSUV8;#e^jJrzP$plKN{a&0a)IP^bu_Z$nw^j?OfOD)mDIrwgO~%Yt8c73XtWk zHS_Hifc^1ShKREQsQ&jNeZ*M-u!3bryp@AcI{YAe9Ph_?bnwH07NTLGfl z3b0`B^_3lM1z526`ik$Y0GPoG_6k6I(CDMy7H&b?>qoT}U_n~}qV@_vH**X2USHX< zR{#d6dk;_OXW@i145o4}+g${+g-^@UIfTWjq1? zk|Q4l|C*BD{5bek5!(*&$36ZUoj>XEx9I#SkH3fcYX%~)bDj7t<9lF#K$pMa$)9of z#zE`QgP&*}VoHoszHXY=_&WAfJYy@qoq*YBRnJ)Y=H91)clhTFPDx;iRqt|U8; z_w8y)G!0I+tgegI%qACN(W=NZnwqv$hAN-h(bAb1>|0;alx;0s?p}K4mPF^spokvX zJk-^`zH4^_^m5sTP+eMf&0gxfejN5k2CJ$fkF1X!7L~)9`nIFH)`zPi4eKvdRaI1; zt+_JRm+sq2dQ;hkipK_@Sl51a&*Jg$hQ?EulVit++m6&h?rKfVX~=b~i8aNxr9-o0 z)kEoQ%lgV|v8ME{4arc=!m;UH8+s4!h&5e^41_A@M7|}Pm7yp0$#c6lbYG7gC>?2E z|K!r(9@%x`O81tDGl|a5x>!}@=K4F^(XQLnu2X#nDw-D7?Yz9FaPsk%&XH4nTPs=y zr)#gK7O#XS*M<7}(vd=aw*PeJ+*r^4u6%R%((&=u#$(OBQ@QoBYv)C=?n-!O-SFkz zhcZ2_=W8D6-Et}1ysgmOkW5!45_6a16_JL9zHIif%KG)4ogT}ZmEvdoY~V^9g0+)Egh-3oQkcf$?fT^S4qnYkBi9Ug?Zm%7JJ5WZF5yTa(u&uL7JyEvuj%VdnWsP?w*}% zPE93tG!5R&KGq*MnOo+#Fs_ zcw1Xl^UQEXU*Gvi1;#JiS(&WPre~XaXLbFB3$}iCTWCw7t!uWiclPGJ)bj9^# zZMv~XmG`InX4E*ebYUE3yD$#nNb+vi>;~99=;>vv9J?JiwE81`{e8vAx&}%PSDpV@2$DK7r1z`+s4I?T_Q3&efI9womYG24%SX~)mDTnOSL<TDgf~a3 zV~N>Lj6>BETNjViRfMY^t>JdXo`|($2^P+0!zDZ}kofb9JPMUAI zweofw@ETk8^jj*satGJ99j(3Gksrf2U>vKS^6GEtTi)NHwBk6_X-aKB{+1gciwIg>kJjwmkW!IZH zlW3{x%1w^~uaERj9YY6#YwiH2mw^uH_dCBF=ZE75~esSW)#-6E( zdkR1MJ^g*IKE@IKw)(cbk}3?|i%;)*gvQgell9`%#Le})&jF{?H)lM6Bkp92iML->aIR{t-oi8+SljdH_=ynv14L!v~5{l+OtIRvyENzu(vPo z;lJTRJ@@ay%|l0M{XcQ9e;wgT+HnE%CsBcUaN=s~k)2Jwj2nw@&snVQ{{%Jq-R zWoj?%QGXuu{OMHvapgd1Tg~O}$#eH6mUlI!t__A;8+VGT8&~SvA{|(dcQoNfVe_`C zO`G?nJ6BhxLy0Sibb3z#583V<3uW<;EjH4!p*x55bsYQ2s@D3Q;qg%aaGi*xN7lq5 zkta6qi;ss954P+@JgD5cwmE|GQ&hgtFT%046^G+v@ru|)MV}boS=F;QksetWu80-l zBiSp-@eAQ0#HaSEz12+#tly!U#1mEVwOd*$cC?&{t$AYbVDcGDgC~S!I~^w;+0;8j3__KQ6Wq?f*uDrJ>k zG?(cCPOfw==C{ftbLTgQ9!cDt-gU8Kq5oKG<1WnGNT|9qbP@CDUT@>h4ZYVQVXV*1 z-BSmz%5{j-hhUelVOJb#I*s^oe?rYPd@<{td5m)Qu z#@_M#+RBEO3c_LU_Vx|EQx!WB=T2VixQ%_x`5NpeBYRsT@l8FQ6)jC?YS-^r%JqdB zgg;J%cU|h3s~E^0ncawWb*lCJ&h_2bMz$hO4vGZFspQl7wQbXLm=6c{O2RkdQ^UGd zS5s40fXlh_T`fxgd}nU(*xfMpkITnv?;fUoTKq9F-ZEYl-c+-6rZ3$eUz6CeZ}a9z zsA0>@xm}xj#|M&a+d_T)wXvJ=mhlVSvlkFA+b?w&8WKD1Y~CEMShHpE$jM-T6JaAivPFamCw82doqZHPlzys^uF5K$Tp4feuDjZ~ zbUd8*Ux%s_O8)BV+imN+*H*2mK@{wJB6e~^{&BW@>*SS=sViuQlB);aF5o)Mb}9bM zo~L@mW)F|FFTH#A#AQ+M;Zp6Jt{v~GY!H>yZxcsOT-={KxV5yd#ea?VM5sN7YuE3- zJ$Ubl>0N36HE<}&uDsZ})PL{zH1=gmUd7j~rO1|a)YC^iojt#&P?1*iV0Li*{-ZTl zJFlZ&r=GJXHulWtyn5Vg)YCxg+t3xv_hW7AYA$w6<&NFm)}F4W_H8X}+;icg@ftjf z{W<)u=v3{X^&aD}yQN}_*RGvBUfge?>XClJ!Lhckx+@)}e3fa<=;GZtHEYUs(uNUffFW0T_9Y1N~)x8c? zFQiqwnvb?~e8f2PBHj#cBm4~>lk0|?_fH+UmpWQ|Q8bLHbvw1#zqK??@nJUE3V#${ zoPE*S;mb5myRq&*xpaJOX}N6!`eCQ)R~0XC9cqeU{pWbLcDOkaT1VHsUnBh*#$)gJ z1>h05sa3eY(m8h=`&823sPucrFRg7|E&z||ss)~h2WGHe**!(`AgkuV;_|M`sl}6P z@2Yw>xb+-bH%B<$=Z=2_ary@4CH438!TPqwnr8GD%?BI*JFj-m=EM8BJp)RwG*;hs z?ga7^M@C`)GT|HdbyxP}j<3ai>BZ!dnit$ZXHQ=4xpA^b$*KNn+tghe+hq3-{@5Q7W3H+UuU@l6 z`x)Qp{XR7_g!L7&}TvYczSntIeBYy*MzD3E=KKLBsc@5j+ z^&j?PjC;gkqyyFb!#H4{5yO6$<1^A}*w?CkD){Tm_PNQsgwGqaZ`vhl;dcu2p6?6E z-h~5%zdcK1;YqZ&rmP(M5~qA!Izsn#i0^7$Kpu|TNBG>(d!s*zehyRo+kky@*VJ_F z(DdBJj@;O=#C|#zYLB&b7tSZ=`;%>5g$u}2-Fs}^+?CFW3$&lY{i1dswY6PDX9tII zpJ&I5p^b@93*U#?{Y3RPGzRX!XkP^!2<#Jja6duod#V7uAx|K%|EK#uZC`Z^`+!3| zOPOQXSE}~(ubXS^3ALPPy*+$|`;+z)2g~HJ|0q?&;&Ttx@ck*q^I==8hkeom}r@jTCpWp7H$K z+qSKM`Fp%aX1V+($7yO$I->O3oH&j3L-}jxE7ba7_Y>mpI=i0^tM$5N-`2V{y^9mi z1U~xP7Ac+~FNS_)e%9kh6@MrDZ^v1`vHo#c7LgSfh)I$^*COq zx&1R64?rIKu|q2U*l_{-G5@tYeh%JgJ+td|@J{Pc+U`f%=cu^vzXtx;?&0=J$m^(e z!^VXg2VZ*}yYn|ko%T5Q7tc6Xwhw*!u)=4MMs(lvrmpq=lUbhP#Z+o5qKYTrOxf}S|e{QFZ2j?1b&ercOOmE#! z`%}gXub;qArMgD{hZ4@Xz+bgr>uEbbya{pa>gw*Dlt1ekYHUH=I&p9DTzfO-3GV9( z7f>E9ty`t`r`We#?w!NF2Kia$chLTH{oScuSG$%GZ}-}EXn)Fi+)X{#@>^-&A?h-; zKcaa$I&^N=df<@vJ%tS8pZ7hD-SaBXwm#wPV{Q!M{tx++$$XgCKmYuSsd|Pkb}t@T zOY0ilFT{#!{ab%`Tj4_Lnu-&^@0usoINs*{ci8n$-6tICw%5fDx-V~R@n2&cxE|~~ z?e<{*;nais8L8oFo7zWp-@0^h5^-(c)D^6QCoVr3+F|CmRCL;Lj`xKN6?^>GxDVV+ z`(CZxoSzD}nEBX`_g%#PfX8DYf2?wKx^nmY%^n`N?C9!fWKgV8`!O0v|Gqr*gxWtQ z=LYTlIPyqXujsxj?cN{k;{1TZbGm9o@u$Nx=V~tQ=l$w=#&aF^rzfy4L0)4L`>3PX zM};;v-92{_csqjpK;5PuJXhg;J+84nrN#%R?0tRh46O@O{q;i>M|qqvf5z%%=eWwh zry6T6@5$l5WkHR1&s{vf>dsYk-cjqul>^P^kr!^MxS;NLcz=DlbLq(DyJ3>U^PhED zwNCSW{iSegcg>}ah2uS~^!x|oqV(YR-Mx@ss@UVdMt^X<$8dj;u44bL^emx0%;$X- z#iuO$%Xt#D?-kXIKmUGsU3Ng>aBusD)YNh07x7%hj+=_F#ZBKe;$|h`7yDunRpYwx z0M<$Fhv^%%ZxNE`U(YjC{r3E{*A=>dw&y43!PWiQ9@e+>-oX0;x659yIG!s%Xuau# zUBq+WHQo2BcGCUU#53uB!GBHnFYFiL?Xl%y?2k6`Jf(g=OnEB@9|gk0`JSmOqc%RS zHdDT=gz@s`C*iqX<-@%Bsc@8J2@j_HFxl9YB5eUe*XTsIs&L3s=0KVUEJ#ChD0ugmr; zJn;QSsJeyQYs>dJ?Q7zAeGJcUkmty*En%GLzBOUsrwSD(e11?nmla;OFdzGu$TmA( z5bm=0jfJmXCr@LKligqL{-wblC*7g+j924 zCNizsXWO&o)co+v;rSxE6>oMV|(uwaJkDU0<``~odKD*yfHww1D_v9nEU*vIe?-$u`_kOY3 zYlm#H>*c(dyZ^n3{j%B@N2e)|?CzIcexu@V*j;(D5&Nt5u z_C2<}uI90+Bf$B%oj-_-rY0+P+WGIpo6pQPVIQsfuLt@3ipIGMd&kKx=g*MGYTS3@ z$S%3O6Z@Zr!3|N`zmxrR#p9(c*@r#k??(nNC($XJ@mwSv-HjjNbgu3ziprLKcuYMu z-ADNf5#2Ie8AbkGtz)=9<-8omfz~no+R6JNuZD3+joNuX#1;5)aYu`t2ePjbZ%5^V z>IdZA5cj7J()%5D9*XjpDnH@mp&HRn^cT-(-Y3}g*m*53r~agMtBveYeoEzS;;3Kc zdE9>Ac}7$_a=;Vkqnv##_Ng75k8<{-wC`%E$f@Vxg-p-tBXgINGq?|4hy3bte{x9O zckWTo>$~T#R8KBrJdg*F;M>pDai6-+Sk8Ha_KTgl#c=+<&&%BX3-Sqgo9ZW z*Qe&=wt$?SXAA8x^IIyifpKAfZ{aIDTOh#k)G{ z&$YXn_bnc;#d}M3zPxbW&SOyi`i`=H<5C}<|6kZsa`NBU@2b28trPgEV$%5~qV?OVKo?(g|)`foX<|&%ueT8 z`wE4b)`(Rvthzu^#9EEtL8@|t-kHI<67<$VM3MNZWkA36Y;FP)>xETGl(1TZ0#n7p zEZNUx=S~-f^7y@Hb|zwNgeg;rupTuTfFGLjqrzH6$~sr;FQ?V6$hrJv>3YO^Ojxyk zp0Kvu$ll7f&t&JO@mtheg`2td6S>m$!sOBH+~iDdv300WxVbbRv9`kg%Ayf#yRgD6 zFRX<9`_$Irt%;eN*C&hUq$h+Gb1yM=p2+0XRAy>^It!s)!ipDfxeSb$Pb>$KPW=2; ziR94Vt9-?ID&H-vs4B;m&l6b9=SZSUd17A%MP`(d9!G>O>6g6xdt0;zYV#9H=1E~y zd)Glb^Yc{IQ;r?Fq@U{Qb{3sh_X|rZOEw2s^b1Znl81#=!;&`3=Uc(;>_O$5bM5nu zeo4Hz2;YX3Z}z3I)|dZUxwSPrSD0(U^oxM84OOXTN%XxDp}6vOH@)dF*`|r!^Pa0<77$=`RG+}wTp-1Rw5s*~ALR!Og-D`iFfw4V$p+cT3> z%afVB|B^~QbtUr!$lC<0K$Ty`>}_&NxcSHO)cMUJ5looj^$ zM~$mq%FduJ8!xJAOi6M>;nv@jhV0y(jE7pgx7^xnv?cttDeGP*sLP0|V6lWDSA#NH z%wm-R(r(R6D)*hCQGK8sr5WK}O~P$;h04+4+1cFWvbwIN>$$>gt~j0Z1V|icr!H0k zbnWyo+=YewWG;u#Fiey@rKPz=d=o)k^Tc{u(W)ujkz`Ndh(+yAv`59BbO;|YZlf9s zf;gd0pIZOz3FA)qpfv)v!Voq$nLCB0x#=9j2-nXcrCRx7j}%|r%Fg7`>oldflc_`W zDdp!<9dTvFnLR3EG18(0b0(W$4_9hxkVS-+{9K-bA3kCcC{tr&m#roEOcb)%WlUgQ z$V}!JDaHU6dh9~8g0U>fLWN+}EtU$!9M4cx6X386TeeXI37KEapi`#ja+9PGwOc!n z(YCu!O~zVvp|H!qWx*ohdX*}hDikMBH=!GzD3*sb$66^5w4!;cn1M@?LBA$-Hm;^m z^js0)yi@t6$POZTP#jouZ934|_eC4Usy260aZ~JdfohYgTn!#wvNOt4H3`_dEniqd zgIPi;sB7DR8(!ERE*(d?yPcZsDeDwE6Dp$A7N5ojNlomfSwx7;a*-BS1S9NmG`7pE zDG+zLn6bN71rWCe6#?{NSf#{yte`}lU+q{>5!|_;wHia~TzcJs0E?)@&dulMY~Q#G zsA&8Su%n`|S8s*{(Qi|jrjr@?KCf12)lO=OKlJh(Q{AT`j?;TSb;KGKj7gmq2=os( z#Gc}D<@sD;QPr#_nnJ*Awlr~F`GX0kRxHdwav?W|_C}SKLbcPe*i|SP)T<(`O$s`S z=|U?^9Y7<{c&(F7psMZAa&Czp zIJ{n@?owdoMyEZ8i(oec+Vv_TIB%M-3Isn&^8?xUU+YDNNkNf{87jnzle9vue^7rlwSz>U>2sgByGtCr0~Cs9Kls>8fe;+D1~y&(0Tf6ZozbZ#)s$ zXhBx6uQ`-Hoz9#XIFT6|93G&ZEZ;1u8?D{ABRKD4>>u({4JXHMV7J!$KjYBNM)Wkc z*yjpG#NfK(E&FD7R()s-EgkZ1v+W|NK+e98Hp$sVkXu!}<=kL9f~z%yP8lQ<>Xx1F z;T_R6ny8!afNZ^<2yleg`i1Q@0i+vz$pA-uT|nH<6+oVo2f0>9GU1oZwL+#=*+h!N z5vunKp#)OsB|C%Si0Qp)7rAnj{ z4;>oK939lJhLFstQ)Q#0=?fVLGo<9(<5bi>XS z8>TDWa1BZKolYOg96mX82t(jrv$fT9O-0Gf;P9b=^U48ROffo@|4Pliri#4lWS~5W zw1-}v3Y4c*d6cSU4{H0)3=SR2q>uJtf}TcOt8K>l!QJR^_aZZ#K0SCApcu4p)=)MdLr~8Hm z;GuyF9}Qf1Y2d<70~ekexbW4$g|`MS{Pnf`&qa`;&OV{v=+oKZzIY zPvQmplX&p2_E3NSiA-O5_;{vo@HEnWF=i;bj_C`h2Qudd4^d8zIcf}S4jUNg?{`Gv zN{NRC5K~u&bq%(`bA;<;8^dSV5jep%MhA`zo*Z^u8cQD@+6s>4DMFGp9~xMh6ZJjt=x=M$`=U zr~8i%WRlcL@NJcSt@T;0&Y~dYW6&&4=n{6%>4wHK=hE=0!4VrsYa!1SBrf-uV^8&~ z9r;$<%8JL`t5>ZLLA5Q4Ve=a33|YNh=pQtj$#$uY(&h{eXT~mi-J(Vjj-sdPYzbna zc{Hvz=j8AZTI;lHtbh1WW(fW732;DjJQ+KkK8;AlO?R{?65B0zx{X*~!<~U6E_H-6 zC~)Oey8pOh__2>BISgtcs&_6ut1)J(`GMv@!09)>;ufmLqm1=zlq+cs@jSJc%e{Nr?tqN7(SU{ywhI_pzz|^PnHIb!2ST1p;e=2Glx$dNoP);LXnz}kwb%LGs6St z(APwvGicL=4Ve=YR?)@jlZOwFkrOpAon6AK+!@cJ2O5J;CqYp>doK5VJfs=Bu~s#r7@U zD)A4(dX#Sri%WBqb!#6h6_+OPwc_kde|BbO3~7^y_%_z^@j?L)af;b_VZB7JdxdA% z`Yj~PA_Jy#e2S;<%;#1v)ZMpL9S3`*_-FAi)#9JTzt)AtckqNTJ3l{z6kRJC{h-!C z`McuZ>n%%s4{sDq<>w})_A`3yjI|AqF7ccNPg|)Q7S&)~(gu@bx5ZQfSZc^{l0AggQHdI#~stK*aWXjDg;`7z%iHY3eVqQHl z*sI$QsIF+WKGaZ+URW)x3iN=mj_8KCp<2uTJC@gm)=}>?V*a2nuNNl!vlG{Im@1ot z15<`@%#R4`Kz#lE>!;8i=y|9%dMv-ck`Tbt4ugOw}bXJzcz|(ZBXUfSiAK8!KEz?s$3eYTKy!R9+qa7GMvW0j^}&PP`lp> z#B3|1K)t{~wBr@l!MJ+FMCr;*F&YXufpS|NRJl5qOx#icv9u1bdhzAhA8N3(1MU{15`sy!l!_1M**Zk0TA#h;M!3DX;8p;`xJ2PC>WuT!~p9G zbZsjTSzbdjF!prqC>X~+iQ)9s;EgmD8EOcObkZAXA`J?GkxqIeO{75~Fw#kHq=_^r z1V%dPjWm%4g}_KBy^$u;pb!}8q&Lz;8Wb>`UaZB0dQPC5y^&8EM?Qt&^_F`Wc)s5N zmD>YLWVr{a021ihQ7|GQ6+i-AI|@c5qyk8wYe&I|gj4_tbnPe@k&p@?fvz0|BN9>p zB+#{^U_?SHfCRdB6pTnn1&~13j)D;hDGaYZ!RXpiFpm6g3}>yq%xCZb0}sEWp#VmJ23im?I;*We>a9$Z7wDXv$J@23y6DrpiU1DBy6ZNfQQ{49*8t31n{ui z!vm29g#aFQdw3wypb)^rZVwMc8WaL}*zMtgNP|KE54$})5NS{d;9<9i2O`TA_F#Z@ z0MWHQltda70%O0&8+#%R3K&jb4cDo~+j`W_uNYk~WU>xbafsv+bTY<>(f!iAx zX}We4j3d1_Fw%7GC>Te2Z(yY9+EFl$^xnWo)3u{u9O=D*k)~@$!8p=;10zk>j)HNd z_Xb9qt{nyANbe1dG+jFi#*y9|7-_n86pSO?h2f+Fr<}v4G83H?>Z297sn=&B$=Qa8 zEJr|B00DIEC>RmY6+i%8I|@bwbOjJV*N%b_0bKzE(6ysrL_k*n0d(ys7!lAFKmc7k z3PuEU1rR{jj)D;ZT>%8pwWDA}Kvw_(bnPe@5zvj{)JK}GZ3QCBN4h&O(sb=87)QE0 zFw%7GC>Te&J2298?I;*Wx*Nk8L+)xWgNOUMXhpC>Z{SJN(4@e?cY6a*q(LDt@ZH|P z6KPNg41BjY@I)FEFuHNdSs=%P_lKsU75GtzZ=5_NbQ_V-jp1J9Ol{u2Wfr0plnmEy z;z`QsTO&U91@J-FwgQpmp6>$)B2zOwC+4ITg_a&n?H<8|J-fC&##`;3U%2b|yqYVY?D`1uJkRTY;5c06Q}hQXBp zvi5n%BGRA$_|&8Q^j@24KfOFQQ;1d|)2NTzJ`Zt38VmteWrnWjqZRppArFcBj7Z!E zbopxbfJa4!nt>yqf(NmEAXgjmOaM}?2FlJ3Fk((>3A9NE@bT+_;p%`k=>RVDTDJboQ8TpiFR9pJ>T z1BR;u+N1+W_;tW=bwHbRfC|437_JUzlMaC4*8#)TF{6g^k3Johue4D^w4t8PAZm!= z)I+pM2MF-jqrs!o43AC>wO>cW0Tr6+3F4qr!vWDIogfZ6H5?Fa(h1_AQ^Nt#CY>M- zIyD>+ZPLL|OYIjHSPkA9>=g|eon~Zo29ZGwcf`!dpp>Mq_le=?5N+_55|n-&4H;Bu z(g`AiGL>#UW@J!q(qE5;3@S9$6GR5(E8Tj`$e;|Rza9-4RA{Ovhz!bFy7icmL3v7l zJsL8o&{PkG+OMPGfby6oogfYDFV$0i`Yd^=LStLPI^2nykYUHQxiZif;!Dk(5(8(I!Jda8Nqa)iHyEa+E%Y ziQ(#)!9i(Czm5hDDm3{P1P7%q-FnR6pk$@L9t|8+XsU;>;5-$ajaJg*e|_&p`AoN3 zGgc^r>DSS)LWQPkgIJ-grdy90E0o9d*P~&D3Jvv8D$}P!45uEVO*%nXP(OvPg{FFfIH268 zTaOtBl*9nhI%ONseTzVRm|lw6G@dys|P z8p@`cbb_d%B&zG188wtP_4}rwh6+vf1W`k&RJR^8YAAW?uSY`-6&mWH4F{A;HR%L#Kp9lmH!}_>XX>vIve2@~Cb-W*kuF z)L)N=11dDt6T|^!Q{8&ZIH3Hgza9+-RA{Ovhy%*0y7icGK&ew-J;ZQyh&I$iiB!Li zh65@z=>%~=$yK)=GY%-7>aRz`0Tr6+3F1JdTpqD?wM98fOR_05a}%AWdt({MnA zrh0-npp2?pj~NG)GWFM^;eZNF^#pN1xl^|uGY%+4>Z^wsjty2Wj_7&XgHukQ$0Z(P}N#c*|uXi0Vi(4rWwju9=%jsRK|!__gOCD{=` zi(e@btBZ7_N>PJHc#dk{GUz89S8l^w$H1 zt7FCvB|QB)V7NMF>`=nfuLFjwW5y08JpDRgxH@L+P) zF!!0%a-WJe=>%g44br8<4>(Q==v&{R(_hETrKt;dW5N_G0{(QrV8rh0-n zpnRuWj~NG)>h#y6;eZNF^DVM?U;R275~etbbNQI_)fW&Hk6Ja*9G#{0zTCvzq?Ntsr^j)od4G}Qwb_;oZ~m{YGw z%C!1*G+a=jsh%J%DBbGzwHX(|)N4{py(-#J4`o_?zGW1G34I`vz@*#*3O2xW9m@z_G z*a-QMy`7I%Ed(po07H_dN`ru*ysTTP88DQR^*2rf3>6yc3Fc^%T8>uHCY>N)v~+Be zXp>G5FqCO^+GEbTCMn74Ymb(7RfVQ{f`Fk+t6Ps5FqByJ*Q0^LoOMl7lGU%Hfr1K6 zzG0~SIvNhlS=S^bS^YX14ye#nPY?%`X?6R+jDuj-HK}D?6>X@8601Jnh~d;@&blTk zvFg{+aA3~5CMn74*UP?FVOkA?#(G}RNt0cBd z6`JY^;(#)(ZarokP-4|zkA?$t)-_2>zdTEu8KD41aUx_R>wDU)-_2Rdn>Ive2 zGOcbsW*ktG)nAW>11dDt6T|^!THSigIG`k}za9+-RA{Ovhy%*By7icGKuK1AJsJ+E z&{R(l2b5QJ>oMXWrE;v=y9tV6>nOUso>VZOsu->gFk#XO;2=c_R#ykKNhg4V6eU<) z9U~4>!F;M>xH?80q=NZW#c*|uI7kKasfyw17;%sa=2I2J)iL5A70jn9hO1-5K`NL} zRSZ|hj04J&>Uc|OX;VcT#)s0MejP6!q|CX|R4_NH7>;k|H$_vy+^Ax>I%XUMbE7Hk zO;JUg+7pNeDeX;BMVoX2@gSwWDXM6bP9Pqnv^PZ+ZPE$EgA^r8-99kmAeb9XX}M8F z8|n$>MpIgDRM94#AP%(LXv&-$O$BqKis7_}3QhF{dO$BqKis9B{jt9Z_ zLQ`69RM95if;iCL3r(4Gqp9F~p^D-9W{wBJRA`DAu8tW8!Bl8UdoNVchV}$gp(!mD zs%Vo=5C>W+G-XbOrh=(Z#c*`hmgf+r%Z;IBgN-#VoQ!498k2~ ze^km2_tHKuquLcljoZ8$T{(5&LO@N1i{VA`rG!IXvWqhX`gA%q!=vm<-AwQB4L=@?m4%znhgIy_*qob4A6;#73F?jSn>i+Z)ep=^#nalkk^~C_|`};|1yJmRXBsCXg8}ZFn=E~U&3Uc zKEhrB6L!6hF*J9N*Ry^@{wr^e*o}Wj_?^`FccG!hTe({}KM5a1%a`up^Ia1+fg1JU zbE-DReDxi8e1$tGik7~QO}!ro^OdU!icf-TDqun3H@Is)0OQ45<3;o$ofr~!zSNGx z#%v~JKg`BIf^IC{D&hdQobBPG+Xu^H27e4rAuEYVdEfyefis)j9#e5teN>%3U&>z@ zjVe-ops|4|NddjCBK)ox|Elvp>hTjE(%1aV9fgm{D^=Z5SLTuP695 zFEM6-gH?eRq0>r+PWwM^n+$&~{B`Q(zd|p&J;c@0#=<#&PU}@Qsd5t&_)g9Qeuj>I znWQNXWP412@b7uPe$y4l17Rh8)El~$FkvVQtOCM%_V>w@H>VA?x_w|Mqxl}9IS{6{ zQ#V8wabVJ9Zqn@#ZZ^hu#4x@FlPgsh=l~i1*YI~}@cvCrLa+NX^gxB;syj;HU`)Qp zWAY!aI6J4rA2Kp1kIN>AU6*U_e-HyqhGoQx2sAJfQXYGe9J?s>WmN~BhJGCMbrwbT z<13;iAip9cXxPzYpFe0azO`u|nc;<=hww~BB9SPyGKM`*&?=6T%r4E8T5igr0jI4>QrCwNvS7rQ8IDL!zx5oRFw93eO?!*mFC*r6LyAw0t z=T0o|#mb?9!>83Uj?r@}M(17szv{f83o`O(q=kA9Uq0pDbG<0*z48+D-WKk?t@l;O zjWBn9nR*x0cd$C%8^R8!v|L!k=hARng=27?3kdC0VJ)%?(RcQyTKe&F0d7(pNctA9 zs4aqC?DWQOG`Fyn$Cq=x&4W>0Mv{?K+zLl_OYwwgi&>$_UMY52mxw~*250N?Q8{=Q z6%Ldipd&@Q=pbQy=5&oC+&c609ctH7DMv@GVxFIskpq!~)sVxxJTQv=2hIr&8f9)P zK8)Ncl4SIdGHSDRqcU=s%^gvjNBi_0?j_Gj_fQ@wQern5JPr}>ARoWQ6Kru<4GrL_ zPVm7n``YdB$;mxpFWDS*puk7|_>G=sqi56*Lzxfr0YrjUol}0K=n~yz_JV^WyTotz z65GXhP3*IT`P3h}$<&95YIM#6l476eA&mp|(8r1GzB9Udcbpa0B|q=`m?R3UMv?Q}2=D0#m;##YLvxFU2LM zeqD;oOnpF#D@=VzimOb0Sc(i&AC=-7Qy-He%hV^N7-#CYrI=vqQ&LPa^?Op}nEJF7 zQ%rqEifN`kE5&uDJ|{(<;wDpHlwyXdFG(@W)K{dKW9l!YC@}R^Ddw5_ zx)cjc{k0TDrv6rnMW+5viV{=blwygge~{u9Q{R?inW=x4;x<$ND#ab9{!NOfnfiAr zp25_ANO6~`|CHjHii%oN++zx#rvCw^Dy4W9Q(-B7kg2E?&t|GxisvvTrT8JHYNhyL zrdCPuT&C)!cpg)$rFcG5Yo+)RrW&RAQKr^Q@ncLiOYs7xHc9b9rXH2zMNDm$;>Aq0 zO7Rk=wo36*rnXD*<4ip+#mks#lj7w}?ULdZOm#@{N~V%h`~*|GrFa!nd!_hErn;s0 zDW-a)_-Us0OYv%^4oLADrk;}GXPD}f;%AvUB*kl)IxNNOm^v!O>zO(x#T%F!lH%u> z8kXYcnK~uK8<`rF;!RAQmf{zfIxEF5GId^xH#2oninlOzS&Cm`>Z%mK%+xh0-pbUt z6mMf{Qi``TH6_KbFm+vucQAEBigz+KBgMOznv>$)OwCL29;S*?yqBqx6u-*UEh*l| z)NLu=&(zaW{2EhtrTBHG?n&_*Og&4A4>0v?DL%;54@vPMrk*RsZ!-0KDL%~9k4o_o zrd}Y$N11w&6u-sPOQiT1Q$H@n$C-M$6rW(~l~R0?saHwy+f4nG6u-mNtEKo9Q$Hic z?=tmTDSnTs*GuvHO#Pe`pJwWfQv3l^zaYhDn0m7mf5_A?N%2{x-YUf(G4*ySKF8EM zr1)c|-X+DKF!dfOKF`#zO7R7z-Y>e2uA3OYwE4J|o3nG4)v~{+g-JN%1#K{fQKR z%hVU7_y$v7l;ZE0`jQlX&(v4!HB=p);jNk@6&r-s6-S`-DX{v!c+7O(aXfCaPUYurDC!o~Fo^ zt|;a;;0aR`VJ&#};>t$V$y{_K<3ou#O}?Lt${HQu_z>3UT*rqHqvIYQO3bll9D4MN z*K4=>vJ@S@3w7fn69 zsNGc$)2uxYZ*}j(i*~W-;}7Up`~0>4jvl`}g65?H+zOVY`nXPT20{ zhZDB@`9T9sXSH=a+~|?$L*kc29}>SL`jGe~(TBt@i9RHLN%SG{OQLqan&K88P3oLm z%ANYC3Fq`+lTN8)5!139IOX&Kg5EirEO=k%+%r*G&a|XzN2RimDXIofPq;a z6_X?#?#qIv`D0g1=iEN9UiT>A2b%MCwJY?Xc5v_mtEOXuHSDZ_UXt`fXN9pQVFzI= zOh@}rV)oK3N9&k>y)zH9Bj%l`wH1$P&32~XINsN zyejY8AAu$8zTSJ-yRTypTIJjmnR$rrTa|}PV~}vqZ)P*b5wvAiUX`@dp4pT!E(Q;Q zet6LpHlO;j$CNc#Ve=UjU19SX6kTES85CV%^BELfVe=UjUE$_Q7k%K(Q@QX8H&5ll zE8IMl3)}r`3|<-**yj~)p2{t+aPw3yyu!^>x$p`%Pr5MO53F$W6cl|({F2pm|H zBz{TsA@NJ14~btAeMtP0=nDN>c33#ag-wRN2u}8JEZ$3_&WlSN>ky$yU zIa0J_ss+Ln_eqGtKA%s{a;AM=Ku+7inw9{Pwofx>lcu#v33-Q{v!E&LmYsdhqNd*S zjznh}(@w&7QaX#7a(&JL>MI*^&sAU9Cw)1*UuE7>cR#Pa!`Rh$n!=Ld%y#z7H2D6b z+*!`F61yk7vxsTLwS(X9-xJ<>@b~x0e@r~fnReE})8kpvH0A6=>o<1@1dmZd#MN1Xg~XSfYjlKs`1oAN!huM2h?ca z6eaOyjPrsQ-p9@r=dv^HbJXs@RWIga4CwyU3|@sg$2-Ke2SX z^C;^0X}mw<)}fUsldp-zULE@xyb!}bhA1x0mGZN>_R;*rb#x!JUyHY^0;jV(h04I| zW3ku8-hfvm*}$n{4zCA7@8{{Yavx8LzbO`bV+=otsm92iD`xSA5MFMhcUA^v?9H*a zRHGEXfoWhx{B+@Z`#gFoJDr2cw^Bn4CCc#IW3jizekJ^r#s9nUi zg*p7fdMkb);=EftQJ9&@O_Wg3o}ZmvD$(x~+DGXJC%rQEf!GJD(JLP!740uVQpy5;+sfQOLMIb1Y0{>vy<8R61`M@zcX*)-Pi9Z#N?A<4QlWS!68nAn?b=L9;|c4zx(l`{1g;k*kK$)5Gr7gq zp+e#2(tNMhxUo_ZQ&Z>o6i?&Vd%c%5c|(`m3jNucnX!C{hU*VvpQ(<0I`)U?na>KV zeZ`J;y7lnVoErU3yjJ$z*yrjk5&L5dH}{bd9D@{Ba+71Z1wi@p_%)*q>m-RctNtAXr0YY6br3M)h@^Pv$=`DuLZnzsVOe3UJr|q4*W9Vz=O060VU}L zlqWsg{(z$V@+P%Ag?PZ+c=E5Y?@&DXH_V#v3TxL&)*O&}7@|q@y?Uts$9=jgC9R9< zHImqWN$awrs)e+!FjXO~t4vi%E5lR-gRd>^s!h@ww)x2I>vrIKhYmO~$l2(DKN2N8- z)MjZdFopNijq}=DXS`4XPxhH&fJxSakJ_*tz^FaO*0Y)F zm)3Kb8j#ixF?Ga0S zN~Uf|>nE6+k=CnNV@_H>$-H@K{S;G0Y5g>pmZbG+=G~IkYnZw%t)F4)X=(i|Q+K8H zTBh#(kKm!E4#DGf42mC=)*G05jrR$A|1 z>UGk3CsS{b*1MScd1<|yb>Aed_b~4lrS)Fsy+vBT%G57Q>wQeUOQ|)oYfQaU zTEEWJyQTFTY~{Vu`T+CZC#?@M^=s1l5SRXjw0@JR4@&F9O#P;`KEl*Tr1epzeoI=v z#ni{8^)aSCDXot)^*hq~1XI5&txq!b`_lStrv5-$zr)lYO6yZh{gJeOm#IIN*6%U( zd1?JVQ-3P0Pc!vr()t6YzAUZJF!krs`a`DvQd*y7>TA;aBOar_lGf*#_czk|V{Y#^ zr1d9E{k^n4&(yc1^#zvuM``^jQ~xBbFLLR>NbAp-`i``|#MF1C^<}Q(d(!#}Q~ys| zf6ml@N$W3^TwF-&FPW;4)>oOTlGfLlib(70OvR-2S4_pF_18?*Nb7Hys*~2=GL?|l zHHb<+AK%QZ>sTTE?`)<1CRMrr*cQ;$gN+g#crt$$+bF=_oX zQ(L6IrH68(Y~at?x3gU0VOnRHwAQ$5cvM|G{#5r1k%p>XO!f za_K&4{TEZ%0$EHwDX~?jB`zwQq;l^HN*S!bNSK%`n{8O zqha5e;0E!mjNgvmsgB=@<2xtS`PuoI{6xMqb4SMS#y*Vu+xRmds>(ss9*N_JGLJa! z4cul^{rJIHekONvp6)&u(Z(MXR*T!l`$(x4KPMJ{cKnCX1oCzQKL*{a?PBhu=&!AR zCcC)UE91|NKd&0Lo{z+V*i&TR4^HwGGeXsN-@t0P|z8(K@;L32L8Hv9fcLU2vY>ein z(#2vHP2a!WAn0s~wc8sfi@<4-Nu`aher5b82sN(~)^2Z)-Ip&d_Lkp>;pS57Cf)*z z@5XR88N~7G z`=iXmtM4sr53jy&=4gXg-ydTNufDf(DPDcw!W3S8-^vtTec#3uUVY!r8hG`62lMdi z`{PU@vy#xD%O8D^k&Z|wZb{-F@hAC4@%e$`WG|9@u@_MB$1pJ6R;-9Rxj?q8u^v@ys=Lr3iq<{9%Ki%|Cn*Qmfe-0>nhMW%I zsuDc(i_gmZ9Q_e_{Jh&9PCJ8!;V&$w7Z(c?_~ja+)fZ#dX#CHx;dSPln-`0J8SQm( z?y!~8pU2`~iQ`^=3leN)5>rSa49=BK7lx1qDQ0KTL!0AYt%k0&Mm=e;zY znkC*KI=A~}9B2MHx3lqojDNctJ^W9=K>3*A#{Is@V7ec4(}K1+cZi`#LySLhXWSqk ziQ|qrp^u4^$B2KgI{xo*+!QyvPT)9q{%}yfbc;?_C=g(_0Kny6{?Z0n1wZ69Tlqs_ zPk0?br_&=1**=J5-9(nwkki>BGNS{xCvs{@iO?3J)^V3pRv^y8(d~(5#~v+XxD1-o8>VnaF0a@bIgv)p4ytlM*MGJgy6Ps%N7Zpf`N)WV&- z9kUgX*r|2o1IHM7gQ|t4>FJ^D5xF0sOg;&(`lLKq zJy>mRl1~L|Epv2FPy$&EzoYnULDD$;+yHBGUWRsYmmz0?-@|j4l~slh3HU49huo9D zBk>#}z(L;zIOyB}2fZ8MpydG$ya{m7_5cTs4{+defCHZ&7@l~BShpDO=MfNq@a7%@iWtPQ4819<7?J3~HMEv_QP+;+Nb<^Cak(UykuBtA-9bQ%zX+*L zZrk0Jy+;S3i9jL#1@cyECBWO1`BAgSG+8Em$`S!8{-8ddx(En zK9{O`UR_w?Hpu)u%~?d1$|{LlBKn4S;D*%dIZ~!IcFEcFOie7nJy;UV& zDCIA5N4*2Ach*~B>WaXOE{_D5*Ju>-Kd<9Py$_jJo_1ed|*FJ$R z`eeNop z`aB%?LcJ9upFYbz{TWzas<*1keWLFy`y$WO@}&AUCeAOz)*T;;%a`!@obXid1P7Is zI-H-GX^qIg)IYuF70}I`{8~(YRel{4D*Vi9P`E97n40XiqxY!`0IT~dUC-<8J&c%b z+aCF{y+I1g$y*q--wqB9eH@w`!Whz@eKP(M#@u(xB+G`4KJN@AT1)9q8Pw=I&;AKU zUvVZ;u9QAD9w;yOogE|8l47~VvYi>7>qeq>Rb>|G3^#wRbRrvR*j1HVEc27jR)Yqi zjQ*5cEc262Nh49NiaxCE0X|QlROsX^gme&zH-}myHES{Z-90U_2!%C`v6^)?$c%r0 zcGRI7WX3O~+h7>c@q_`G!D_2<+u`kL)L3ZArP18pZ5&B2;9o}}^k_v7gwQv-OC#uRRLX1oFa|6z#5cWVZ#;nuOTPC)NG zs1xjc@H%H2sQ8N}56sc734Jk)*H&DJ21-?zoQl<)tQo=MJ|6io-)DDMYJT9Bk@1Sg zoT-Mvv*mcitvkMaO(6RyS9JjkM*umHp_}$@hWceK?Lp=vHMk4HC)617_`BAxzL=fO zP2$EK&rx|SC(68-E6nDQIigB>xsoZEL`SPxguekC?vtUXSnej|fKw%hzk#Zk@WS0R z@}e>{z~b}4)$%OfK%0!z6cO9Tk;3u62Ed(HQ>t02u34U18eToJOi(A()J~+5+fk|?(ad`;~4w%EV#ai7u#~O=Gm-^8;%g|c~}=j zeV{j=rk?yQ9xL1~1Wcps<6QP*Wo6jdev-@Zpd+B?3+L+S>*Zo*Ih#lLS>Yy}_ufwC z(<-p_m*I)8TC8hcp^voBDt!4IOTVhj7X-zCcV&wa9nBb!0q_DG;O72`AbW~pMWf|5 zpa~>V0h&&K5EcF9bao;Ypwj{cwg!iFI*T+=&HC{6i zDCu=#d+~|{ zkIfhH(gIUo!fOdkeWlD1Jl6j%m*E~D;AA%*^m7@u{}xl&{s*M+I>3i`tiB;bCpc2! z^$a|7rj6RSWN4Im|A<#qnD9NY<3MA?%nj_9q`GVtX)U>y!X^L-bb73 zu;EEy40IjJz14YiaURXGD_zGez?S(sSKne5wQI2dln+ihrwq$twwp%kTZ^tVe(U(y5H-wIrU6bFZC|p&Q)tbJQL< z!tE(T44ubFE#dG&r;hq9)47mdIHqjMz7Eg(410eKu4e148uI=Udp`+QuHLFG_nuB^ zgs&-@N@ZzlI)ahhK?~^*D)+lX$3h0&NqO!R*qwRQy-;t}kvlipof23}_0}qbJ7_uF z!OIC7xa;sTO`uM63Y?)6Q0Y&37h?DWKJE2y30QOFj&v6x9SZ( zq22HauVUpH`adQ^vpk$Hl%aX1UMxe4OubZwZZY*T8fpJpr6BkUM2NBsd_~cc zk_~(XVwDS2^%#u~e5BUG2K|9@pi?kHfkyB18vQzM^y|^WH`H4V)aci6qu&VDo9eCA z)aYQ9s0*#$ix)w7B=CaACZ_O%oS-l~BF7jn6mfzA7$@%*m)qoJPix=B9=;pyyr(Js^@y{Tc`#d< z2eXwWOeM}%=D}=b9?Vw8RVo$5;QhoN983o^uT&k-r-Qo@^xt{!fcqy}n`!VIJkPD* z42x;o*cn3sc*f}^wFKAgdob%qG&l$0AJgCkXnjh9bJ2p889_E7g+yQk+0V^k42&R~ zdg3u=q^NBPuQ9J-Au!sw5($4~Ah_rV0wWcKO_@C^p$^z{FEs;nCa)vw&h&%W(Ae{b zp`rDqqTz0R1JS#{t(SL7`2iZ7$JOOqOdWtx9T=%_Y$D?M$9`cpH3PJ|Ymp1w8iH(s z4Y?Fj@G`TXnPplP7YVNRt6Xb-0S#V{tVN6!&JtO{ND)vDSN2Ift-WaQMg)O-L6FUY zA}C!o>v@<4p(wrKmBX9fn<%9T4c>yR2QXGpkE~#%N`Z5BU^16IqrY-KRNSz)8KtraG%7tXr`Cu_k+(Xv^f7nNNobXfmIXuN^kfDnZ%?NpWTo#zcZr) zY5stGm|Pl`Kad6=L?tKF;KOL0LW7T?1+zwt6D9Krub#r66&5zJ&xz=Pnh#S+`$)56iEB(*x-Ps@VH{iYpX;g32F}KQbF~R?^@qlroxV>~u4SUxcy4@{=PCy)RN3bI)P-dLCsWK#tg10%?03@`>pkWCX{42&R~ zc*htRK{iEzF~zL~quaGu;Dt2!G+Gza;InAWrNI}_x{MJe?j~jg**pT$vUbg;6EFrw zkj)`rEWK^Ef;Y35kn}omi^ryY12~bRbt5>DW3Ai_PUL9a3TvOx0;kUaTHy5g8vlHr ze<%B8!XyWQWLF!wU<0c7Dq8Rt+&}+raI(q22d47|K}$(;$&?Lq)Y!?Br;a;RAoB0a zzdxHa$zK9zlW@OCT5zdG)l5^1wy`w-L2yjWUk0A$DE(pZK1U1s!=LEy;FgZj$6$34 zwu5RKd==|xH4VOj))TPe2#-DqD~`~5iU!}pqff(%BTRdS2H(N7=V0v-roBLeTQKcK zSaO6l{W2^$!g61w!EJc-b+~wJo`+vNW(3)E55`!lW3w?BW37%&%3zGOx;BYc$BZDG zTESyr1ljBf#=uBkIxPMu}UU*R#B# zYxTp%nbw>u^S=VG#r&^f6&;@ax3IVht^dK2DlGm7nl&$LK8$4Ye}V;9Sm-aX%nFbG z2Ft7v@dqrk!lN+Dkb~CW>;;^CcFu=ch8_IGqJ#!NMJq^yU!Y~v;MZt{Xz)9vCGXSnlPrg+|XbCjigP%nVZ*R zv^gxBOtrxZ^VPpE2kcWG17H-hTYQ+wuZ6L^?0yn`au|--hc;t zr5}Xx4!GGv^Nd1=oKhwmSnrj%HF)pVf5zCUBN96>grg_Iz$0VQd?LDJcoWksrPUs13tW-3qv`nCVUUYs| z^y=s}NuST4;f~=yuLccrL9(++%>mvnug{8J7rlX64n8k#gtnV#;T#^0-b|w%=^%DN zZw1MVqS@f=ZRp*07;_7Y-r}5uf%_d`v^+D`I2FBPEyj`OEU`CKld*U%Lf^7B^W32mN z6NwlDBgp0xF$PA;!;Xz~VKOECvERBCwe~^bpVH_K6#h8~|H35)q3}c(!sZE6X+Z^l zZvuKAruP{9GaAe>!&#?-+fr*^Ecz!J{T?sXFHrQaE;$&B2EBMj3gM7s11~)PZ^B3X z-{~bBPObg1gk3cHCqKDZAU_lfx}+&Dfz31W5}1*qj}7biNkQfEFuhv&M>h}w{mji= zL=3*(O?RfEp$+iDq4If{UK4Bt$!Y>-RBlBP zFj0_7)0$f7-5=YB#`Z!HjX}h|E@_S;5^a#pLZ+fc4X}&IM6hq-saZfD69F>;xA0y* z);v8=J8Gf7eC$vfYsxQptR;vjcS#Erk!bpC4m7od_B31>9tF2-42BX5u#gTQXaxJg zVDHi~eB#j95wRm#{-dbX60ZP^OM2Gy9^L^lpIWFH9(#X=IK`C%Us(b>W1V5GSd2|G zu*p$uNnoT%XCqElIWR?WE$U7m$h3uFTw4^`i^h6j<-li&7<`sE1S_4YHkTpkdElvV1k#;GV}r4|z=wwze0Vq%#Uvg!ig{Kx z#^ucfS`rW8V%B{3W}jvzOdCI)t$>;^leskPX5j^|>y)=e4Pl~C@knA{DfvRTiQ`~p z8C#hXo4|b%W6%|+R*j;z;5_*`ByNH9hX5O6rxL+k%2DF3Wna8fvaoI-H3{m1q1cBo z9;V-BtfxptLG30jWAnD+lxEALf?U)S`(}~KD5{Qqz(_qLE-m|-!6ibq94J3#Fi)Hb zRTGA@TL=7NE8v%tnePFt<{QZ`bShbTb+bM!$wyVqhl}NQn++YjQ_F-dp%b=j7;P0K ze2Auwn>K9tv?DWc#be89qc@#ge{(0_DA#qb#?$i63FQD7Y8 zsd`wIKDlzl*eR96Dq)%F^&y7Hk;V7rvL!Evw?q=$4N=?8?pmw?CIEg z_`%rNGceZ)8^OXpc9Sc{hhxuyS1n8uClc6O66Aa#C-!`716VmP!f)=zUV;q^vo2#D z(kt*5pqx|YZ&$I`vPs_#{<9RvhhO5JC z*+VfLdk1<0$O7v(cC&6o?1i9O(h=Jn+maJ|H?|diTaC|7#Nf--Ug@tnQ%;;VVE}AI z7><1a59Q%iXAP)=iO0&(Y`4H-?_wj7-jT+($3DuAeHhyjA*X`&&u3UjiW zH~wB@r%YvURwhOzl06AaL1k%?!)n5v~U)_Ri*L4fwnTh&(SHLt%+ETYArj$p>7?#qGx@|C}ZG?YfIj zjyo(r*`+Wl2+_w)9+Vy@$i1VB8wEbSHexiKJFB_S4YS> zly;yUS#@3m9M?u^N0+pAp{mcNv@;%92nTL-NgI|rhte*X3UiC@BA2vfspnDJ6;l^O z>YXlW$5PLyv>Sz+HRys9lM7BvhqKFh0j0;I=%tYQpiA1bycbg13sWC~)a5Sez)~-w zv^VmC-;oP`M;%$}#St<$LN1Mv%P2hoL2KdgQ!Y7z9lkt5uAsCJ;+};A&$;ACcHqhg zxhg{7oaa&67jdt^;a6R96gxbh(tZef6H+(2q!UZMCPJ>I^hC`5E*#kGlB3yy1(f#3 z)NPRZzDtf_snyj?) z*sT$=C_-+FklQ2V4r-0Sr@=39P321hcg&KWV}9;_ocC~lbJ;GTF6QSoxs>+a=u@(>Tsl5Qe0POL{P;E6)QU zW!ZNUSq_p>K<2vSSk_`->a|v|=jl-pL$C|r0+;k;;JYH^Zc3|pT^GdRK&eZPY zO3PczXHY>IvNVLud%NU#7kX!J{g=0^$=nz-?+cmtb4f2&b2-GQgj0Sba! zv^Q%m55la0JPVkMsclJXjoMDA_GlnE#w91POZ7Egs;-dK%_V&(G{9vV-sH8YHM~8M z7rb%{z$>>e!bybn-VYP?ztPD4EOYXzsfWB|keiTDwa1bxy;3Ve+dVZms`kAci%T{4j2|3&;b zNE+{wK?;0QlbDG3NsxK6OHKxSZV>VCg{lC)Pz{DVi!9@>=>;>XbuPAoS!w4aZ*y8O z8#&Jff;lcZg>i5YiL2{Pa8lG7R9Mf@U2y3HjOtWF-nI)M){7h;{< z1rFhfX`C6uhmEMJ7*{!E1Z*@er*I1HVbccl3+|->++v~t+*lgZqa);D7`CfA=qBL; zxN%C-JACM%c`sS;P*%aR0)QvKtCWWemQ(8zl=Uc#yob-E1#AIc?#zN}*pZ7nz7(vc z)@7LG32I%5){}fMC6yBR!kL!bqjEyhh7fGLTkupi$XOR5k5CJpBMY9P7P>YTfZNL> zSZOa%3mp>+UZfU!8y37AAs`x^1PflH7P|Enyg@DW;w#ulEp)Rh*c2fvsD-X?1@BVp z0TjQ5TFcOSk6J6xdY@V=(fW{DtI_(1T5HhyI6@w!)>9byj9Tl_`hr@|q4gEDHlXzl zwO&T+J8Hd#*7wwU6RjVqwF#}CBjhn^y^E3GsI?WXKfv!K2j&4*QtN$8`I}nX(fXHK zA9JgaQ0p_ag4FsFEjvQ0sr3y;UQEo>AaYa#^Pn}+cT zjlw1ovNl4VijZ}%p)J3pg|GuRuS@S zggi%W{Bl~@j@tN{w6J}IJWuUn6nq4=OVK)t+W57z5bl*1sEuC`3%f+f2ACs|-HLZ9 zx_sgncIP*AVUPS!;ju0m&Ti;K`3+roJS6pk4Mf=!|3!Fdf+agm;I5rQ3;S~Ko5Fq~ zkc=yhLsMmRLB5+W5_{a4@y;!&~7HYU9_h!lBg0Pf&%!sEr?m3M=3R z#;ZAb#dnSD5hxp0TNJ`-i;+xr8`5e z$tcFv9=Rq%(iE4BW?ZjOyEWGM44QjHF8i2O2yO|5@X}%SD#gFa7oOviF@>|K-5$B- z(A-|Ry&2c}z;%I3#KJRhnIjtcnKKKj=w?eT3$%rh>T420xG1i+nfDrVb2?O|xW zM02k~0K6U)!t22lRtU_^!ZY&i2ziI*&gbt5h48x+g>SoLDjSQv8zGw`WD9KFjKuH3 z*3D?aD#N$Y`Y`#%@+{w#J#}3M^w@VKRtpz?RJen+hmS$jCoY-BhOITXv8S|}WgUf| zBj^hNed&_v(1yuoe9(LoAzLHlJ!%ifTKS&Zm1zA)ZG0^#{5f^V(xzq@UHB_f{|3~* zyJQ9%8E=FAr?D#jqV}1{_7AluptUPP-j9$EBILse*-mqB;gwwECI!{Hb z40gcAqkA(~$X}oqi(vcz4>4_DntNOB?JTVcuokmoKE~pY zq`41a{!Vc4XqTMN^5fE*qArls)rD7T$o~oE??K5{w0gq!+h`q6?HPEgy(8oc*ozyJ z`%?RCOg@p?v(bXb@R!s+4`$AA@<4~w*G_`RkR5Uh1zKf9mMacIN@&oLO&)Y&#RfPN)AwNaP&#-Yf zN}CEBccTSUKfgrCuMq-{sJ~*;EZDajEx0XzhfU;><~-Oa9IXpr8*#K?lH`vF*%={! zM#x_g@^^&%6CwY?e%^?`3U=&9YaX?6Y*hp={JW@)!>gj}sEvcFq8ngRJQ4^*0>MbY ziUe%fCmf4d#Qd6J16&)4?tpF0(Ylk`I1DSg8|If1qgeK{MeKL6hK(BuuWND`Tg28q z#O4>>M{OLg6)lMb9BSi;t?0o>AVh5(v=u!Z352PQ(Mu-Sq8RM8rjTnyb+0LDNmPYvGnv9;$lRO^uHX~3;_$t8>mmsu4( z2T9MnWGJQ;gZW((o3l1ElAqrlFQj`@+#(f z7m_x+SVpW(p>9L#db0@m66!dql96o3mLiu0(A3m}T4u=PD2 zb*YU@A&LvBjY}bli(#vJ-pq^P!HFvwis8YD{`$pbG(0GLGE`JC{BFt*n6DAF(TBfy zUuwV2pCiRh0_5b{s!UZ!vdUBk(<`v}0ND1q7 zV`1{ZNWg_x+C<~xpCV!Nr!Ey!;5$$8VD?I@JjN!ki-%+tpHh5kYIohPW`?2oG~Qho z!>ma$%$i)sh7U>Gn&StSw6|3@r(JVF5}!?qM`S~3BO`%=)B+DbOg==4M`M97?kS~sRcS+iJpoVA?e;O6Tpt~3b-3#Gqlo#VScky&c zn&HAkEIf^h(ur_?ff}M&NOTUMX1nAjMzj|aod-$hyX0m@R2&JE(7cAI^Ab2P*Cn^` zuMF}boV1ZZ4g2ND4)ZO=FyC@3W8V+i=RwkZmn>rJarjXMyzmtzpH@B zH$?(_(YyorQ?(ez-^DQgz6}OEfd(}1K+Fu2@Wn6*e>+Ppqj?8mDonx`!zBD2EVUuc zI~Y@!Lh6GqS<6^7o$F!a9DTm4BZ@@qPS;>Ym3V1~XJX6Wx?*Kwanpb^c( zN%P`0aNtRo+?_t@dU#Uv!!D&5x|Cw*QtnBgbZuWVYAt>ai+mn3zu=O46`5 z%+LW9LkD!9B6H2wg2k_6<~Jbon=ZMZWlmjgoOJ4&F!$S#`yH1oQRS`~5EpO3+*={{ zdoFoEmAhsZvG@bb4INuCbZkpmbJ>W^1v<83=-3`)Gj6Hkl4|sGB!HoPF%0dODT-^E zbT@v3xxa%le<8uYkhIH%$tVRu%~dVIj}9ePeyGHD$)iA!ALaxlVMvO&Fk_@3sHxu){LoNB zAvb(zSjhbIm6bMFPY8@OaOE3Oe1 zw>Kp1skh_ITo>b{g zs^7yfH@vr$zWGpKklGR459G3uo|<(diFwb& z(ukC0BQ4po5r*$bOO7l#$|dVczz-pB6zuC&F=9-U@dHP2?!v@J)|!vb;LA~ROi5?> zCBqVM=uNpfTGzC{l5Ti<-9dE^mpl!p7yTAb?>I<0-X-f5wb{C6n~IVXkf0Cb?(33g z6t&s9=CM-JA9D|Y+$Xu@Stu?hTI

G}wiSJ9veIR|yzQl|VP0qP$Jbtyh9yH%g$N zE`fgfc}7)&%Hh?k1YW&fP$*A&FE7E*8zs>1mO#I|fe{>t1mhqHK5x9JB1pP(@cTvy zeBUU6?;9^EPQ6XiZ88l{9lGKY=!#!fthNV3vu(anjcH*P(#9?Vq$>lE0a4n)vh>x~PuA)v3TJxxrht@UJiJ`TC zI)!LmPn{C97Sh<**ct2s!dH$G_{#AHD*^XYDS@vXCGeHwP1eOXPP@KslN#2YsPZlV z-0hN$jAJsYybqG@cgb6d%hNWgtt~}@2O;+|muzAL(~$sr^%CgS-&PQ`OS%Twp_f31 zUIHEZJB;9LBzPQ>o^Z*#DuSfTvX(n>lspBw*STafBRDrUht;07;oUN$2Gq#GKrRKf6E%^jIez|KZEn(}n zbElMiPMsq#*O%1kgx1&8!8y~CZ>fW`qb2`?L2tU7E4c82lWPfkONy;3`7sjMmpV9I zTEf2Xrvu=3IEGE8C2Xbx0I+a+U;Z9avXeSElUni@b#TtKoRWq<+fn^sjHV&Wh z50!(|bO3+T7oOg7+!_z^ae5qj+Bo#I+t~PSKkDFwY#inu%4#9v4$L&3%}*c>UVC|1P+3qWa9Tg95(uDf)==XAAlA(^0Qw}Xu^IVdfDNH*HY(pw5|gIo*i7-`SPVA;rK#OJ$59Gvo(G38{;=q=S~FO3NF@(%AYYAe%or; zmbv_$yHNnobB2O_-Ckt^K0?vpaqP8u__R-FH>*~`Z%0%i@yZ^(vvGk z!v-xh&NfAXgRfEtr{3bQV!#?#2}j<fn@Id<&o^ zRl%*#CXIk^8+CAsF8%>%WJ`Hyd^>B2E8-tf2j}PFA5-Totf)`ZDvI?4;W)TB+Eb=Z z9!}$5GTtxZU%{_Mf(5nk4Rzi@@OSLMQuy&mJn#c`w%~!ESkVXz4z1`my>EmdkSp((%#x2GW-E|-EEOH6tWyW69F-G=zi1(kdFlVPEMa8p2^; z=@c5mVOZ%j8p82X=?ogXlYhJ}oe7QLY?pin9{@r_P}6K0y9*D_frIC{09)TZF|_m=a9GK@ zuJl^?+1p6zb+FopElh%6P8>D%tdwOGiN#0*Y3U863t{b1>5b5FunpaC=@%G5wyzt; zzzDJp+As!2knPikF))H`$25$A5o{039xw)m#rHi6vn49rf;cRj5pl2}UM}NcLA;fW zg9UNWBJzU;aZn@TU_l)8h&Wgf2Sp+d7Q{i5h=T=jP$lAAA6t}-ab{V3akhwaeQYaW z5$F2YX22rO^|4KTMV#wn3uZ-}>th@Hia6KDc6JqUu8-~QD&kxpTk9&~TpwG_ig9LH zE!i%0BF^=(Ei^@(>thR2MV#wnt58Lp>tjn#MV#wnTSAIB*T?pC5pk}Mt+y0$u8-|} zDB@fn+wu_O%(7atZ4E`7>th=Uia6KDHUkuKu8(cwC*oWm+o4ayxxQ9XAG3g8>SGqf zr9NgsTH^EE93AkL_6|;#?owCIREjvRbl@utc2eV|yfsIM>HE!xC|>kL`jb;=KOYb_OEO z^|39nM4anmyFH0G*T*(~5^=7NZT%$TTp!!>3FFMNTC&CXBF^=(4WLAv>tmZXi8$BC z_HPn#u8*y57jdqS?cpTiTp!zjNyNE6wme+KxjwcDlZbPDY#}(tnPs(PTZ4!=*TBmqbA4=E4-x13*m`9V=la;r7#L@k z)sk&eA>v#g+b=@IxjwdagNSo|Y-0ow=la<8u_Dg(u`LQjoaG( zK#Mrn$5tC-oLN>&w(wZQxjwe^Sj4$Lwmw+Ixjxouh&b2Bx(yNM`dG&y;#?o=Iz*i7 zW1WYHbA7D)5OJojob8**8ATISW3*u5Avmh?@F$>~SAG07X^)U~SAG07X^)U8ATISW3*u5Av#fI2 ze{c)pQXjJ*F7+`B;!+>8ATISW3*u5Avmh?@@&2P+_8;7W<5C~*KgwnQ!7Zy?_8;7W zxYWn{k8;_6a0`x0eZ2oDm;DE~;JDPsEQm{e%!0VAKW0H(>SGqfW&JVBDwq8Sw;(R{ zF$?0d{+I=EsgGF@m-WXih)aFUg1FSjEQm{e%!0Vo$1I3Teay1TW&gn~h)aFUg1FSj zEQm{e%!0Vo$1I3TeawQm)W}0}{)1a^T-G1&KU&HDgIjQ1)*tUbTFL%{ zTX0;~AG2aLd+>=ZH^L1r05{GwZ>^gBD%qwG;RYA+ZMi*epn^c@}0LDETMEX zTCjZbe6*HP`XE{lQ~Cm0%PHNA)}xeujMhp@ze8&kr9YzeIHfz$T0`kSXsxBW0kmM5 zfrHk1nwy2zvotpst>V0Tv|gjR*W_Ny>hBGjyAZ97H1}q- zHqqS2Fdr;JcnYn}H1}&fx|QbcL~9$(6AC_{d4-s7JI&i0tsOM)ShPN&d8eWE8O@u3 z))zEy4q9K)ygShPhUPtr)^{{d)Y|tn?@dhmk>sud;*}}Op;2Tm%cZeA zJPI52;rW)uXzUP7E12H34QOlds|t!6ZK1zIg=>`KJK_IWp9T1y(c6|Gh@wiqpV z02DMCSvjS0GW;kle2C~(F@E^S3i#v*KZ{*+yTdo)sxvDO?Vrds60?CzW=)SW<@FlcA%k8JE8J~Y2$}iP8KO{ zuc{Fh;|5khZ9@)`7)AYk+4fMC;I%&mR)qG1uZ5Glz-Nsql@QJDUo~y=h)Vd0U|=nU zosrlV*nwlGj0KWoCQPWBS}~RF!w<8*;K@7{KBZJlL{3P`?++zb^qepbw6G0OV0i&g z0r{jc2@)IrLa^lETmoy5$spL37uFJ!!8|;L4B_FaA{;8h(?mFog|H9?Hl^YDhLaII z94W#|5snh!Xc3MP;aCx#LCz$Bvd(}Fl5tS}_>}krk*`XG6Gb>lgpiJuDiX({pP zDSR^o?yQvbnIiq{l=N9C@pF>mv!T3mQ{r<{;^(Er&rgY8kQ8Ur;O-Um zaGwb87vT~SJ|OZfO~F4X(wB+wArU?-aF2-iauKc&;iDpaOoS^%{%R3lCE}|^__zq4 z5aAjTJ}JVr0{4`NuM^?ZB7MCGpAq4+B79DS&x`N{5pEFSiz0kUgfENm6%oEF!q-Ij zx(MG8;hQ4dD8jcyxJiU>i}0PKdS&hGU6H<7oW~XsZWZBs;`lZZzAw^05aEX++@8Yw zQA&JAO8jGi`$UAFitsZLelEfw2=hf46=6(-u)3Q)=K=*HEKK5q`V16_ z^kNZ~q#Tcn^imP-m2{lxX^<3Wd}S%|hAHvAQ{wx0pD%$%DaRX&a`zSWx1R``i1htM zcz_5G6yZT4-@zi@RD{g}%@h4xpatkXg!jXp1BV6*5Xc;KyVXHuE9<~XzXffL=pBE;Q$eyB*K9r93;Y%ML1Z5Vtf)9BI0745)k8*fEcF) z_&5d5<8+a)LWILbI6{OYMOZ1qQ6d~I!Z9KoE5b8Gc%}%)iEz9KCy200gcC(LNraO{ zI7Nh0ML11_(?vK#glCCxrU=g#;VcoJBf{AtJXeHsM0lPE&llkZBD_$97m4s<5ndv~ zxgxw&gqMl%auHr3!Yf61l?bmE;XDz}7vVJ`yjFw@M0lMDuNUDBB3vlK8%21N2yYhQ zEh4;Cgo{LYn+R_g;Ti|`#0zAM7b zBHSXvts;C+gxf^;z6d`M;fEsJF2avQxI=^=i|`W>ek#JxMEJP~zYyVMe?^tMmNwNa}3w%$4WnJJYdJep4SrE2(BJejMy_z+x4(#gP`~~7Pe`H0_X<85r zH>(cjR0m_#!J^*Hnl`TvmJVwE2mq`y_At&Nfq#e_4*VPrHY)1|2_bN@CZul}dqOt? zW``UU+$-1sQgg_@!LndOc$b3G$mzko2`TFVwi6(ylPJjwHZ~WvU*@8kNKyOiM1fb8 zX-ysEM^rygO&u&nHPwk~W-iKCO?gE%m!eweM8N_C)0#TWPfd;R)Kp6;s$3_kmAR-k zenfri5!F_TYNrzgu5_j~9#QS3s17<&;J0Tg>PSB|wbLW&C@HFwPSnxnqB{E# z^`}Qv7b&W%PEks1waa`MLW7Q#_*jOHl)KqE0dw<>!eWILjkypcFMoC+cK#QNAwUOpmC+ zQq(CrQQ*sK+NOM6zOy}|PL-mD>O_GLv8gCuHMPhiYM2ytx=s|hGnI`#He#TRQ#h#ivQ;Hg=6E)sk zl&{NopGVXLDXK~*3KqASwkcni&ns$@6g62VYKpliUo~~Vr>3S#QPXsyrkjiMRa0J3 zGo+}qbfRXOi}KabAMn)F*;3Rjov3rnMfs|!WgbzprKodtqUO}IsE0hF&Xc0f*NM8o zT+~H=26=tRMKP}4`kWtoe*T#C9vCknO!G!^BmO+DzHIu+k&yRw-(cPSkDnEUMZg>UJsW4xOmQ|EZ`urKr1fqVBF|QL8*P zb&nKvuTIo`=AxGPd7?k*5%qu+wNxkSL32^Q26<~eqLxWf59vfbY%XfKpPKTDS|LR} zsuKmf4b*Gj=M}Y5imKL$g6$6eLs6@xsK<4pV0#5qQND)5&v@F@8Y${YohaDYp&6%jXsKoD}uEP84jSQLmz2^wiV_ zDe6U?DA>KDUPZm)5%sbZ^@>guY#d@L%2%6u-6QHXDe85dDA=;ZRFtna{Mkc%2%8E&LipK`fUU!5q}#;jgN{hTbyA_-AeKqJb69o6bp)UO^seI5BPvIVqB>Ez^(-pr5tS!JsgfL5fzi7 zT%D+bdKP7SL={R=MLJQ%^(@Nqh$@ky;yO{K^(-pn5hdMptp++#W%Vp7>=D&a*3{lQ zQTx=hsBDj@Mp9H`ov3~5SyYZk)P7P_6P>92>sb`_h&n)uI#4I-pn4XS>k%crtSz0F zwPo&Q?XU04^N5mO)|Sr8+A{aD_9rUeBkE9j`3}=vzLw^fua%E44#B8LRBI`!jZRcs zb5XvAE-{a&c2d;gI#KP-Mfs{J*CVQf6xC5D>IidDzG|w#BkD*g>L{J4PUfPH@zbVS zc|>)VqPplrbu|~&-H)i@9#K7{sAF}adK!xg`tcnOPW6a7PKr8SC#sjRDC-12HRTo6 zM~dpJ6V=aLRR7FH4UnQv(uo>qF6v}IqNaH+pY*b}bY9k$xtFyy)Q2e2+au~USyRJw zHFdgqP5Baaf=5(^6g6BYYJ|C{N1+ELenidlh?2g;mdJcSRjWRvd;4(%H!v0oi9aQpc8eW zxhOy5DdO?Tvo4aNF4l><#8_0Yho74A_~co0rKn4FqAsgvQ6Bd0|zL7k{&#-gl;{XEgVq8^c=mg_{VFcuZ`RZ||9O6yT6>M@r?5U~erKlHlqBaf${Q7=kSFX=?R zY%I!OO?e!etyiR|S9PLZGZy8qro5tFm!jU#iF(sml)svK)zhXnN>Oj=L~Sw_<*%l^ zqTZIG-qDGA*I1OlntH=iQ=6rzEjm$K%|-cH@=Ls;-jkxX=|sJ6F3Q&%vd16Y`ap{M zP$z1;xhP*l7q6&~q^KP_Q6HO&@>NqCJ#Fd}De6<5sL#wr`Kl?esL!RSFLa{5G#BNo zraa3Dtgob~uXUonF&E`$(IN3HC$PSiqQ29Ks>6U$~b2c4)NjcdyK+0WaI zSJW?3)UP^GzZr`P`nr5?d+xs9rKmr2qIQ~#^0Q`?ctuIyVN2&bY}K>xFnQNgQ_^?X z()kWsb?_bb^}%R!vMBf!1hI9dt@9nW>)<==t4(=DN#9{x=R0hh`wrV-KX;#3l=L08 zb-u&4x$m&Qolm`@r0=k;^BuO$eTRd7w!0vnB`UV`9kzA8!?wBau)l9JpL!a)^c}W! zzQeY;@9>@wRVeSiBF)3oE;fI7`nr6dd1|Ueii+z*m70t4HAeS}lD@;X&Ue^0_Z{~4 zHsci~eTQwG@33v|JM8c7^Q^_PrSGt<^BuO$eTV&x62AAeDd{_G>wJf8bKl{huTg?m zl=L08b-u&4x$m&QM}k+B^c}W!zQeY;@36my?iD3{hi#qjux;);9Q3nS5b=tVzQeZ8 zci1-f9rkzk{orZnO>t?&!T?w)Kn)a>S&#)W9nJd?;cUoci7hX4%_Cw!?v%>_lHMRH(68Nbv4zao@>gp z>$iQZ6xCBF>bQCq<=OSyK3+JWGD<)1{~iov7i)qI`M82J$_ZZ-f*zQYWg?T$G=wpcGNk zAKljZqub{G=)PuMQbdiFHFburrp`34DL+%z0nY+4dz=(CUMFgTxhP-Tv3f;SNl_DZ zq9&P(^7GyoXzXd|lclIBI#E;2MfrJ~Nf9+oikhwyHN#xg5+7sq!2X_^I!lV0sS|Z} zJ&QWXBWjiub&gKdY;#e*wovhkI#-ICqZ4(WxhP+cgo8abB|Z0To#(!7?z!*lwLQ?( zBT9Pi+d9vEyAGcFem>U*nt4P?&wX3xxo_9A=YHT2k0|N6Z|gkw?RxgyPZ1?O_idf$ zzFh~;eP4H9XHQK@&wX3xxo_9ObKlp)vx`TR^xU^~p8IwkJokOolvkAW+_!a}`?k5~ zzU5~zPvBTjO-avvTj#lN*R$t-;5d&c>A7#~JooK7c<%f83=-(&5hXqMZJp=7UC*BT zfj%Bl(sSR|dG6bF@Z9%RQ~f-mr02e^^W3-V;JNST(^_DNN0jv3w{@QTwz=oN{h*&g z-l-l@a@TKLx9hiUzU#N`YmDv{C3pR{b-RAs=DU9Tdu<=;sVTYZx2@at+cw|z+n=b@ zJfh^T-?nboZ`*v=Z-1hOc|^%wzir*F-?sU#-~Jl<=^jyX*Kb?5>$h#b>$ks#?iD3> z{kC3Mox~=m^x6S?0{neCLl=Mfpb^hqKxj(wUHZ{sqQ_>&Z*7>8`=KkpZ zYRW50`lH)Ae{|d2AKhO~jrP=(^hdXK{^+*3Kf1q~@`{rF=(f%u-8T0}_g7P6JT)c# z(QTbSx^3={?ysi2qNG2%t@B5>&Hd5+)znx|P5mSvoHy`TDS(B8o~; zxjIpK|EZ{aDJrTH6*Cv*XMQTBrd%niKqsouT$CRdfD}O}2j zEXpbKbN7{c?mp>{?&$o{9dmzlr?DSVdwE3dD{E>$T}?GHuc-qv7j>W%b&yWf!RDfx zWiCp3Svxu}YscKn+VS(jDA>Sr`C7`FD%aIiE9087d~Gt?&?Bm~6xBv2s;#jof8C5% zl=QN8bY9j@9lWgltXd0tMRkxh)lpYdM;Ox%;G-wWIU0cFeu3{fTPi5hcB>9i5l8 zWA0_`YlTtJD@uAUrl-3-yG>>?dZI$9dj>hf1>vDTt4Y#?dZI$ojQ0~ z`|4(zctlArYe(m0?U;L6`>Uw~J))$SwWIU0cIx0|?W?9d?r)CtvUYS{){eQCwZEG3 zxW75l%i7U-Sv%%l*8W7b@LWFWW$oy^tQ~VN>pdY#dRaRvz!O{^p!1 zM+xI}qlEFsqXb{BNI5-oes4AVPiN>Ow$$nlO+Iia46e((|PSmvjRMd1SYKBhK zS^uf1nNrl*I#IL!Q&HzgQL}ZT&izkC&5@$c(}_C2o<$w*Y3LV7Q5Wh&UG$%dx>$<3 zL?>!)J&S7Zsi{k)sLOPsF8@zOT_HtXsS|ZoJ&Wq#si~`_sChb3^Z!#(*GN&<>O?K5 zXHgwJHFcd7b-hm14gaaAg;LawI#D;(v#29HHFdKTb&F2at^cX0MN-slI#IXRv#29I zHFbv+wOA+W&UzMgltY;iT)zu^FVJYenov7vYEUKGFl=QN8bY9kuxtF!Sx0&u9QPRuW(Ro=r z=3dtRMD_59l3v!1&db^{_pq?fg$^Rjl#y{!F- z@+{_Yq?fg$^Rjl#y{!F-I^I)L(#zV>d09K=Ue^9Zc~%%X(#zV>d09K=Ue^9Zd49jo zkzUr0&db^{_pP^|rY}9o#Z`E@*<5`R4Y?7kh z)`@zjo<*JLsi}9RsLeW2Tk2U)IEM-S=z(L?6`=>9IBSCsTe z59$2TL+1YI{zQ3Jt%amNdPwJw9y0ew-xH#wKYB>#j~+7jNB8F};jJm@j~>$bqle7> z(f!qwXNgKk`lE+*{^+4P_@n#sOYn+nARh^3x<^7o<41zOH)OA5^e=16P?uT@q`=L5`?(czy-c;69GhIzJH?Apvj|9&Gu}}*s z>JXi%LyblG`XPXzSJYurR7;(xa&u9>mOXhzwUVM*>qNCN7v*OMoRpesD@C=_i8|a^ zl)pALA^8<6)Lx3}pcB>cKNTf+k`L*2k`I~hB)=zWO70{d((NQ4GT%wwpQwqR%O}@3 zgmh~hLgs56{B_7)QF4t#NVmozWWL5>Pl%Fh974J^4k7b34tqkBT;mYZt#JsMuW{HD zqU0KfkZz4b$b5~%o)9J1ID~X-975)69QK4LxyB)+TjLNiU*iz+^@cpz^GFyhpXjIP zp6El2pXmNXP4S32Rf-y_6Lp%gD1SqjsUA_oq^Q$%qAH9<`Ku|fsNqu72%V^r^(<NR$LZ6GM~ID4VSgO?w0~nNf~NrJNp`kwytBXDu_POjCJIXttp2 zMlAS8NVsW(=Bq;&sAV?7Eb`35c;*ZiI+u(9Dpm(sK~@Kl!0O?`&_(Gbl&ub3Zd$^{ ztZsP;mxQjUDdA!$;SyfLm7%MYC0w(|O1L((K$PHV9t+h4q&E*HTs99BePie*L3t>g z9Xmg#>FUsJYDS6~u-eNyL*`)UW~kfSLwBURL)zV_L#0S;Fe%5>`P8 zt9c1es;gz4x`6bH#|ub2bAT4w!_&2heooDqUM;*q@M>9~EE<|dXgx3C`Opi*;t$Hc z#D;%_M4C1zYq2`?y1Iy_m`6S^BB2+>?Hmcc1QvVLMnW$`VU}pu8~7>ZT97dcS)y=| zo!T3x2% zXNP_Pi=A(F=vT08(UyMVg~x1wL?Lq&vPB^SYfpcw&+Q+z2%~fRH?&LHfWnrVG`#^O z&MYF&EP`j2Xh2ElK>}er?4;d{&6+n{9nLl_kllFfG01MqM2ls&rMMZx*hrw|!cCaC zA)(-$F!V_LDUj58g`?`xlBe?ma4hWB*6fQytHW`%_Vi}YTNh}@8-O)~yl?^B0NCt* zPBeR~JkjjKg>YuF*|X*VO+Q=!Ayg}5i$Vry8sSpq*_D}{UBmF+;_S{N5%@<)G;vcG zg^I$f!~3bv??lWin>lN*cx^x?+~Dl|K&&`FCK+#QCLC{TCLhj^=i3LYFmE&s!@S`u z&NRFaKiekCvpvx4Y!6a`o0)-|D{sN@q3Q}Uxdp?Ag z*9^%5hbU^~v2c5{8tD-3DCBp6+mhXw(WZ}ukK6!*@>Stun90OgWnJ0-NgyZf%>+*= zDq2w>+&K(H{6D zDdDLK!s$pj69}i*k?`#BECu0gBs>oYXV;PN{O|<|!i$h_E)ZT+N5V_PmnjIZK*Fnm z@QOMT&I`{Mopa4QW3!dvcFW=3HF*Cgrw5vYpw29J_!=>YBB%35_O)Tf>*&gGdt++o z9TMX*qzv>>KDMqmdTa%bRe~3qfqN>!H<^KtQ-W_X10SyhFERu7Qi5+c1NT;f7n^}k zP=fC=1NTva?=b`SRf6v`1NT#cmzaT1RDze9f%_}L%gn$7l;DTWz$Yoe%gw+8mEcFs zz=M?Fm1f|RmEcuo;K54p<7VJfl;AaH;2}!zS~KveO7J=}@K7aqy&3p4CHPr0@GvF# zc{A|oO7I3VaD@{5k{Nio68wr8c!U!Cni+Vc68wf4xKat;Xa*jo1aC3}k5+=;F$0fL zf;XFi$11^F&A?|U!Q0HhXDY!Tn1RPB!Q0KivZZ&ZTYnSpOog4>&cZ&rdknt^Xof{!!<->L+6 zG6OGCf{!r+-=+k2F$3SO1a~t7-=PHeFas}Ef_s{Q?^J@1Hv`|L1ot)r->n4qF$3SD z1otxo->U@oHv`|N1fOIEzF!F*WCmWM1P?X?KcEB;F#|7Ef`^)cA5?;enSqxn!4+oU zhm_zEX5fdF;7T*_BTDdSGw^aHc&r(Cg%W(G8Te5pc)S_-F(tUl47^eao@55DR)VLP zfmbQP)6BrDmEaj>;K!BVnP%W8l;Bxr;5AC{Y%}naO7I*r@LDDKd^7MTq@I7YWH*-+e+}mX5e>};N@oEca`8r&A^+L;FV_JElThzGw@a= z_;EAvdrI&cGw?Pgc&!=ueI2_$4#& z$4c-kX5deh;MdH+pDMv`n1Mf2f;XChKUab`nSsAhg5NO%f2jm-HUod91aCD1f2{;> zGXsC41b<)#{#FUzZU+8N3Ep7@j(n{44!qvKcVOfbHRZw#C_hzG-jo65XKKn@GNAli zO}Quo$}iNEw`V~4rJ8ba29#f^DeuaF@@qBaJsD7bqo%ws1IlmJluI(8{7y}|Gy}^2 zsVSFbK>59z^5G09e^65{&w%nrHRYojQ2wN*T$uso&uYq58BqSBrhGgD%3sx#Ycinx zO-;Er1IpjklZj+$~?29zN+ zH9HRWd+Q0Ay9zsP`+swuz9fHGH2`Ar6td1}h< zGN8;?Q+}TTWmHZ1V+NElHRaD4P`YZ$Uo)UAP*eV%0cD|@a%TpVMQX~wGN3G0Q~r|y zWr><{R|b@EC1oU#0cEM0(#n8xFEyo;0c8UokvV8`WZPb(h3@DFMQ})h)vXh#! zPX?4nt10_sKzWRsvVR7Yoz;{lWkA_QO*tq7%C2h4!5L6?Q&SGffU>)qa%cvWJ=B!L zGN3$GO<9ovWluHbhzux?Q&U!EKzY2Ha&!iiz0{OrGob9PraUtP$`jO-<1?V_qo%CN zfU>Wea#9AA{nV6GGN3$BO*t(C%KmD~85vLxP*cv#fbt|Y<*W=S2dXJ&XFxefO*tn6 z%9GWU=Vw4USWS6h29&3$DKE}|a)_F8ZU&U6swpqafO4ps@`?;7Pg7G~l>y~2HRZev zC{I^YUXuZ3g_?3f29(3ql-FlKIYLdjFayewYRa23psZ9=-jV_3C^hAx3@AsdDR0k! za*UdCaR!uQ)s%N-KzW9m@}3MR&s0<1mjUHCHRX~FD95WQmu5gYK~1?V1Ij8j<--|J zPE=Da&wz50n)1;MC?~5aS7tytMNPRX1Inpt%EvRHoTjE+lL6&)HRak2C}*fC*JVI? zmYQ;X29z_^l+R{BdA6GJ`3xv$sVO&PKzWXu@}&$YXR9e+$$;`)HRWp=P|i_PzL5dt zd1}gy8Bm_DrreYP>~E3#G;W|;N+6Cy`v{Y(b& zqdnv=t@OycM*PxBkF0Ciui)^__OpVJ9EAka8(S3C=YGS1Q5zX5djuaLf!mS_v*N1CLRHi_E}dmEaOH@EO^0@hnMt z5M?(o0OJp9WS7D{G+s&4ux=z1l&7(e0SPFmQi2PB*&lH};Rk({q2 z>0CFG3zQ^X%}H1@zfeiiy>28IDM^ksCt;WP;_RM^j`ny15&+Lt-YdP$z?UjZ?qdeN zOnL7848Tb@+T}|5{I||_JA@`zC>5M!u7K74mC8C8WIzJotCZluX5g!p=RU*?JWqM< zLk+-5wLf1;GR&NWRp2$s)8Ib_xBE+Ytx~}Va|P^HUZ5nYtQ*O7%F`HaKmrP`SAxfy zfp1WP&ol!sRD#Ewfp1h+9RHQP-CVk)Ms$->!6Y*UH!HzY%)qxO|Jjbl$#mbTD1qNVI>*s-jyObpS#|n2N zKZ)dS<@LYBTnT%4+@q|EOASZ>e6RBPf4Ld>J|*}{Gw}UNu-V)bS)v5bH!Jx8Wrba9 z241SXWY-yhlWy4ul?rY!Ac0G^ObNcx4E&H1e6tz&VP&n~Y6gBpS@LaW;N?p29cJJa zO7NX#;766k@ z!HvwoKPhGJYX<&V32tHr{zVBszzqDW5`2&u_%|iEsTufpCAhg6_z&f!I>ZdTQ(5w1 zX5c@S;BqtYUrKOmGw|Qab8c$}{znNu+zkA$Qg#P3@Gd3z2qSQSD8WaWfdk5OKH3Z% zRDwI3fh{Gts~Ol4OV$X2b$>qX(|anN^*0?$bHvLHdfEi>q@k z7k~g~ zZPrhNt!9o_%h9!i<~2(>!|s~AUe+$P=S;7-UbSaVIm4c{=S;7-6Kl_$LffbIoD2F7 zwwu}BlN(%n_OvP+rpfDNJ+=0n3sPHfW$k%WPHlMYIn!(G%-S=j(2l7+=YsxE=UiW% zb5nKBt*{URmN`_{-0^amLtw78LM(G=1b27HdNgMdEEx#0`#iDC!FmFhIq(GnPJk_L zfahAN@~LurO&OXwwZLA==h|Wea8e)MKuL0!ISKeO1j>{o_tcG~p_1gjx{>UyBw127 zl6_Q8A~{RVNx;)2&`7CdnK=oo*v88C@vs32fcI4n$CsOd_fvu&H3K(M%3f&(-d_n` zWd=S#34YuRe4rA%#teLrvclGyfe%)eyv_{VR0&>h0FE9LJ}l>%G$-KdoacEK?^G<__5rRwLyG)2XBUbLP6Cl3LIP`=R_AQ!-MpGcR@3a})>=xdY4kplbwZ13TDT5g zD4wRp(S4HMW21eeooiK2OPf~H1`R;D0#^I094$?{ZhfQ2)ykjq9q>17;K@C{_S{J? zQXsqb*E8A(X!qr^v#P;tl3akU8PNlib4DlCDutDhv!R1sYV(>txYU+aozuZ7b+EF3 zf_3W2gfViJhVc;?l{lo3l+a*cLSRnd0vZ(Kj;_Ss1p^TaMjnAMwF&$$*ey)yuE0p* zBoY$`c9F0*F&NJJ2{M;;gJzB|czt=BI|^bYBt)CiW^jwxq>MHvgQ0{ANQAb4G$$~Q zG^U3@8q6aF)=(0vV)svA4R4VFvG$z8-Ga9aJyhEoTN<^-e*Rixzo=nr>{qAO*e`0> z8vFTdjs1*UV?XoO*vhCiLec*}T4O&?YiuoBV;k8T+sfA1&b&1qo|pwCZQ#ZVK+Da6 zUdX~;DD|CT5Z8dqd~={VLsucDPDI;oUl+E)yJPD>JBrT5tBoF2O^->{HYA1Zl2mP- z>%um4cWhni!ZvJoY+dWZRMM#sR{_a@C6NWv4AAzec9<1VlT1tY6 z2P%I!);v;^o{}TD8n%-NdrJ0{?eaL*E}=O!Njworlbmhj5_r301Bt9)(i8Fcy0n_g zl(SE3gT3m)HhOn#z3Xyi#-^~PwZRkWqHRJ7TiTiSsf)HrDQs!l`qo9;^c1!%umBcWeXd!gk^A*iNbo+uYr;4WuyRUDgF|xbI+JA$B`H z4g;zwtvPAh zD&VX6xfkO}$!E;t@QfLvdd7?lJuGUXH;nvPO_ahnzNS#Vy*8^FK3dg$Q%LPul1nP3 zmEzr_l#XIANQtLeC5b`;yb{sT$~qsbsPlQdtMfBGbw1Cy&gU7|`Mf&S`MkQ-`8fY| zo?KEX9WU#ALUNsthdQ6Y>%59i#H$-<3GLj1tNSxF*(qg@)3bsE`nLb$?mfVyD4K`y zncd5`VfOY?lOzfPhoFdfh$sT0HbV0>0`!l zIm?a5%=wrhKWAebsoO=sF>R6*vM3;r86%}NLv;llV%h`psvZe>jLnw0u|LEm5%6#T1e*^odcR%IE+d;Cqa4WE|-#k0xG&s z`LfaCq--=LWj30UjE$BGY&0cxHky($8v)RC*l3D`jh>dX(bJrbmQ|mP%zkY)TF%*M z1!kk=z(yVN_CJqeMDu_;f~I#hz*dXUZQ;-KMVqsi>@J z>b6iZ^8UrN8O9K~h8U09F^|tirW11$Sjo&VZk0oLNvIjqCd;c15vm%O%WJ+O*1Sw! zlRB(KJ7h*oTQ03H>RG5dLs~T?A`#Q3$*T%F8KAC~SM})R8ICaND{O@XU(cDsq_6Pm z(a;E*c&L)BE-AF8Ix{!ld?_Ma(X{}1Kt{~>4p zt<`6LvtOJ2Kj!TJ31KIEVAkPpC+e`Z7eg%9}?YnB(-9229;k;8xMJEe<3f2ao~W8-h`0+mKP{B;(_v2B z%d{NE*kw(diFnFS9z&jsr?~gB&=HH^Wuad&!H)pJe`N&!LqYINAA&D8PM4FyP4E)K zzyn!s^pv+nCyKB#7-z|AdI-KeJ%az4jNr>vE18Gjxc9QqU!357V}kz$1pk{6{HTK9 z89oGGkq*J529D;|R-{bu6=@NCMS2APUowKPNQ>aO_p;D2o8Vy$6a1KFKmqKG!#XGU z$CgT2z*Pzy7I_>iE7Ku(b`Uf8%9QE7GA(+qMD$+3HOc~sMhOR!(R*cD^v1oHg@c^l z8HnCcY=koyy)!wzJu3WKKNY_EAE@xvDXZ|+X{qqlh~UXpcsMH=!B;DSN4zQ=_g)sx z<^<2d1kVP7=P-ijDhTeU!q=q3;4T%uCS?v^lNN`sNsr)p$q2qCEe^-Mmxc2=!9$qf z`9N^$X(ZvWg5Z8Cd~G@ecd78TDHD8cS_EI49>F8Y2);Hgg5%!H!ck6e0~0(71UDGL zW1Qd~6@IOs3a?0q;GznzNSWRhY0xB)b5ByA|aLltfyc9A3Rq6s+Z*?{cuyKqxUI0E3(T!PC!qlvr+Itbb5 z_bJZB#6j#ck_`eKT<$em$nl{ghR_NsQ&5L%(b(Tp9IMq|~ELHGqP$jlCx z(4dRl1pTn$(h4XWX?r15=SMwD+o!*y?PU@H(H8(LD@^0jf_hl16{hiMu)Wv+unisk z51FBJBA1f1Pe%74c_iVMmPC+nD=ZN$K_Xf)i8#rY2>od-pP@HGA`!o+)Pmru{l(}Y zr9C~D3%3>o=NCh9362VmC}+PY4pl_&@-N1vQatjfdhv*9cggDu2k5^T^2?lI;4Tz9 z8Pk4=Y4=OvdJoZmaVAh7!C7U5j8#slKC7UfG!kyZS>;sBDs6yOPGzjpmb1!xT7WBdVx_3V#*l3kd0zYIEpj zS<2lgRt!_Qi7#9oL_9T%^VBREPn}kModAJ*k+7qdNm{H$6PJGp*z7?WL&2F%}yN7#NROkY$35^4&RT1tBW9aY1eZs#w zCBhf@9H<{b;A{DTA1DJqI2G`}CIf#V2fq@qr-2^r820&Zc5g;w%)>*P@euP|8sJZ( z`43iwFY)hP2WMf4R)a6gjcCMU4J`o6vJ)r{w>7MP2eQMx?6ueoF!+rjOk*r+!1{YB ztiJ&WFRB&34Ax&t+jf358p;RZnu06*u@ql7pAf=<5HsH2OoJ(KVb#*Q#iA zU9v$8`+qx#KZQZuzy~p0HHaJeAl6&l+DYWro4kVvkE#lfN`%K$g~uhrxA`-~KW5v% zgwfp2M{|cYnofRfJ0aOv4t>gn+g$K402DXaz^b8-^ z1r{ro39Q&KrtPWb$jZX2@yJ%Q{?`0kBU{TyR)I&h7DiUVdRmu8SdCtWSk3R+TliV- ztthfqj4xq1N(c(SpV3ZAD(13%4w_WDn#hB}1n-mH&*&`$F2s;SO}W2JxQ+oe)3}bI z_hU3NMdnMc&cBqY^B1Z=)3_%R-pFTq6Q1dfFw>jZOuxwIrZpHi)F-N$TYfLS`x|l} zw@B~)ipgYN$0~oa@%|b9Jf2e>UtVn< zehcfew;1yOtv-jFuD?p)8?5q>de+s!h>p#}@8N;H$GUsJ z`U5jz+XMT64{S3Y*atAM&8(*n`M~^_pTRNh-ZZ8RkE|^G5gyq`tiLV)*2uQP`b~-xJDR^F z+y(yj`S0yV8g-=1p1&W@`bZ-#t!XA3F_XH4f0Can|Ll*%D5F3MnhwCpV-h|n&l~}R zJS>BMngTu^iyO^Du(_}8kAmL~7%rDv5xD`Ef z=ZRpzsSgM0H)$R8k=k4ODE(P|WT2IPQ{ZBK6q8Y!9A+ap{*QpqF{mvA$N#V3a}4M; zw4Cs7P?o7@X!XLsLm3?02Zq_kRbZIRxcb8uy^PyI^l~&USTCvQjrj+nH%4LPi=sD1 zadIw*-d}RjJL*g{X85s2Jvkc-@;}xnmev&6c#JVZT9cl~BXK^a6lcVo80T?DLpgj? zU1X6gdL$LmNftko$}i6*+4iXvJ35r8i(3`W5OHE|HA-T=+w(Ket<%;Zz_ z_|Q2*%+@?VD6~#fa3TctF`#wEXp8i*dQ*Lj-d`UF+UM558Tz=u6n$)9qdq1W*KcK7 zs4plA&_a=bt%V{%riF%UIgt#eg$8Q%BAHYR>F+~X7L;Y{&p}x>l)?HQtY>ScU_FUu zisYo@F-ev*Bf`UN^@(O;3cY*NL?oYGG7;{h>JwBe7rtZ)HRX{Cp;zDzi<9dt62`JT zLBW}#tW8jOPpA@%M14mvSSp|qe76HeAU{SBMR|fTS_;#D684G+sU-lg+|wgElO`Jdn0VM{nN6Mj=lI5UFDej9$+a7!7QVNL?STbGO1O3<->Vx58oQ)|>UQJl<`b zFP$NgtL`@B4?Bp8?QY{LDNOIIo9UEHhths~*0uezS#MDNS;sw*NJBpBjqt2DgjsLI zX8rh38poB7xn|w%x{NeVhli%Rpk3}tgcoU&4zy(HDIzDN1I@hrtl;ma=|G#6Y^2TX z+yU7w;1E1t(=u-slq61h8q;Sh^f2`RL|T|)h68S)kzCE2D%r}h0qt92;hAF;N*SFc ze68;^6s(mw#)-;?k*GJThdxKKAc`7#jv@C`h@v{jI8KfTY_TFI(QOt@sSBH+)@5i9 z#1g`qk$FP+vOZV2mjRG%*v^fmjs>7?NhX5I_FMi?Pf;L>CuOd2g0v=`&9G!QI9JI! zVh`u2d!Rltm_T>@%Us1JJyF-rRc_QVE^`!@2I(HzqBh&H0=3IYHllV8$#M3v80tJD zrW_&cymLt|V~W#BE`pdx@?;PjC?U#RZu1Pq(?fz^VV==i-2pIMog@(MUlmFrC~ zeCDbmodgHmY=u?FY&CN~C8h|{=P9!FhQ^CCsW^WYFqx;onXcLy`bhmweG=@<-_W<| zJ41nB>tN?#SNQL}!I{A)_)h%?E$5g%Nz0(SXr9BFrfPOdGA!>NbJ88tdT3d^GTv{C zrI}76vz>mWmLs&oZN0y^Iz3m*^EAc){C^dIunem8sfSOWtqs@b=-29VgPJ}k*i@gF zF+-o5QKiq$*sITDOWX)8AE=TOX%8Fs3~)!*iJSo&_n^KL$~r(1jyaoBCClG zO2Q(u8`DWYsy~^`D(PoiC4nX|51GIL^Fh}RV8(?@Ru>pu<$8&x^O6|}3lxcvm@Q)& z34$%NK;aA)m;MC`kBR8}U!dAw!-~ocgn=>x0cR)E7pM~AiG~bRm0z)P4JW3}mD3sY zm#!VvLwc0!sT1h+J-F1#wSajPf%TLppS-?+F-B`R6adeDWDu2Q?Qf9f!Bmzh7ufQs z&yV!C5+cp_%42^nj~7;79!*?qdAx|r;}9&57lAwuVe)t}mq%re#>nL|dA!*n%QsFI4Ccc1H{^_Y0M>b)EZ^dLd(Hdi4dSfV1w^k!vm1 zz1qvV*K*dqzWS_d_G`25FwVL(Ni26U4g=PO^swM!9G)WUj*_wN7&+@=R8m+*#&XsT zfZ_+bX|DmljrUXhPboGOA(!G8d@@fd{3qf*;VI(+Ill=O=~F7s^aKz+z}p>R_yG8E5_%G?x-6!w72O(ANf#YT~oOWbaXhp{$UtaMX|HS5Z|5VjeM zjVx(R>Zuew4v)wT3c==ClAgz5a%vujB}S?qhb7hYI4n_e0VeMfqk0~PC5GY+SYh|P z#E>6wiR;l~g&WGp<1i&PkHgZ`Jr2`S^EfOus^@W7syH7MweQkudK{LfJnu`D^Dc6T zJPW#bhQCM=RUyvwQkBAC9)b3HcfA*Q1Rm2D>We~wz_FkajDts@PjG1PN^WU0k3cV_ zr7i5M|9{~TSOgw{#d>RfN#GrQao~u)G~+UTNybC^qKx&rnG2G71bV?PVmjSL=%>Rj zVg}tsfK8kenF(cC`lGPZe;mp(gK;RE1!Xybqfqt)lw}9O{SlcBWqH9~P&Nn3z$1|H zg}q#7d=YujT&|(avs^#Om+QIJU#^9mmXUdUxt@=g>v^zT&u7c^lYF^WdjuBAmg{AH z%eCndSOgvcj7|zm_Huj4){a@G+{>{1tnxGEmKpu!ix!x2k=6dK6t^#g4aYJ?(10kt z%Zy=iOgwg+nFEvA_u9)gV`wi&R#C)pA8DX_q}F z8gk1OXY}IIv|RC;fyhwHRje&UE-Y6pTh#vKZlEfe)h4)smdCUQrK~KvfuO1)BaX1o zfvQhQp;9-tt~b-m_4a&mVs4=J%Eig+1~OBfQa4b0P{J=W1>O`C_$yR_Q=YM9O@A-) zqP3TP&ns&$a#{Na7jkggRTAMBaw7Ob4ipOj!f98jLSKc=%&H`&e`J?9%2f(8o89QE>#i>k7!WV= ztx6*Y9S}Qt4mxePcDpu_Yp;`OvYUyDaQZAE2b~iYA7OfGr8ZPwr7zOW%(nCaz=;rp zx*POaP`g2^75NPG8NF_~#b$MVi;UGj=M4BUydF=_#Af<2;4_N&KYE2W@}-xlzDj|q zo>ATql3(d~M&TC|Rmw9e%Zn|4_9MBGZ~UXt6OhA*#Xi_k<=^>7mD74yV4hKg40=4k z&nP0nSmiY^w;i=UT7O`ogL+WUg8f?!SQJ}urdmT|t^23PRL8Vb!mWL{@tAg;H?Z11 zit&lK#witnox_(1$(;0OnCFs4Q}+i>{+@C2S-{CZP)>$~i#d_KP?o9v3|pojp)5mh z0cHE3EL$&yvi(p7(bW1(&hay49RHKe@p@}872$G-w$_j1S1Xnx#_^E$#LlD{Iq1vk zB0H>B1hIP9VYMQsVdOe`D%MUrPwT928vF$?G1n@LkI?Uq)I>82((YQ}3>(M%>a*J!n(S(em%&L{eF$wWu9t3T0Z@78fk zlx9_D6CKS(6Ai@%6oAx3^Y}!+1;@6a@N_ftqRYlq<%6~r9yS`IA>Zi}qY5jO{%QI8 zUZKe1DX#Ao#`V%U7q<)*=?Hm6Oq(c$Yw}VDt*6$9^Ab%f49hdmBJ6WRlCOb|J!d*Q z%=Ffjo%#Sfg&8}Y0qhhp*-7tcvyhx)%1*uf^u{_x5IoZxg=Q-jR%&iTqQxn2)H+q-aIoiO5sB+kcEYSvMbyzAXu`9@ zSmUizoacI$k9En|kgo2wr5CK#2_}PW7t*xsoOi;=YEw1lx27+29!i@kbr z_Ua{LFTy8XX*4}+be0MYoAjDU{nz%LZP93Y);L)TkWyASP<&Pulu3O^)i#>=tz=VP zpXCGvqbXX)HkzWxrED}s>sDW0&E9SGUysXceJro_Kwj%Jd2PU_uD!L+SNh58`egFj z2u)pM@6@@HXQHfW>yt4&7NzwH59q&Y_^ub`unC{T6RbI`w1q;elnF)C>d&FsyFG`^ z_#8IJbJz^#5JEsf=a%s~+(^>|flAosH-`yDemW+8C(?(v`L-q6NupqSsMDw`Gafdy%E_K(ZDc=3DP2 zqZGQu^@elB5s{IgN)f>%vRswI_7VwDrMM*(y%7}JO~!G;8B>*FYtK$!>U$cDlu}qc zeyLJqr4m(Im79EK8VDzY=RKh^eW2f#hwO7Ez5hVZI00=)u#LxIdSnJ;I)W*ap6 z4H_g#s;@9;g49dSULZQA%}c?QfhQ8ES3Nz?JnMw{BdGs4m)@$N*QxNI?bY}F5&X)R zSU0?&Ysk5j?*{_k(2`bwcb9BXCPKk$HF!PHi;#_+jhM2MMHObs)q(45n!XV-yKD;n zpudkrvlLVFjkW&VFlOH8eXmcT;DUQ*Lv2O)ez@1Va4w=dsf zf_D}0G8MdsKq!I`3{flkFbG9Jqk{JzD9hBS;5`Cm85$M5N1@CVyvb0Or9T8^k3m_k zelygY0%i0xyTTSIy+S5XQ=^tZMu~!QxK?kk_r^t6GUf17qhTjy`#Fk z1YXDJZ1|fiwzy5Yo{Cn$JIY&2AmQ}^_IwexJY2HUe?Ee#c+%p!WsVH8S`Q z{OhSiba5iOJP~~c_w%meEQki+Mc2SzMM{9KNs)5zs^SxbY)0=Y_9W4Duxa>Q7)ngL zPl`h5B^bwgSM_O%>fAVam!N95v1Aco7dv%Rx^J++lS6WF(23#55qY7UUQ6WY|-~zo5-z-2Yao^M*dJvCdO;4Dqs}CzM-cM zh7gmyRdFYuZg72YlZPLOY`s;n+4d~2TT|W*Z}o7Cv&W5)2;1X+Kq6?58zoVnJ?_VD zYZV@AH}|-~oFEC-f~!JKcS+8Wh9tz}a&G{zh zd)tcDU(zBeTd{#dDeQIew)NaJ0?|-Ay;n61S=_$%KiKOcINIiaVV8^G1!`zf)vg)u z#gkUVhC5Bs1McxWBns2%M50LvA%^G^+Cv)8r=$I*+Iye8vU3W^%-wK z*(Xqzo3RGUwo#)#b03s#hqC<4PoQiEl;vf;4rM!`EDT=%deKjzER^#-ls7 zI~3m0kdRVhhhjxz%j1d6VXE=rQ}zy>1?FW2|Huj5~*P*?$e>F{B9NF z1#wnm+6z+1qWJGr-ikLp01@G~+fKuf!uFUbJB&!`mA5N$&WrAX?TpFMHZ^*L${@_% zZ}9g=3OoHz6$(=<)|KRLGM;* zH*sjY6}m!XlU)iYhFeb@HE|M-dp|R3Ncn(CkGQq|j6L__ulYsk|4gxAjvm7T{Fx%e zgw3P1Sh?_)KQzu7(Mdr1pHISPiX5ckBz&gaNaGRgR$OZmm+Dk0W((imLJ}g=mZF;wy!{!{ymeseYxp?I7U)l|s#nvbQIuJu20TOsnpJp{BB$eXY`$ z0(M_3)>sj{uTsuout#ayaow=TBTSBGhv#vI0W-b@%NeV_Z;X?qloIXCZFeKhQVHlEeX>+#axRVw(Iczzx2Rl$@fa^^IGtNaHBJ z^(+yNkI8aF8o4qzBsvlO&h2C3aTK|y=622P77FA(ko!dL+)yB|bzbK@NLZV_6LxZz*$Eny$faIGfz zfVS&leMjJSeP?D|-vPd#?V0!JpF(K-uB;6BJ6GSG^{KuqJ5&EG=Td!l&V%}{oM-h< zbAHu7&#j|>k-K02GVgJHPu@{|PyPt~t58dQPv}DZ>(Kk~{ky&=T&{l;IiPvj8TsJL3FLOua*Pm^W#*ou)ic6SmXSLb$|6vfoqHdYMWHM!57P1)29)LI zL0VoT24y*U;4d-?pe#QR{6$6_%JLwTH^(T1vT(E!lodf4L}WyV+Ww;GP>H|DD2`hG zqO9Y=TLcjq8Ph>-z5XJj)Yo4m27vBW9QK$I8Gi17y{dfT)E$7gyjbJzRiqj-YKS%E zsm9nUChSf3sxEMW$AKO>iyO|p3a^)E!?{At~uV*>3OoeduM>Fr6eUL`bQ81Nv9?_DdRr9z;`=@b7X7Jx$ zeU|=XAV=R9_)h;Z*iYY|QD6Tlqq}|p#~>N?U>Pu%n)87az+{UjTtBUM(`Xm8cDSY^NpcH1zRmQ zO#oLrz&F;$ekS zur6g7C(9HTQVK`hN+D>U?dp^D1^UwvuiQM)K5!;i29MITA}Pix>*Le3ucxMQc8l#$ zGl=jY1Q8z659@~mb@U@lfN2I12qH9EgAkemd-)Hc*zSKLUbzDiz?snNZdi z%CZAZq3kp&z*O#RVGUd@6V`HDSRsuVoV3DCuOqgw(&I6{fc@^C+$h^Bft*-Rar2sg zh?4^1$)w7s=ARyzcBoS@!QQs!F#qz@6hfVNy}#Y{r0ddAkpA!0Y z^*^+p`k&fZ{V#2y{u_-Ok0prI`c#Db+QbEN1kLAp zYyydwrvjQH*H5$`dy+fh%Fhwd5Qcp?hJ9ohp3X764p@!OeVdAKN6=Ac)O9x?7EE#g8;&y z6~~~J41{dF+OaYpQ~Zr*LFb6+{@OFjbxNkD2%Kw3QY!jb+SaoP$qN z0~rd(Ja`r9WLl5L`wk>SaVOFmi2IfKKn5DfSWfD(GE#Sy4dgswAeoAnK~fk-ddddUTNp_8Kbw*4YRpJ>dIRZWFJ)Pq zU@0qr_lVDW!RR-Lo^!L~J>z`H-~!fH!nimA?{FAkmBN*fnw7=~O-mSXmpsyv{%frL zuQ2`BZPve{^Xb1P+W*>5|24_3S)cyve*0e!(|>UXku5FC1 z@-@adTv$C__y*iYfa#gA;o3XDb-p`44tIkGZqNglS=lyR`>5!7-=iW9_eBrf3^yI3 z>}b`7YdeFhe4W7@?rR>nnMNGUc0}Ls47Q}0tWa(RG8%9A1~PKEZ+qZodFa57ux)$| zV$c9d<6UB)0Ld7Mu>eU9ce4j>wutXqSdgb{PisrSg8o7KQ#%Sb0ngI=>gU6MXX(rJ zRq)?m0)ap#SlZ_X1_y?~e-{KQ0_)+we+2V_VcYT!K>m(n+LB~91dVCz(qFGsEpJ}m zlcmr0EPH-n+jrj1_a30#*7rxTz0`4S!;n@G;V7^D*|3zAM0iPqA#IpRD~fPq$)YiF zL}p5r9r(=r?xMxO{I1mM=r2Gz_1Cm={cWwQzD*mT|Dau=|Dui5f79-S-|qo)bvwN7 z*D?^$?+*m^F9I2Xwt>vR5uTzw{#ZHKa)Kqi#!fU>7vb?|$ zDEk!3!hv(3Y!{S;0_&lSCNYf$=0h1xVj2lTPEzA@D2oMtgR(E6%%F>uZ8QbXl4RB} zzT`{vy_WUY*W60D_Df)&vVD=uKFy11cT1fIGAkkvExvti6t%v_9@kAyD1e)s##h{g z-UW*<%@}ftrHsscSjIPs_3j5#4+-a|0l->*)NH2D$=Y z$%GOx2T8L@!M4w!X*q*{eJz8g<)r(eOZdPqkC2XZ+=!m%rG&@cfvXzjVel`Mktn8mVNQFkvxNPb zC6@1E7AT-2iEts7FpHsJmO?*f0jwYSzs)S>AZ=zTvgJKioU$s9l~iAqV-k~CsjbRm z1gUZ;HlTo#xQ2{bgqYGmM0E_AT(d+}c|T>$5|J=VO*gaDWFx7Qj9Ka`n5Cf~vjEl) z|KDa7bC5Q((33B=?#JlKS8D5ita0_31(TS>ns8=00W(VzV3rdYiJNi~i{8mtSxVl? zs3FhkBwO~QhzXE)GS`47(%gg zI7M6>cwR~z7*oU$$~Z74;lQqL4usrwz=7R3h7u0!;U%~228qEd-==}{uW+D=xy^xn zIS2Mjodf&x(Y#}AraGG(7#;3#APehech&^H8sHr$=BozUN!lqQU!77tzAE5+bqes+ z1#F!4fv*Ny^GoN=R%d|5EeKr$;1_aJPB ztYb-_+eLx_7LRH7Na275=A6z4;)>IG8kmJ+-l6gkDOfn5=SMHxr5k730-a)cj#lDG z299!S9*qrl%fMhJ14B61NbI&tysW`x01{<;jeMZh9OMzBZ#3Xh#Uy856OYzmP6ko$gd~NJH>lkjbbyRs#GkS`Exu!6ty(lG`a9uJ0RTVk? zAPK2`D9ute2MQ5CT*Ud|B9JcUg$bHm3ks-CbRNeZY9ZUAX)_n5JEWM#MyR@P5gTUF zsznUHm<`1S6wvN(ve{AZZ9c7~*8)6#){$fSX3SfosKB-WJMVV+mM0!7YT>$U8;)@#W$=}0aDlDRHYZNa>A zjk?!b#76PC9*tNHijCN4HrF@XbFKYmvD&MO$tzZ*%cPN0zEe`H2&omWQv`|?_auc- zDX6KqAnOsoVrNRUSM4d$UX@MBEqqEYvuIK#ieItfg%9tH;NHt(W2_k|i;cxIG6rU3 zESr&W_KfHkTGH28oDrONH&BvfMx=6BqPQ9^oyro$B@}TgOW>R~e|!p;0$~L5+&)6Y zZlENl-6;p^ne`H9*7e5rtm}_f9+N9t3eb7sT7}w2y~rzl}}% z?Y2b)kF=SwH09#7*T*WURB>HDf4^J*mpYWtl0U5&yCXKiS}P^|U#hT}@~5hLFN;mo z?uErs)5>CZ!k3*{5{eBdpsUYaSvOg|4*(NdhpNq+;-S}6U6CH*?z|=&ddP$myPM7e zOJB-e90UVy*eMkZJQ}LUzAB zUcC$=jOo4sZX6~VZvz##nd5cs6dEWTC(JkzZJ7qCZ!8)Z-tc# z0ixs|oRWXYDER=VNZN+(NPgBmJs6op_~e}?@c?DW4)JhU$y2KT*pbIrI9My%R9%76o!;I$Bh)sBhGOnrDYA%K{mr6Cx@sr$7g;Uq4|B3&+ntM`F)7b?~T^{wo5v{$EP>H z$EQ5M$EQ5M$EP^Ikb%mUOu^xDyfIcPZK9cf{6CnBUf(+X=5n`v2LEn<&jD{LlMVUIH_Y?dvDfeTGIuIWsBmh$AME64(8}O5%cy^%*6%c6r-KACS3-QB~0Ou(L zj)7AgofBwavwfg}jP2*xe5cO?{SW6=dL19W6D}wRhAITwvi|Kz<=8y0j?1bkF=^qa$P$|8=wv1>Z&P?92=xiSMU;MUpQ66 z2W!E=P_D5cSTHu9X{;`wv7R(FmR`r6I=zl;>K5>+Yhx|lfuvJ+xgseo6&u&2T&^&x z#W}fL!4p1na=Gf+a^W21a)nWr+}gd|kp?}$Ng9xmbYZxMwHLksJRo%AU&hXq!hSc2 zMzRak=nTda05_8LZtncc%-*e?KlQZ3&i^S%f3ZdE%!k?V{LE)m(*8yz>u+(my*a)> zPp~lP8z5(~@#VkSy%~-9jxBA*L%wrq?4|wa6kYXuma!_!%XpQ1^X`CEN!a>~PTAu+ zI;pu)o=GxU*DFaT>YLp!@b7z&RER|lJ6e@X(eK=CG|PdG<{Zx5g1{5p63eU0eWw=h8BS6XD7fplm8oTb9P{X>$S8DtBO+%qG3@PggbYjr}Xq~n^9U8 z`USUempiRc@akyBDqVpGAb2&l3iM9^zH7yv0sW(E?X{fPYADOlnrd}oYp8nDo`=~G*=a0?q0RFutbY4(LzhKT(}efS5aOlC>hjzLqUy~nyoLWWfJ$+|x_ zFAd@a4V_=Y=$FRvf+o%{QS?i*ctLaLml*ox#CSnV=a)G8<>YulYv-3D^vkL7g0{{t zCG3}qg7y^!XM)W%siNR)kUgWWm9LrY-d+s^iUaw4M+wPxvLnFb6;*+ zS#Xu6RpjnY+e^ZL9Kq)mniO>S_SG&7qp9?bTcO`F&HvUC|XLvR-C zi(h#u02Ul>f~G83W`ah1lC5BpenJN@uQxiRI59;e`wK8QlKtICj&P7{l@^lc3mpKG zH#tb2jF5Ds*%`7;$pQF*5J%z$;Iwy?k|P}?PXTzh(!a`raWIhucO(iXBnl>072IV5 zy?|vswx{PFUsSxpKaeFxw_9;~4HVQ3pmMK+%Biri?@9kE3m)`GWf05OYyOh8WS55x5v9vTzW%SeO|=V77z68PNF#`d3*n-yeZX@b%IHH3cpedg4=X zshbC$bP#~WD!PgORTez$kHBSV@W4=i1ctg1SmYo;V+`rTR4;)tT;`9#muTzqb>5|9MuSnXib1u%i& zo#?BT1?&8=xf+`yK6u5DwVwt&~d0uVp1fVJ{P+%+e5J35(GR(aKyx^eH%UA9C z&g>1s6!Mw9!OdqI9m4hjqJB^RDhsOo2|L`6&(QMAEC};8J3q_nMnM?^X@|N=(TnBi(cJrZYDeq%gOm z+`RFY(|(Z9-jrDWHlQChM+<`oYW~-u=7k<=N>#wk{t|ezTLRy9NIL|``WOAHEO_6a zw72+4AlioDxg8@+1E1S5`0Zh8u6*Dia0zriivCp=Z1G26tdWm6L!4Wa6v_?7I5%yr z{XE_9T_&L|0%%(ww+i#khjyzV2QajcouOS0+x7G4UuD4#|Dlb?sVIEZD;=KC7VkEH zg>aideZXa>gUgkGM?3mgS@4-ZF1PZ*}6R_~-X6Ka5SNq5VBC&VhHbEdZ0Qd$&NQK4pGF8!C z5?oF)z=SY5RTg~bJBx7pA7_uTSt@0{4)@00;_|&SyqnS{);(@w{op_wC zX9wE2w4psHkPM*x;y@ek0}a`e9%+ne4+)9|pdECe-R^;g6qXOH|F|(b;&_2`~`DtdpW8?lb;Vw)xl#sy|Un#2Cn^uEWaJ+ zr$_K`qL8x*TtIb59olJJCv{M#$C2aYoyM~yoyH-Rwx`oaU7Z4NzUv-FJc=O3a4lTq_S(+@gkvqu~UDNS>L0Gkk;konC822fNcGOM(-AnmzeOWBDxpM!;SQ>G7gE= zeVhz2ZMtjgkO&R(jJGbr-*Hetx&cA5?}3i4^|WmyX*<)^mJu3>wVFL=x!5y)yu+UN z3#{&I@Eda3ncrXu3~)YX&}E&BRtpupyi<^EWD$m<2;3XW=W0^!(GJM1LSB!_y7oR zeNvy%qB*ILXwiT)Fllj6yuJthU#@@{kC!3F42tGG0g3ndtZk_$i6d4-jM58Z*`c<5W2tfX66wyI8xkqBd8i z3$XTyw*e^ETPU>kL1AGs6qaHX7Ajuj486orSm;85DL~gsfRrF__q4E0bj+-$4e{hC zews;Rx(-Z(0m7+d=ul<6y<{C&WQ2flwiCs>eM6}DOz>g>DVX3hoC%&`@``&=JR2_z z$QFp7V=c?^cvlC=D)Ou7u8 zd|0+yQ&_yH?RFb!is;^qK#UBHH%YME#=dmF(><_z?13erJ3Y>D>`j=kN9=}Dx=(dC znTebD(tVD*$&;uFru#xS-Pff|_lnf$zS>21s#F-$HzyEx1jK)uIH802k4wZinAa{c03Wo%#Gg;(AEr{{z-&ocGMF!rmI!7m z(#iufdYTC{%NJ%Qf_V}-iNV}NPC_tGCMSDgwl-lJQ9qy-1H`MUa(_tV?u*Bf3wEAJ zt86!|T9eichgV5!gu^KW)=5)jLd6;AC_1K9Dqc8)U}By+9M5f~Vs&GIr&crd6tp32 z7^<(6HVD;I$*D3_Utk*#iO!*@(rFiCjI|dSd;7PsP#x`HYaforpNHXQFy#!~{U(mu z28gFi?S=eD`*G<_P?p2&(UyRv00Q-2(iV;PG;*43yc?5^H`6=bjcJY7_Q|-%D{L<| zDh3>G;2Llil816q&IbGrDMtftN7~5-yeZj$sSLU%cvD&f&aj+N?g7Jsx{NPHo6;Dt zM^@i;jE5(a$m;3jbVi@|$?1qb?MZtXeO{`DtiF^?Rw;usUd8J13~~lTZ8JFoq1J(P zkfBzUZ0dYuvnqwDqu6B%3ad&%1h$tl<<=5v;1(B$Vv#(PoXLjy5jhhL^DJ_fY?v=6 z8>Wv)zMSGPMZNrTTEm3VIgV$g_=fLgeX8I?KrOn(FZ`$?Ex<^3hb& zFrd$hz!>=!%EyA~Lb@BUq(4ICd~&{pO2WPA89)ZG27Ac>)ZhYg zfeiPzld*u0%6K~k7GUTPBm)^X`^Z3q%^)(!!Nw>N)`+)N`9A2yNB0_GI1HxH7=y`R zhR9E3Fhb-)a-oBWIHm6-Ba4s5cqdh|TtqHn*!)Z`Lf8x;LmX_3s6du?(k6?ek6dKI z3gcpOF+=1axfmgG3Aw~UL?p|*$;jfPFy2j-ESHi?88(N>r3jnL$Yl;TMz%nfche?| zvwVqU@#u>qj=osT^aW$+p=2mS@i#IQp?EpD+(A*;Nq)cr+WhyXA$a*47S1ck6%6Db zX4>quC$Th6ZF>(!Rb1k{n8JNgin-wpU%ls6Zl?mn&ZuNK_xsKvgsFUjuPS=y` zz2l%hAvTU-WEg7`B*Rdf8^{gLI0UBrQ1#TTFhL)(2nz{!(EK~1cVRdg&Jf8Y!x17k zk{dn9V<#DGk0>NJgBNBw48Gi9@DXGL>m!GZKz-aqZZZc;kK-6oMv{@NULF~V>Ww0! zJh&8wS%cAJG;0tgqfvvK$;}R6%)46@8+0Lqhqi?UR!fKoM_%HI@JfLsM5e^t*-J!iHHuZb8EwL&iA6WaJo2#Wg+tsM1N#F}m7HDQoNj*583R1vDc%$WAE5E#`zUTDQNP%5pls1!K~CZ!X`;uF>A z1bjb9GTER{ZzZ=f%9fH_5oO1d@&1(kL}9z-PmLE6hXNJOG~Y&UW1Z9_x1mmMC$~GD zuxY-7+`;PACU>BE6UYQ!4`1cgwi(T((;-}^g_=#JHR(aG$o1P43FNF};fZ7-!}K^Z z5n*~KxszdvH9Qq)PrSi4#oM#t28e)OT3p*;IsMyAZ4c!qLD1kPrZvk%xtiti6*@*l|qT z;fggWMA0tK3D6|bE<0WEeT696r7{%&pSl5{Xcq`DVsZ}G6v7boSO|A_;S{N`x!1e9 zOR=jHQiN!`jFwWK&z}k%)q=k|c&>LTGD8cwhXA%h+Y2gamm(n_l_gOX@6J)891UP} zce8M9|D}u$FpAR*X}ejpr=oU85w;>?LKxs~;}j*%g)Kz5XDe#sn!8lznsvEreisgc zEwpX~q8KpYnuX<<0vm_7|I8J2P}tIvGH?#QD6q9BzSjrZ=Wb}N9B5T(L;J!F&5oV{ z++H!Eg=_dR@*Z~a!hf!ry5GkVtHbg)iA-Wzwl$fAwCp|P9=_s$0T(_De?Q~N*`tV0 zp*hrrWonONN5?A13r}&#^cou&?J!>0#wmWoq8>cx325I-?qz7VCHEq!9hXR@_uqZYgtb2M=c*94|rRiW?RAebK-^V98}(NNDrtyNFHPW+miiviO$E-&~7Z`$%kVja(v&bW;-lODEryib(Z&bK6>=Kdq&NxAVgcs@W6d7K{K)vq_x$^eN#J4Q?R5@*(ooRd5oHib>V}?Q(o+kv2 zIHAymJ+0u8cwsLG$opvSJ2|?GQB$$t?pJKB3j5+&+po&B1@{?PCqDkc{fb;(g>WGZ z+M%=9{l%J9oIz$Vh!>F=2;xjKlR?CWb$F5pTD3KUfeDee2a;GNQNb8E zkR*i^p#3;`oS}U&c^siVi_9_!;bW~IFm9F3W5_Q?`G6|dy(o%MRh|r7v=R>}(jQxU zohQf>Y;2d3C(zhtli7Tdh2;)9muEE-w`EXuhMWk%5Tfw})mO`_3sxCaT_vyTm`?}r zwKOoFz#?XBIETz(V;)N8pfS%SbN$EsGrL*tFJ}>h8(TlSdh@#(QFygXt3f!U8IM^w z%#qoT{8i&kG9Wi|Ah$R`wlev!UT>a9=CPrVCG*hG=aczt=;qTZm4$bhFRM6@d25Gp zt_4QQeby_P7{F{77-=0dWN!Mv9&L@=KsPYEy~ zdJ!Igi5EWP4E7TN%+us)2IfEHX#{2wStNjY%mOpT0kd5IvzRPqV5X792+R_)L;&-+ z1!k55W~TsVDOt+E%qB|_m}O*{00z<u4lAMBiIvdzL)QAXSlP5v28Gy@1?n zo&g`jS5z6uMi!=T2$&{Fg28`_BoO=!WP>lJy5`0dYzqt1=g4ym(%a-Y1nGJ5ynrd( zoEE1>*YVWYGKw~!s!I)ez&IYXv>h=IJ|643G-c^MrevfFD#&aL1ZuOxgI{|y<7kZ48k+$UuEGZpt-%7 zY+`yA<_O>0uCZMT2biAY_BC&FMzmL;kG}&<&lOU#z+7#&0D!Z4Un&6d+%C8s4uGE+ z0GO3e!7}&S$a=owf)TxTRk&N$uB+4x5DX#cL4L7|8bXDiLl5vDuTKt|UMB5Ccp3|8 z_LkRl+dFzlzM&EhUjXb#1=xz*`OZ~`irk9A+;yN!ez-4@yXg^jDWmWkY%Q=5YtegVE6qW~x_`O15zQOe)dB^#XapSpr$TjbtOMcaUsE^)``B zydK`h=uw5EL}avRGH)Z^dIDT|w7ke?QKMWTN-%zj&WkFxtD??}szL}r9l^%-Me-t} z+F|k{qS{O3C6j92jV%mN@gf|=BqdWueNcu);332}fq-!#5ZYz;rfPQ> zuIxI6e>&^xVQW>3fK6EVwJ>#S6Ngb!GYkthK++Is1mEShI=yOd@}O`sc=J0H-JJ1Kt?J6Y6-OH zA1`vEMDoq-$DkNk®1Y6}|*0N_N4s^@eT3@gIJrqfgrv~-gF>B@5f<1S5Fy8Al7Ux zUm>wSP_L)BOaZ#HDZFL_gqW5nst1x7#(mUR_^j#9qo{#cTkf4_{ZKJ)g4r8g+b(ME zTzX~LL=R!u4cKjWeh!V7wcu4%Zkf)b=4hJcFiiRSUcZRj0`*Q&+@AzMG-zZqXS+ z?U=S+3K$|D0PPu-MIB{i>7ph}OnY4g9L#MI7oDb)_2)5hfd`&?T3S_zD*-VbDy>OF zI*K5TW?0x_G*U#lh(ggwkz<;Li_FC1YosvK#o;wl>|3Z=R&<^Sw}*6uZhX7RYf`w~ zMYtEsYYXhz$hb&e(=__uB5yIJ-IKh9l=gqge;uVQ_I-;2qU|Py$&ElYe=}RM^fh)R z9xJlXb7AEQ0l(9m`9+Wcl)fev73Qyr;+RzAxh5>mOvcCnTiBg9QJja1^VdXmFUh3y z+vIIV=YHgEMCW(NJN|TTqSjn=0e_dg%OIXl-bE1KBk#!|s^l$RWFHO#xg(6+%wJ&{ z3-6QnSziOm`>3xE$Oo)1akBx9Lw;)Ygd_*l2jfM99DB>~;INr&W;k3(HX|H9Bp=%2 zg{TskLVLNxT-#K!oud8*=-N&@55q6;bo~+eh;@B2`3QBrg={gqW&tfQ>YC6!wJUJf z&5{PK6kTGCI#(Cix7+B6i)zTL{xBFFURf_3d!-Ocg-7V<0>U1|b{-A8^g2+&aa zS6KuJReU|qWk#MOx3<+yU0OwOpVN#-+Df)ET3kc6B3gV*KK8JJJ09s1@(F8s9r*;c z+(x!}TcUU*pa{jG;$W5&q{S>6Bf{<^U8UTx zRYw8wqOs0Uj!%Uar@D?_ipDtrnxq1ttsB6t4uGaoVxFeB&?FA{G(|KPBj#;D%sVhK zPgBIcxnV2zXyD$N;0&d?Nei3Ni|&M8?-njS>E(tzeimY2{F1Xk8`T*Q?E_y(g6eYn zh(3^AbdRh0jdHfa55@st`C==Y4&}zBQkbIgQm*jhGlThVoXA5jR|W>L!MW%i)22#M z5rU2=>{-&Pp&^)ipsM^$X%{IVPp=%Ru$d}1MoVjoJXy|MGX5r?wMi~2;t5Vi)zPyc9UW7>vY~fOa!5@#Tt$-w zd}G>N`7lL7$F$kCbBU=A2cB+mARx4p>|_W{Cp!^BpOQ~GLgtOoU1S%lH&lpPCZQFvlZJ} zxOZ3dxP#0Yf;^=not<2nfQy{?wEQzoXlzaP%zI~rOGQ-UofTL0m>eu{%Rpy^oLM^h z2}dP$^bDG3it)P+rgw1<*?LHb>ibRtEQvxo$E~jCI5R+RalvUy5u}92*W2~3itCv4 z!hridY-k|2oy5hrtIF1+Ug~+6o4P8TTSfDs_5!iCB4|Yr?yg2pxyV4CSy5|rRprWc z!Bqs}Hr`p`!l7M`X*-xyE2AR^sw=u3{S?E}Q2nvaY%DmS3oI z!>ljIbE?1+F>S51s*_L{1g-$8xm=W%tAqXr7~%`^1!IWipW zbWw*s1$N9^A_-<+3Oae;PQd25kWM^uHwW6!JR){RJ zhwNc2vWo0MEb>##|8KQ{T6e9PEm9r+fq$#>*C37hmuflZq8@j99W zQ3DM;DZLWm=BPTNQ=in?#H&mCrpzXNQ)CmFE~)0QO*T{ildutLSL5mN#9QU)8YYuIm6uq7}mgozDSu$Z{h8f+*cxF}s{l+_P1 zEcUChQ0}+{Ki?qLO=!ANh1kUK6_{f#ROMAPLo2=~-?NqT0QnxRoIj8s%$3viP?CP3 zB0G$@=^Px>{*>}X{#1vneeU|gSbl-AfS(#Rl6%QshT$Qy7h(7#`H^90-m|6k_K|(8 z-Vw47)!R?@J0k(tQHMm)@A0BP9OXO!I{Mtc-1igtiNW}b{Dfc}AO}!il|}G^oa=Jm z5Ld_!4YINB3;s-grXY)T@-qVY3;6|uEY9?RycpkOqt}Fs9X7bCx-dcTq1SUq;_ z)1ow=-u-{I|Ernen%kxAb+^J{*(O4>Xnc`QN6#&U-GUmbNMRZ z48iIeSRoCjUeAj*(;Xu7~2T>Fv}gxNnP(gFgtL zHQD>Ma$S3k=o$mvfPQh{QTR=V5?w?DN&`?DU@aQaFQG*cN`fwwikt9>xWaX_mBu(& zIDsPLIAs8o4Aw()`X%&`2_=~xoU))ai?wJ$zl0XqP?GJzDPDY{BZdQ^caBLbgh>vx z&0%m)re6ZwTqw!)V3G%=d91}L^h;=w4<-3Nn6z;)84TPp*(6EPQwWg|Gz~GZZRwW) zHVh?U45QCDK2c-fi zEnqFqq+dddIF!WYC|%>y9?pCf-HmW61So~9hmQ11=%ENoiaa><87|T z){CvsJi3v*3idAf^slmb1h!xc?&8$C-S4$^zOi-)4k=T7x7NkuEDJbZY{z542K^c) zw$6oX2hIc;oVz)kNe;cQGvTB}pgV=bNQXdo3O9$k#f$GT;Zp()1LAU{9?t-cF&#rP z-{F?*`yEL4xF7*{^O#7J6O|7|>kkRBw*BM9Gn}cL4{|&WQh1Jr_b`nd$^chbt~Q!o zI`jjeYaV=1DmV_bMDgQ%pbul-q!w1uh|~ZUPxlA-h#R0$mLk9>`~g0Sqk?T+gSb_2 z1x*%WlN<(}EGQgcQ0o|;GAI}Zkrwo?vKSKH_(mo_#xj7~%G7%=Qm#^_2$JC-G{u#q zqu9!^LlFX_DKeh^RTe)jL1-%8+}IL>h$2U5nh+u7AT&(~d;$tBazuC$AOj0SWL0JH zG6_P{v8A3CLNkO2UwA?{x39No+(Z9;#XCw&C#B!GwLXQiSa1eT2kVHUe zwS&+ypw4RgS6K{6g?xEv7Pd%jgnX3TbI{&?2Qyy$yx9jlSf0Nk4Mja);CE*X^Idmy ziz}Tm&>4o!d}Kgn@r#l%Jc*Z97y~SOehZM`-9-!G0<0To^Uy}W=5HYipeM}rg|1}+ z))c?y)Sqh;5I29y(|na*^N%FW7r8hbxX-WoHc9hkE`9`F@oTVDAvxe`2ma)YW|E%g(Zx0{F)!e z&GCqSx7~thM5{4OIwHe&L`NksOLQNYYw$1`%pN{?mSo9b=J~)}i+PE`?Cl3LDuWsK zfmz|fvy&gpQVbJK$2yD>l}+QQU-R0yIhu}=dOj#U>tQgs@$6x+lH+ACoBF_9?;d8X z%n#;?7$zEK0`CXuFk`j-n!{aSUpXp)yTGPP9C6(SY#qeg_`y39e2FEH_bqzB@7Hr> zz4h?+7RbXRpu7|P%MWH>4AUV%ARi-32@sy;*Zcz99MAKGJ}8AS?@*LVAPV0*&%%Zh z!-NZAZlVUlSm9BaA>WA-_JJ5Ce}dbYs6fO`x}u?ecnWWGBhp2&CCZjBNc`>{ChXQ6 z-a*X`_u?74)vq}uy!34z!vtZy!)c7Sci7|kHZO4Z9=ph|`Te*#rsu;xa};;clkIKH z@HKFN)CVU=ed+)yd4zrm4iM_7ZQ%G*SacfmnlywT8nQ-{>6g%m`f3~5jo54ALRc5< zd7K@D<%BsNnjFu-O`%@`xW-V@*aiph$U7&6fx={gH|)+GL%0b*X~KG#M!$p}PJogV z>>hFtI-_g~KLAGqX=czbp;0p^X=XP{ZIsl-+?;`XoPG)5%Almo2In57{3^E@V6OtHZ%{WeI(Zou?oSO|L9LkFg8W5!04Qp%tDVFIiw(u{3T0 ztZ>Nf=OY-4Wt_d-hqHx5I8^&U4lEy-t7R}@6X4NkLS7sO^KUtB_}#O#&S?0)**__Q;yFi zK=9r@dV$q%OMu;y_4_vc68dcgC9Rx(9ico4emIFWdY66)jp!-J$#x_2*(^|2t)a9v zYw^FsDMvsWxHgvkIa5l_fjfLj9S|W5N}g zKuyIZg^1x+C^Z##D}`VKfGdA3fli5#)&pt}kdns@x4*n5&+!HTkMp4-J@IPGsQ3l_ z5~z3@l$^$>7~4=4+mMJ=TC7hGy~Nw^pNZf2L1>7C4lb$B^?m>@R+LbxI`fs{5$|BP+J`zV|GH% z)y`y{{7AoqPR@dov-qfS8byFTLOMOdg)68zTw0Sd2pcLrd+W%s*iXL%EY60Kvn5!l z?!CIvn4my|OJ!|#wa}7Eu8rwIUnhp%0s1AN*BMGWGxSV;DxojS9OVG(un06~$-oY2 z|2s&5<8YIL{_&DS)_My$2-aEz>jJ%YVHh2uUjjzwK*>26qu)Wf{b@Dq3O{yb4gaQJ zLPL7)c&nf6WiG;4JQXP)q*2RP5ggy^2IFDiXKl&wLN6$FBp<$JRO&9)|6S^L| zO6MXp&Pqww1r}6UnuXVAmKQf(n(fedokgnd&|!CqOldCt5|HTuB|R`QAt3{%(^t&X z7st2(%W>r9HG1CKll4juxO)n{_JWdLxK}uAneStPl-88@+7NR%*f5MC{h`$LK#7;u zb8Nr$sP0qn~j^=@x6s{_kof=!non0f^eff&{%P| zKHMN)+SI}OdAo0#YlQVpPoVpkn=EGkDZi z>o34NA4<*_;YAO{OYQf$K*l#Qcx?MpdJ-sf`%tO0HQsQQwgFoQ!i4j`6*G?pni+Cq zrSvqsKr~ZWM5U+4OWQkRe90Qw0Kk3#8yQ`J1_&dg2k#f)k#%gEC2&HqD% zF1`kE%-IyL7!<6?{|vritmnaBcjrhD52A(9N4oro7Gw)$ekpj4mmWa!+hT_Elrwb4 zIi;ugM0B714J{dFU-w8CdM0!)bCUa1P9wh};nAjO9Nn9yimrID1K; zr6QNIXS(@Y=%qNNU7%Ge)bU}ARw+}bRf^Ps?Fo!9imB5|l?>ZU9g%lh8MjGE>!D6I z=N&5A-UsgkCn>UW=I>|kXP5S*a^-q_n(Lz$_|Tf}1Zmz>kE^k?A6`+xeNzffV=G>q znw&Hs3g7PzoUG1tVCm(HK($@O)E?Es7YS-_2$T#l_44GZ*yKbEU%sXAH%ZAT1Xt6l z@4a3J7%b(Rn(P9$)5@>M~l-z`A0jy`! zkP6&L*6v>VCA1p_C8J#J1R9nroGGFrEmx-B=PIxqpE^=%(|kmXL#cp|W_aFDzXUvQ zhLW2xo)0dw>GNd)W7*+gR_@>6g&^ z?ND+%?j2}7qpI}rMCoi!kM=mfCp&HU!-7n;%N-2zT>2$Io&Y5iFl3+yK%So{eUd{y z!yPFQ-2*&gQ=4j!i46Ke`XxZW6H4y%g}%st^?7RQw6 zq|&nZ`X<0VNzNJI7#0#?L+#G;+Ag^AT#`s`JGuFYQH*NE`x(X7&@X{v4?xKSE{cI< zRU}HmV;Eh)=b|$XHsy2iAhdpvL0(V41jr9T$wR)7H<;!p1kJ`~GmnrvnN*;Q;zBV? zCMBHO1EV{yRM|U{{5g0AyC@Q8vvX=bP$AnEALzp{n1|UwpQm5KK-I0}~&VhW%zg`xL0{SwflE9z8V^gyRkE;VZ5IXO@9?pC+~C)0U&FU;|n27OIq zczi&=1U%^4I^7qKkAN!lWj3G>hu;lv4mtc80AmJ&zmhm$I0s8;34j8>H1?$w=9Y#vZ$9;4Vd^h==Fd?=akq8KQX?-HeZ!R58jx@S@Z8iHOf z;jGn1Axloyvw)d_#LaC)3mN1?^h<#J z6qG#W3;9<|im;US!|*xpJq<9PX7GQfUjqC^P_hWaH}_^<-aB7q)eGEoeiFM!c$gw^ zzAEa*1y_}Z+->)qZ^+Y|ixCs&t1NBj;Prf8yJs=bZ!x3opY%(hEw!YVxM&Mp`gfxA zs9^UD@U?rELhGdr@-g})KwbtV%lse{Eveme!M|QvwE8JO}22KtU*C1AOdjUbbL2_skqC98Z#0LKRkyJwJZPjox- z%>QZcEC8c8x;Q?wkt3H)h+hmSF2SAR6iaY-C%8Ke9xO=FLUAZAMFJ$aTW~KFZzNz)9mqP(mh7VY%Jdgk z6+f1!eFfAw-d8}4HLrl^E?~X!K<%j(>p(YvY|uPVS?da@$$PT4;tHsV<`qyV+6pxu zha=Tu9mhtHjhe@iT4P>ss?4p?&btXVHW}?ZQ!SQ#x?kC>Y2PJg=ryi@nrZfE7_5aE zTXLgXtd_z-!ZllR*Eo~rnrE^FHnte;8>kk`KHZRP)wJ)aVZVjab)#pYZLqP;Xy2P^ zvFvXL*{-yY&t5u5^^tOZYpHpqumgMVFk1GdS}e;uL3S!F|Qpt2?OP0VFj;QM~0J=T;T_@0N=iVMg<Rwb0whAYU;4;5alGjF(4wvw?T75KA0L+bA^t9N+;}+Us21yRPJourbdfvESHLAth?*hmL)qbiY>+qi2Cgo^#dC#jjk-yxJ zce^j5y^F?UsX?_^$MQ4C&&p#_JVLpIb(f6$)uLLg{pe=-vTDEB=itn~kM~IoF}tPW zS#%fUqbT*;dB5O5elZ?o9je7T$SWXMj0YK&N$W@X+f}T%YTT(I)ne^*4dj|}r>GyI zGDaEQyk9r&(U@wn_P7CZBW4ff_;h{WFAkgDwY`b`ZyIekrCKc8w?J;0v;CgGa2RuY z(bagBqwcm}VfR;Ko6V^ft4;bK;WuTswTkMt+gNeixKkUd#oCGPrGHoMWSRr+V8tEd zPJvX5wbNaYyULwnrSoo1b>ia}-HdPet55JAOy4s$+n#E%n!OKlU)gM@s1tmE6%UL% z(WBc3v37b0^3b?b+&uIL*8O4JuN&23?e{0hpQ`<0MM{tN{ax-@vsRDzWUNPM?~(CX zdQdIavHS({m-1K?8S63DJvQz~k4_)Q+V2U-6V-mIb1?sNo3U?-d%X9z5S6jh%0L9&Ym*r2dIN zsh9F=k~FD1JdZK{Hw^r3G(LoCv5db4c^%96h&aZ3tBo5|>l^I(#%PtExxI;H^&gOb zj8>71@t$YoZzAG6|HX=bjXTjJwSQyn^dHE7u?}TioI~lO{4oT2#mn#}#`s$pcxyC1 zfoidg(`P2{Vi}(t$9P}m9iv;GP`jC7Uel}>G8eiGclG*ytJf@vEoXQ^aHjFi;xN0% z4K}dn)*jYbt#ind^5$Fh_mZ-%lN z%A*{a;rk3f$Wq2s8ND+4qTHDAK*qzelxcCMO_{=FDf9HqOEa&Kr7WAW9L#b=ma^8! z+A?b!S;|&8TcvCPvXnh*_M+K~%TkVtIU3|>jPj|Um7lFF`OWuR=NBqVIrTYxa;8NY zmh*7Vqq3AML#_h33Zp!k>qf3$Whr;Z+~4LNjPiLNn>?vxDNp7+h4U0cxiQayJUEWL zCGu9wTNCBcyjSw#eDl@G*EU~!l(+Id&G$l<@{i2_eSRE&{-5*T%l}Z83JfYRvA|@M z>kI5Ha6py{mM>VZU_+Dx3WgM%AWMaKA(uk#C<6=iD>M-0#6t56Eke1g(5XUaWvTGe z!eNECqC8Rfdf{8LR5WYRqD66jMJE)US9BrDO+^nDML!g4UaWhuUMTkzJ5%huES1hu zx=87-QC=(ksPq$ADq|>qReqwD*J2MXJuc?Qu&hQ ztCz2ZGO&EV@;ILI;pLB%KPF2Rx>XojVT3GI45-+oVslxlRH{;qO0{LFa{+s;|`A4AqCqNEJElUA40$K)O+ycH2 zSQfAn<^6y+0sqNTl@e8|RYCt&8C_*&mDwooRC!h9jVx8oTeWOe_($#gwcpgnc6FTV zWT=x_mg-ij+psSDtKN(Hw)O2~seaA+t?IXxrN)ICS8VK$a!lhN8qblXmL*zNYYDrp zmbBX33Vz$_Woun)y)3nE-MV+{ekkv>e$^W7v}x6*SDU`F)V6EeA#I1FT;6s|+wHQ{ z?M}B>-LSrU|L$YEk4L$n`}*!1WvO?i-VJ-B{k{$RcI?|lmih63Wq|W{yICj9NQt_o#icG@6fg84bS~oqhDzqf4S3F?!}`tRKB; zbi`L@+FNU8l zp0Ie)V)*akhfCNJD_L4nb4lP59Pg5gOCBzHBuh*CE*-aYqAV@bE%RN5eq2^&S-oY5 zyJgpxJzEApU*387u;sxhZ!Leh{Ix8txV+-g3dG6EdMi7v?22;f%55um%F?Q#tER7- ziE_)T6RS?k(&|R5yRGgiOY3W{4_uG-HVoY`eFN5S2;Xpg!zoz`^$pDzS`cO3(2k+- zhtS)huS5TprHz3bzuh<(<-Cod8_^$|d^Y9XQ~+h2O&vCMmZi-tHuu?#^WQvk^P0`; zWGSq4SlzG&DEo&^2!lU`y$IKbJIGRauJCf<6;Q4Y-xI!HmbTbz@!paKWt%Mnwgk!2 z)^uA7ZY_fH=dFKi{Y#d%<=R$m8@AuxVtb$Mu)lrl_LJMs$kL7-o5+$?w@68Pr5w?_rU(1p?jw9 znJG(qH|#yM7jeC>?7sT@8ljxCZ~Z>R#lC;`JMD+RA82r(%Yp7FHyk*00NWj$eQ@1D z#Kobehk71@zaKhu=*l6C^WpA?M;;!7^3@UfNNQO+(%?v!BiQfA-Xj-}Abuj!M-+}I zhH`ksjEGq%uS7hKcqU6n3mpwOS`FphqyHX-A06{OmhTw)|5&YK?T&Rs`SiH%IO6ig6=nGojZQR0Iq1Zc6Vp*%Kk@7Y{Ntp@NxzebpOZhH z3_po}I{C}VzfQvcPYpda{S?mo)TUDrrx0hS?wtDP)LU6PUG8*)(~VJvoj!K@B+7?p z*ctfcnXk?iI#U$o%rk4wtV4PH%&jxGW$COn{&ci2%E@P!o?U_R$k}UWZ_3iSA?K!@ zn}IUy+_7`8bN;*Yi_b4Z`S1d}0DBk8UZ{To{d}R{h4B}@LwWAPy$cUziCOuUXIAU} z<1gN^?TqV~#3YE$`Qke!M=o1MF6(@P-*FG-Nt@_=M(JFb&MxeuD@N1rV9NdfvKMW} zI;ic#TKEaT@qALTiH_J*wKOq?(3?4BC^p()G!xlc`b zdS9fm*h81~OPrtb9KTqDv4_&ifo1In-sA>W($acU*`pSDa3AbdHkFmO#9meQti>MShkN%rD{HB} ztL$NmKFAOE@;&yACHJzjr!D?KKiJ#&)V+eG_qMXflf=P(u-DmQRw*g;y0Yh!%mK%z z_x+Pf?<+?jNgcE^^|1D*E3&M!?@15%=rflP{KEqseA?26RY^*tq8yndci{1fk!ne8 zG?XKfBoF>$Vx~q?93|yQCD{{*PYl&cs-vSEp(K4036H6%tWHuMHRZ@9`4jnYjE!LR zlKN;VM=V*K%zH)+*M4-ZmyI<@4x^?Vxny%f?-{+Q=c1!nqvSGr$`MRfCq-`%zW4r% z!f+UClAH!oIhe`r#Nrc{&63+_Dn~R~o?JY`v_*0pSmod*+Y^jW*tSZpqpKX@WPOtH z3gg+VO>!P+B@D50m{ZINe|U!W zV;xh<=qo)SMV<6}yddf`tMROJO7a4wC#1L&e~&jreFo;ox~4R5P5~VUuXS=msm5Ur-%-Lr%;E)o@fRNKZ)!XrLTxiiSiZdl-Lsx zuf>9d%fz^h(rrY?DBLEl>#(M5uyCE&uA_7x(K#yjq0WgtTMZTd6W4!~J|sFw!-q6d z(IPfnxRSOjDcwnQk{Nf>aH&QtSh$pVmr}Zw=&1L&6?GK-E@#XgJ-!i%*GX)eu~EXo z-tS;aClj6Z0Vku*(nUF%gMog!5sromy}GoPjS;@~VP8}Fo9M9k_#3t{eV~BvdXuZ= zV7Sw_{~!OvzLM$BZKPx0 z3#a`5oKoqSqBH+b$E41*GTv!N{y7+bHdFZL|L>nl9~B+?34B!Tr)$|P;isR*PnEtZ zI`tFzs@h-Au{pwDKb^lSeO7erC-hmh-#%pXgx`Kzzg7CK=-f~2yVSYSH(O8H0^z)$ z-g%V{EIRlzIB;|lcA9Q{?jFDv2|xZkeysFm(aE35m!teSOc&+PRoG(T&!5kql|C&x z`ZM}8b+qX{fhgB5#g+=!{=BZObZ^nwpV_@NU3|H4@z3w#N;elB{sr7z)74iBSN}4u zu5@?N>0ij*HC(ygN4`qyq0kMD> zdC!EhRRoM>1dK9h#GqJ6(5NOD+x2X_h!@L=7iG+dfw7>Np@E5hK{_4VDT2nbf<_rQ zVsI=haH1w1{4SO8+p;_t+b!b9^5RDsLt=m|Fox7|w3O`?ab%fsq>LpoNERAPG)Sfw z(WCyZP;Itfgp}omlrpTuKv{5D(LkAgh>w1d)Og`%b(I|y(Pi1urHn8!SQZ{(G+42J zhUl<}FUyZFWsHddO9C;biZh!vEJDOt(ugxogjF=vQBuT^7-sJfc?_!D3L8 zNd(iNsvfV5WmiPVCZCX1hOHRbWE8eEuvSqMaO9tqz9!-}dBv?VcE#W(v)GM0^;#`p zH$(_0zYtc2u^8ZF7{-xPF@32djDAB*O2ux8I8L5%tc+zb$jLO8X^>-o7>!T3D6qZR zZz8ahZ(u8fTMTqE4(|5^`0paXlXrkCgIo-DG7oaIfu5G#6@i}o16>*HV!%^Cu$v2b zT|RbS1boT}cxBLwK~Et;PlIkvuc1W#qbFjs*h3NWDJSHWVJ`+g1%*8gyy;s}EKk%g zJF#@^PZ9koEBcigKn#8g%K$X^rVs5Svq02e^eN8%5{V$?B?4tK5Dt(6lL0w^@(%+C zuqPr9q|7{^%mu;;QfMxSn-89ee2{YUfifouM@YdrL7f+BuoogPr0l$)%niaBQh074 zXD~ilP=2=fN~8#pB9v)DID|+Oj2yy-9zewU05X8R7TH2%3vv!+#t=>+GKSG1$SLAn zVEiLehDaHvl%Y%;!ZAeJh)x^i7+Mz`|B37&vWGHzC^Lv~4v|4(We{=>T!4fbZ(EFC zVaD52??eg_DMXz@lxajbh)5%G(g-;SE=WwNB=^%UjJT^3$>&2!$F$y*e1zkOwq(si9b(!QUvXaP33CTq2ZB3a;IFiUrADx-VsWdN}>T!3G zphSXFC!K^Yo061pCXuB6uOt~LJdCYh*Mn6B2KkA19qQACBLG7}CalG!IuW=6*|U7V?MS~;Fxc^`U)DX-znqNNb-ht&tO2M_sl#7>vJGmyKr@sZFG|52dI7 zcfBdS31<`O?X#vga#YjrJ0Qj3+eG#~jft)t&ngm~NOb>iB8$)drer4^P9(d}p6uc# zyvUnYR*z>F2~Q-v_#~`Pv5hI|38xcD?~5coa$4hW+v4q9q`c_+SwE5WMArKh87;mx zOqowOp2&P(Eb|$ilQLa&_EX;K<`Owj(FJ=^s-L6%HzLsKw<_bslZV%ZfajIC(j6eEQ+I z7P&9+`pA@1g`v2Ud|BtI(~gmxi#`V_))x)aM<{DnsBbf?WY*0 z&B^_R(4Db^HTMdaJ~$Gfr{MLlu)E#_ij7_TOr zH*p3*IRD4@dyE5jC zZn^{!PAx7$lKdrzDM={b(3sAfhH~M14`T=hyocqgmzHs)>-`}Q- z65-t9q9oZ|l$a8Sb<~fbMEz802HrxX@Xw!8OuaA4FW1+mG%g%mr14~z#wn4cqEsIF zhuf7(KM&}~TZy#(tD97O{rZtxk&BFGPP4evC~fPQ9l6Nkhc*T{>x?^k>$T^ zf19$raCDL7lWmqaCKYw2kIM0WJW%BLFPn2jj{oxgZOZe)*+rgD-gzG58|OnCo4M!pjBhUJWdY3>lgp~xG;K`qBY6LTzZ(-CI;^XAp~P%(K3pGZt!wA8ju6Nm^9 zF@cDi4-FrPoce3Y11EHj^pdB$?a#Wc5wV0lko5e{oP4x5-`5&a>U zKOZ9|7vU3$>5ECFZJJ=J(Bns*nTLp=5kZqw95=C#GdgfsH9lShjtHE@cF3gEeoXLO zJDwG#~%}D)%ao&Xd=)o)lrkfam55%9llfqn+Ue#;MA6U4$%R}Yw+bF z;6%V#va=?aV~Y+td~IZ<2s#mT$;GiP{XAj9b-%o&gC0K5Q-p7ZVsMQ&L<`igZM@fh$0Y^isL57 z6tT91Zhi?@@DS|S&I(kw&FJ)kE z7lA1PGpRXnaz5Ue;H<`Xir^H%nVg+HDW01$KzEA(6#<$QojAE4b4-vf<$FbtiXcty z4xd!dFD6j4@% zB_SWMjhc7y{09@T{Tt&1Jc6GP6R_nZS259vv51ck#C&3vjh_+$ESx4jP9wIlEI%<_ zNs9nZLRV2Dh%76J5_3GF-=*^7XT&5d{30=ZQMCQ>{%4wqMG%XLSbU_FM14T{?o~a0 zPRz$2pAW@cBKj_|eZVv)i$G4I`8cs1NVIPmNlZB}`|%56Ubc*35#b@m;bVQkG&hT2 z7IU+>UrypaU`<~Lj{HYo3m(dU7E`pC8a{Sv5c^q<@0g}(5zt9IMT?-aoS;g~v50*u zeOb)Y!YvZh9Yx!p&i_nvwFqi4SBqQfWa0y=Tk9YA6)|Ohx|AuVAJLbI?E^GzSBd&L zy=x-4g+nH`LyGo4tq+>6%SCV}lWQ^&AfGlsl5&4We}5x0zab`X;TK8Sm&LJb`>$yN z7XdCNaPh%fGV}rEL$MnCmYB!2^Prd?M870;A27}3BFK|r9#87dDUScsBv|Eq-k$#^ z=JQX}t-?J;KU$&>D4(GHE`nV+sUz%zYsG30pRPS4{4o zE{Tc>N%W_nd@rVp4Vei8gBDCsAr z!-=*nC*dhS?HkJf67#?142=jAF&1CS2Ta!hA_0hN0CDr50)0Sv9pJ~Gi0c3`_k5|j zN3>&EzGk`>5J?~f&I2MCEh`ukYdlmxcDa&26PEw?73&0>BOW006WV7fLC$sh&K3yJA~qHW7bfU1uUj`3IG62WptM?{Jk zi^TE)(`AB42;wq9e1sr;fZ?NrFrCwM1Ti-y*4!l8wJhH=T`P#BAm#~i ztss2B=mW~@1%LjJxL&ZVoGs>1F&>HO19Z(``um;#iR2)hF)^J{v~79*XS%5n$w6FD zikk}I1F?L-O6Slb=EKN$;`+hz^0$~%#h4_v516hYM1m0WN38iHu^m&iZyCwa_}*?<5A9Mb!;x6yvOR= zg4=$>>e+saaw4m53vT-xYoK#wdYvb0sB4L`8*8MSk8&|TG*v$db=#Fr5%pPt`}=%_an;XthL?mD4(%5`bBWrJ83gtJfgZ*%nlUPUl-6#*RPWDfj9=WQsTmoec)*nCe^bToQcZUWjJFy-PD^P~9o(^|VK4iTdvEI>-^>%ECvNP-BxD@3U z);F~k)2DW3{Zf}jS&{WmJrd!)7+qfIc+5WV1Z;Fui9v zHrulY%3wCf6UXLxfX(&J!1UgQ*gT(UOz*RdE%3RH@(;Giw>$gM_bJo+zG6$#lwbVH+0(LpIWX2a{MdmU z_u0XmoE^&L#SZ5#&h)vfvxq#t>}cKs>{z}4c07M)rq4fwohneB=?k=CrwbNmXA1t! z&K9c5^o3fmbA=}`ec=V{e370^Ut}b^P$U%PL3XidZ>BFgn*IFscTE5FB6jKPQz(CB zmy4%i`r>)nFU6aq?8&YaUx4x_cD49scD2M3cCF+_cD3XSrZ4%1T`yIL=}T2+H%bMg zoWX9EI)m~y`?WO2u=Gy$Tj{+h&$HWQa4cn7u;0t-n7*txyHoZuyIXDwyHjo#)0aEL z9+Z2{{`dyI_KgSovwUWzFJFNDRjD9*TnTYkX*qjR=`zYc*we~snZ9yP_Pp{?_M-Ax z)PH6#{q33FKP`LZUmIm0``aHm%YO}f?SB*HBlac$F%eLa{S)vl%CYR<0QhLYP4-_E zH>R(WfxWFVkiDyNoU^JKIj`D}>8l2Dsp>|QhqzVMw@hEnnOj%G@mFiXZK|O!s{O=m zt6fL=8&6do$5TBYx2ul0s@{w1t0Rw8-^lH2gmSsY4Q^l4j>|QtbBCJGxm+t9cc|5$ z>1&PSjcpdp2B*as&5j_$$i0+`ExG(>Kb-eHztA*^&D;nu&51 zPt)iU%7;8%V=ty}oRz0d<9S6 z{4CGhax72Z66e=)DbL#S9LhU9TWiEo>v}wUYaDm$%REOL^mUuM+^@|Jl&5&kwrHnq zR-UUZ@>SbrJa-_DD=-_+6Nuvq?8x&5c11ai=L^L4fv0!@Bv5_3w7g(D^mn@!yimJ| zC>Qd=?XiFR&b&zbSt!@=qV3TS?f>M(Iw1db*uuZ=jC|U;1~1WhFv`iiWanKd&+t;6 z-!Xj`7hbwcHIyxRnJ(zZE^B$&E>}_h#mjX^|8?)lzv+%V*!?Xp-=i4Q_o&J%^nma5 zc*ZOC%*pgUOY=%SahyGac;(*vxPM>9EBF0|>HAjZ0sV6GD*gRIs%WDmeVEVyVd7UAtnSMwHUUx`6 zlpT2eA;^JUT|=fnx@uoWR?SMXZf= z=IzHW;T=MXFnve~-Z2C|A99Fy8ds9($5r8-$E`uRfp;1AlIh1=^RD9qQFh|p#-q>2 zZ{$5ENK8LL$NNoy4@{`Z`%ge@OjyDPO?ZOx9UnXqbHl_!eCWhZCcwYFZHKZCpE(uB zJarZSVd^WUpJu~nO)HGDIG;1E3CeDK!L;otBlyB;Z}_6=#rTiY2k^zy!}-$bFZs&v z3-MLo_u;F*Kf>3{(DAi1D)MzRX7lwk9`Ow`%kj{eGx)}t7x<iC^^pFDy5$Nx8yXZh~zw{pX4%Uv*bG0j_Kz*N^bKp z7tNm}xzGPi@>ozrGAtM`c`mpic`a-pc`y1|@>!flO0%@9ly)h6d+B~D-BR@P(s$BV z%PvakmuF@APnecASPB!ma?qait@OWb!8!@Us+ko zwsI88AEfLn(Pt~~Nq(z3GX1LlQm)mtq}*%TOL=}OD&<{UU&^h5r<+8%>ceNTU>=H8W3t$oF$ z+WV$Sb@n}z>K&*d)jzOOYH)C>)bLPUsnMZbQscwzr6z~}lA0c=AvHU)RcapLCAEkc zD7B0@C$&17OKN=-x$x);sm)R3*rPY3z+(@jb|-XFms9Z-OfysdYm6B^*Vo5 z>V2V@)aSwhsqe+~xGt#3m}_hPn1`~wtRri~Jor>rhjl>BmG@%(SbNl*cx_x0w?oZ= z=Vv=`z1)WBxeL3&+M=do&p2nTQM0zr!BTn6mi?HQwHr(CHHS4~p4L;q=7RZH2Z7B4 z^LF0?HXkgF`;TA?zjBsju#8^k!Ipw$ z@U8*23@o#EF|g%enS7dntpLmFQvqxxSeCRs!B&A~Pum1+HCVQE_rcbH`K3Dt_7hl+ z^zFdbg5^qI6Kow=&h(GL)`R6q{|nd#u-qBSgN1_S%a9vvBUs)HKY(olE0AFX*k-W& z8GXURzzSuw1q%l&nDH>!7O)~2H-K#gE1W4DY#UgyOpCy_gB8uZ0&E9Z@yt`fc7lDK z-Xp6gezvtYGy9S1uHRx|ftu=8Mba<>P&09HFs zDzJ-S^>RN2`x&fmo?>8^z#8Pq2zD8)eje)6U%(pWp+3C=)-Z2Pu&ZEA@_r3=4Xklq z@~i7$&GM38-2iKvuRYjJuon4hf!zXYp6>@Tn`h1|g&gLN=js_!dt=q2J2sVG1zOceuZy=y#X6o_!!tfU;~Phzx)dpRFwSXKd^6$ zE(CiEHn`|Guy zufc4=MwQM4rUM&U`UzMnurZ~tfZ2hKF5?HL2Ma0V4rUKFw#*Ww110vn$mG zOA9uyQVFnhU~?;11N#bWLFFP~>A~h#Mn8LJ09#ZU{p_6)Y+>c+V41)cSH2FG8SF=Y zjFER1u%-SOBk!zWOZ@3rvVkr4r(?+uw#+{QEC<+1|BYaX6Sg8CHCRrt)&8%+a)GT1 zKrZpl4faz2a*1~yur&cI!SaHw3z!C$4{U9~e_;8+HU!)SD*(2>3gXSXAlSw#h&SAm zHe#VwW`h+5+gxQNSP`&IRo;LV1q-io8>|>uSXJax@2|nORz*JbE)KS(HnmX#Yzi+t~07Hn62JFs$Kd+R*|`vz=J{kCA`!S>g$ z4psqdUt@o;ieLvD7XYgScA)Vbu*zVE8;=6>2Rqb~&Mg2eq9vVM6|f_%Fqe5(1v}OX zbD4KFu%oT@VAa7+w0aI!1MGO~eqc4hPPJ|cRtxN8YwCmAU}suWAJhRm-KH;CU9fX) zT7cC9JKJ_RSbeYyZ99WC06X7yJ6J=opW7}4YXo+&8`*0NcDWnbYXWwu`*^UXU{|{L z1#1TOOZSan&B3m9p9j_g>}qf7zm{M(dQ<Gx#uAcd$Q3rU&Z*_SZ;zu%2L#M)m>g1@>fQbFkiEk4It-@a_Zl zY$WCY@4jG9N2LSn2lir=9aw*`=c6it4FG#JDj(QDu$QCAPrn6wJ&OD^2<-1s`@jZ) z{WEF}*kG_Xqmhffhk*Sz3c1*ODA>QFOM(ppdp9~O*l@77qh~YOdxY%A`RF0c&pVhk z;%xMBu#sR^qt}Ct0+Yt%1{)1#GsXpM44CzpmSAJSbYsecg@DB2 z#ykL<0A@etB-lhS{n)Z#-+?)d%?vgPOdi`CY%*Btu?@hcfH{sm4>lFddF&RjX<$wv zwqVo2T*p2D`yR|CqyyLtF!zwEU^BtoLg?In05gQpxy=Ie2zd%N8_X-@BG?=-&vBW+ z=7RZ*O9eI$%zNBWu=!wV#CTmVNF&V5`Bh&8rHw z2F!0>Ua+6Qa?G0pwiYbcyrE$0z;Z5l2euw8&w}5;Hh|?`*dHtuEZ@Q=U>m{mE?fh) z39P`v$zYqo@-Ms&76w*m;Xbf%u!4(Tfo%aRvgiufR7VIEcxup}q4uMrz+7s+BSovk?z>a`bT4n_n0akHYL$IS@{>w^$9RsVp>?PQ7 zuqw-b0XqQ}usj&-Bv`fO?ZHlgRbBoX>@--7<=4Q@fK^}d1newWtrZu*&Vkij*%j)#jx+mCG zuqLbPfn5V@yq@~yI#{#y)Gs%{nr@HZ_(0{@1fwd3433eZ>-NwOS55PKZYz6iZtiwj~(?7sE zZzMnc6Rgvw0$`88x^6On{RP%#Q)jTpVBI&>0DA(~Z8Q1bQ?Q^WHP z&C|eMfb|M%0QM5BZ&-1#S73d@CV~A8)<3K_*lVzU;SOMLzy^jr0s9ARKzIePf5C#n zvxEHy_HFonu(x1?!Hs*w8JU`T20LAzOmLB(ULIT7X%B4cl4-%o;3s zs}GnB*oduvf!TtM+IkL52R3pW+Vx2VHf9^z^|1pRy&dQ4qX!Gwj`Q`g2OGQn444cy ze*0!H2e5HFwt+cbx% zT^+&P!KUs;zxa57eZLF+;$r}tz8ik(;|Vr%H~iGc3v9;jpTWGrX6@b%<^%S_9y(uN zusM6^eA9r<-ZK*{E!ez0L15{?=I)IE`wDEq-k-qIgU#R92rL8GqJ1U7GJ-AKw-GE8 z*y4RN!7_vWxZf2l3)s?qufVc`EjiE~EF0MJ19iZ%gDpEiZR7x3d4SsR16y%06f7s$ z>Vq@Da)GTn)CVj#*iVNVg5?2Qa|k)iCokB#L`M}m59s`yiY{TKsUM*rp?w!HR-~AK3|33@j|77}(cfTO-nd6$jfAF$=5& z*!GCQU?st}MLYv51-3KdXRy*>JC0TZD+9LsXg;vAV7rbYXZw@`+j|r_+vgjwJ;xBg zKIOsoA4B~5Q~=v|tRq-Ou!F~{fmH%Ka9j^o8SL<}M_~S7hmMy63jm8ao&~H5*pcHu zfK>%Mc6<<6HL#;6vVv6yJ8{AutOnTe6HUQtf}J{12CNp?$rIDTYJ;6QF#xO%*y$6< zr#^MT&YeI$^{EGT_9U(keCmT;IEm{6p9Wy(Pm+%}1pE0U`FJC+izhMv`ZNZ+d=m4o zPZO|9r^wfuf?YX9zSa!vms7X~@o5fr?G&y-d|H5AJ@po>CD@Hqzk;;_yMDScSZlCb zr%Qpg0lRtnBv@Op-%f{u1%my026K;3JFwqRWA5>34|e-ZQLqkRchC5Obp*R}W*t~3 zu={7GfprGEcjh)&7qEwCj(~LqdvMkltQ**$XBk*`us_bO0P6wv*VzeRJ;5HGy$RL} z?8(^!V7J2khCoZ^8P4Jv~Rq+z;%ijscfnYB$(0P0d z_WC@XM-bTG7aD;L0{iCz#o%DDHy6GG8v^#|!O` zZnoVSbMmq~V0Vy7zTep-7P-j*JDYdXVuJ>acD{UT#kJext0B8 ze6~ja)7$@o8m-scU-6lMJu0E@V1*5wu*%8)3Ufk3FYR8LYv?<5L#1Lh^eVcczgcIk zhF+nOzfBFvqvX+X8uE!eqsi)qrYIYd8TARBhuo7j(P&6Uk6~5R8OcAHZ)mEzp{ZsX zT4KJTCD9EXHs8>6bwe}EG_=KhLtCO7x@5kg8R~{+nrY~a`G(Gz8gleE-_Q@LhWH%q zh8%O68j?pSypF~QtDNK!4J|d(&^YrAjf-w*llg{zR5!HJOhc>9H?%ss zq4&hm5_LnX%rvyid_%iT4Y@RPX&#k=N-_!mXUr~#pE0K{Q?n_ zH)c{hiF`UTi@J0$Yk7s*a;=0}e(7S$&+21drMCQCf-JjAW-YH#Tb`6K%l2k1uT@)) z%=B^k*_b<&{T!J$T%FBYUaz(sncCxR+1IS)P_^aATpn-B>CIZ+q_!NHyyI=Tv{}nx zYRk(LHiG_UEpJg3d{k}uLBcGzF>Cp_+VYcxS?+4q@=3MjrwOxs)9sd-8TPcwGM5u(`Hor3XVsP+ z5@z{@S1}slG<|J1X=cIZnigmQCserFw5=DTE42b z+&^KKdz$Ty>uSqG6J|NctmT_(%fk|8d7N3xzp5<extUWu&XbF`TN0t)s_=>^<^-BKloN{Ibl~{1~+rP;mg#PHzsHV4PIs~ zOKQuT5@tDrShuX4J!jAb{vz9&8mYox3d8k>--fGJ(39~%XtYu%dW!HpR{?V-Ev}()l3A4P~ ztmUuNmOT6&jeZal+4`$`DRgD&X6$64rVQ9Q(MlM zFv|wBmUE~rXG)l5U$d5Tsx4@nw8TP~O& z%Ux5a(YWA25t1Y)lh-JNR5#OSW8y|nW;(;$c#Mb55=3AB-uj=sJ+qW`M zD88fZ$efrnvtzEz9ZPo16QvhQAC$f*)1pj=GCj%+C^MnVj4~_B&T?SOoGcZ~g$DAV z%!@KV$^s}0p)8EDD9U0ei=!-ovJ}eFD9fTOhZ64~vkEBjekh*QbB6Cw;G5!{;r(n@ z9c4`%C&LleW_4LTX6NgVB?)B!N_(u=<3Ib}O!lpUuhv{;5BT4V^Cxx}SSq{yc1P@v z+8whyZg&#@9gSjd;xaiz9&g$XHS86tedYBU+ilX=?x@CgCpEUaqOskL zxZ62ajk}#=O^xkZYi!p}W4m4&+x64fE?8r`F&f(~(b#T<#&+Qv+ilm_PNV-E)%|Dd z)WNAU{_A2K-wTYE`>U3NRLetE%fYJUF{?Inc6R$+-87hY++%S~ zr?Fio4OT*9-*W2hb^>+M; zTaY^EfCb0RO>Q9?Y_bNMslhbn0Jo(Y+pX4Mp&D$92HUT}PNsRhOH1^%6vE3n!?T%~o%V~|{JFl_tC5`Q_YHW8?W4qfL+uhUH?ho~L z{E7S9xH02lt-9k6#( zy`4PML&L8;?yI-MzK=B6Gc|*~R~mi)Z`|z+Ebev&jcX8t#x;l`&NYZU)8L|E&!BGC zZok1-&9LuR8vAC}*e<)qcDdEtp^XA+hBk_*_O&$>Gn6nCi@vwPy{w_K#(q^*`_Xo_ z)Z2m8S2MKPSYuy}>luT_^^8H|dd8q}J!6P-J%eKzpgtC`!5VCY1{oS5!`?~_duuhe3)R>zPK={njr&`}9`!vBwmV=rXqrD!Gu|5+E*UOIv&)fl zs^MDP?L2Mb=3GxF4d$)E(rK{F8mxBQWA?1CaV*W^?(3yt&nt&|JO0EgNPUe1He7>+ zsOKVVH%ZBSOR;^R18iQ@{# zaL4VAM;%Y%(}ey`K~6)Rf}O@VjmN$IDyQ{MVNN@o_B%y5opQS8^wQbN+0{9ta{=d? z&aH7T+u5bBONh%fmsu|JT^75naQVq4)Fs?yx64776E0_6F1cKDx#RMu%Nv)st~RcA zu8yv5uHLTcTr;_ra4qLr(Y2~;P1lC5OsTkJGV}5J>2@Z1-S*gg}6<2o9Q;+ZK>O8w@|k&Zu{L%xLt6&?RMYoZ+D%$ z?C$KI#oZ5ASOwgRxEFUX>t4Y<(0z;h4)=ZThun|5pLRd*e#!l+`%U-T?)TjPaDVGz z?V!2F0X`nc{r`W1Ai`erxp0t50{6~ia%)u-Ye$vBU=2G z7V!czmmgr!d6C0Z?uE~jx$}6`Jn@+|cOFMIJSE`HW2lCwCtNOSyO7J(YNMZ5&SQ|F+?T(sy%i)E;WC+$3SC9H6&mAVQ~9Y8VyBG<(6 zrJhEM*C9?GB-u&6CMk}6ol20DCMic!0iz|?!Vx%CM$M@TNp+Inu-1SF@7(DYE&f5R zJt2li=G^Ho+Sho3c+Sn8-e42CHX3)PQ+0Nv?eLhIJL|E+*+7gumL4#3XK!LziRC7S zN5kAX2WrkmXc5nIxm<@#RiQ;ZgyqhaXl-3u#FJC*+>B~?(#f40k*RiMswXi#qvX!L zXt6IXuBOF)Sd{CMy@A9iNSwc=O$K9M1D@k?=ONBRx$_9yp4@pP)y9$|;b9qf4xt(z zZgJ-c*w_;fcDVBlY$Deqd$VXQ9?5X$xv0@26z=>Z;=_3{$uftM+<7BJu8($I@D&X% z7sGCHTRNcjVD#k*E_b2DFj_(G=!&lxa5?uAa9X5pcaUh&h8FQEIG4-8o`Wqh z%08~6X%jsyI?y8Cyygy$wCGHWcwL%1xX@w=oTWomN)MeN@;78?)z(stqSj#}&e!1(ZFiVh1npKq zuE-sZ)8a|mZ0Y9ptYhzmq(`vCw<0T&_a)Ueh98KIM+7u;`eEBn#Sb z%u2OvB-u%FkdUK0Hb)=O%Z^;GN{e+UgWwx$+_4E-bL>WI@xmf^>_98<4KwaYY1nZn zt-$+++;IS{z&FCU;~-kGkXGPzLGBnrEAS02?yw1rUJ&LE+vyZ`(IPeJKyKkMg}M_j zQ*(!zRKv^9+KS=&0sYX(r zqy|Y%l3FCck<=#noum#)U6Ohv^+_6#G$d(6a+{J zw6+CFOOjS3tx4LDv?U27X-CqYqytGul1?O@NxG19CFw@eoumgzPm*3Fy-E6z^d<4L zoyB-Rs`V!sKr)czTaqA>K_r7ohL8*;8AdXkWCR4ijSMlK;IG7Pkpz>BBpF3A8e-qw zb|K?qXmKpbM3NAaaU|nOCXjqbGKpj|$rO^QB-2RnhjtnNo@55eOp+f+W|7P$nL{#{ zWFEN&Y$w@4vXf*N$!?N8BzsBrk?bcqKyr}e5XoVZBP0nI zZcwcSNpo7vP2z%$**@CCm1=t-wo`4VF*ZT(&ushI_Gh-iwj-JCDtLtLTHAHZb^+Cv zL0BifCu7qf+>PWbl63kkj4h!R-;zuvxk0j;WC+O!lA9#csa<=j&7{UdsP+TNd|Dhy zwQ*D%PPJhqlSqO|E|AP11LAW2K&Lz0HX7s4i!+#>m&_P9tg zi=->Dp%Cs(wLeJakj$gCvq=WgVmGSICAovXV!x5xC0R!@hF1JTwNWJh(&9v_jV1Yx z7Ozq58OckMKrq{Dw$~Z!NNd}ZbRaeXzk1HD( zBKe!-HOU*2e@Ol%`H$o+$vcQ0BjF?xi4}=8i4BP@iH;-{i5-ca#GXVZaUgLdNloHJ z;!NT~;!5I1;!fg0Vj%G(@gngi@geagNkcN2WDrSOl5`|rk)$WdK$4Lp8%ZXT%p_Sz zvXW#c$wA^rl9MDCNp6xnBzZ~lk>n>SKvIyT5J_Q@A|ypgijjOxQkI zNqUj=Ch0@cm!uy_5J`WM0VD%SzJ>4{2rHh2Bs)oFl1wBS5o$aGNmg3SMv<3Smk(mU zkFol8A&gsL1$#*HH*MlXVnbp}Vh3SQu^W3%R-B3HNK(;?7qsFPtA=uSwoO@G25&?@0b5D-vydk5*U{dqB0+#QvnUoNAA$=0LS4B)4h1OSGL#i|0vx zA-PN|-jdv>wU78;OsW8}>P^y*WFW~9l358GYMV*6kZdQ}MY5OV0LfvJqa-ItPD7;HR69poPTRgxPdzmoh; za*yO8iSgX(QSAxIOOn?l|B}3eSW6@}Bzh7D5+{h%kZP_Z9wc5Qz9i{LGLU2@$wq=- zwqe$}AyN~n#V6GtZPD~=2WXgQlF#|NmG&*B&|sTNji{p zCg}!|T2ZYhNgtB_B;S$@CK*OTBWO({XiXz%O(Q6^r5X*RH4URRji5D+pf!!4HI1M( zji5D+pf!!4HI1N@o}@i3t|Qq*5>B#>WGBfUlKmuyNFqp%L!?erJ4JGyufk~bv(L2MX_6^Sj0J&7Yk>OnPU5;qb9i8l!i zo=ql_>?AZ~HU&ruL!{nRqam{?K~kE8hRlYB%!Y={hK9_BhRlXW%Z5fv>PIyiG8-B) z8yYej8ZsLiG8-B)8#)gg<5Bgc+5m_&kZM6BLr8{`j3gODGLB>-$z+mgBr_n=AgawG znM<;OdhU6=fj3m^CEe)e>PKZSQY@3H9KS?2yq9nyhN|BT$p#im} z0kx$8l_&yiX;f`#RBdTgZD~|(n~*doX+_c&B2lDB6e-dilKCWyNS2WJkt`=!L$Z#< z*!R@!5_P*o-7ZnLOVsTWb-P4PC{f=_)b|qgy=3fr>UN2`U7~K6sM{s#c8R)ODnLSg zFHzr1)c2CH@2STn>T!vBT%sPAsK>3S$0h0#E9!PDJ&6N}6NxK{2Z`tid?bZQijkBcDNRECER~^}KS@=RS|rrFR@A#zElJvtP>@)4CFudN z9b`M0v38iPZ1>{UUmui8!c3jtyYF%_)xvmG*dh7adU4N<# z*Nx!1QB+H#OUrbbaC@lBMlx0x!gUj9#kaa3t{Xx%XPpbvdC}Six`tfWgjjQ33$AO8 zn(brTC(QP(?K@`sknR@Wkc83A;|{8wqS|@e3ry#)3*fqHw8uf)LriC_vtc@WGWxZy jIMx-Zj7GD)XR zGFc`~`%)@`0xGL4qJpw0C@3JSpaKH2C@LbNAOb4jf`a0Lh(G;*&ppp_pJ#5xmQ?2>gVs2qJJKZ{vo63&gJyn=kn$AV6GGR41BEz})rTjuJy?A$ad^oq5D@Lpe zVMV6%W3BivVnu|t+F!+<#qsQPR#=+`6w$hno1Dh6Y&J(8cA%@&sya^1qJ7`t1{ zEsD;|VX<-PMz*JCT_hvghawfx$mvizk?z@-*xGP6BF02zSwk#ZR#9Fa67fV&PZ#(* zW6VDg1Ai6s`w|4;~GD)-jg5D_(KlAEK+eMBq|fxw5qQf^48yY{c$&;Vf_(K|hPU9yY^W=**|2Fz-p7}eeAD`Cv?T;&Y z#lNrFnP)z=D;yHs?`ZE(yKwD?!y12H<5z0@_K+uE&HV5x*hy3ne`k#BH*5SMjlaXT z1OJB-Vb{-ai)Md_`O42WT|VN;@73j*ujD&*`KTvYPC#=pS)3e^wN^YeI} zfHL0+tg2mJzzyHg``HVu;d^>NYk~Dc&+-bg2`_?1%DtJC9n$zwZ(?K`2e{RYYgL9qCzK<2#X_`Ypi`ohDMmiS(*JHNG9`*}jVC zY~PObY+vJRkv^+M`iLFrS>9U#B2J`N{&*2RqDA_w7U?5)q-TFrL}!2ONYC~)z7y$L z!Heh-Ez)PTNFQ+`y>f^nz3L!4(sKnGUyJlvEz(DvNUu87TLB_Yq*wO6h#t`*eO8O~ z5j)b;3X|nXuU43d7U{EEq>tEi0%Un> z&3tyn6s{g%6A8}RytYFz8Z)J$+E5N+A0z~Z^V$j!wO0U^S9^Mv z*H(ae-qSPRUIAzV&ue@7sI~&kC%i}>)mDJ{A&sxC0P_hi(nswTfbH|1o&rZyTLI>^ z6(Fju0Q1@k5Y<+IdEV=@|Mm*N?e$iMsI~&k^Il&?#Hh9c%=2EK`PvFFudM)4dj(+o zY6akWwH08V_xfx{TLI>Iug`pK1(?@XfT*?t%nx}hKvY`+<`dou5Y<+Id2I!V+A9DB zf_ZJPAJtZX`5|uwi0UiAJn!|{QEdg7*H(b2wgSxCdwn&K+6pi~GpI*C~;PVdXHQYBHS;=!r_79XW-7p+C4RPP2l=n_=RAHzRO^QY&(0d1U-bA}b^dLSzfb4i@%VkrXMdh1 zKKpZ4m%r!9=XCykn_srEz41b!K6!iUe%<-g>-SFPo=CJOj*0S%gDssRT^SWsSCj20 zd-gOX8u}-iR@cO;W|H% z9_VOY-?6t2dbw;}s3t8tW-hniI0^eh{S_6F$JWP=it@osZOidJ>%$e1y7d<;D$2^w zRb3tFN%w3cy~%7{*_QrY>sqhvTRa)wP=Dr1a^&P-%dr~BU8|}Zgf^G4)Q@mTBn zCzty7$&OQ3JGYLXO|-Yy#3~}U*5BQMcHN>*a9c_CjM_GF_2K%wCC?Me6E$ve_-=wd>p4hla}puG67aU6ZG_70>U! zk}Bk%u553*+}VWw-#MAxS{bW4yRW@66sb5@JXUoj6jj z+^TJ%{bQNlvZeF%#qOz7n}^!lFZ3L(DBl{(HnoKs5{<`duC$Hc8eC0y zTU$}}%y3yx&xJ@C#xL7mo~+EKXBxU^bp82@wtjYdXltUSW2U})=GOhx^5E6v0UGB(rc;(xj^0VuND&Meu zs=iB=_ojQM)i^YDU>s&TFb?5J@?OWx2G~99>18V%yKOhM`XfEPJqwX_b(9<~KNoK3 znZ4S5z3*J(o$1Ep?Nj$Rted)!oH>vFn!oDw*Z$B}eSThQn;3uQhGVl--+8S*!sB7V<(>8Uv*_aaPefPjfz0h{b_1^`mL<9`dZs!VrNss7~?QK)GOkMM|WBpQn}pyTjzU4ucUDZZ;n*P z5;N@>hl*X>7LV1Gg)1Jf;&#P$#hNy+@5~(zHy=B7wQZK{jT`ONMSIG6SKH%Kv9@Ap z=u~6sdT(v>_CkGEY)xW!lKZh~=VlQp<`1pDFjJoz%ZKl6qx#zH`p}Q_Jy$xf7Y?mH zK69aCGPkK^d0->jH|4Z%W{s%moI6~5@Xp}I)b-12SKrxvNwxF9gfrhpMHRJ^=38#9 zywd`_#+E((rt*&5;q@)YtFN@>M=%Z;$BL)C`kQ*zcif)ZjCp*ad!E{x^Xx`XC0jac zE^~bvU)48#v2*tFw&pv^-*xNVc_jMw6%P*%9NT>f#3jT{)*oPfvAH2sL-XQ7``wXqiFA7v;&x`s&h5b6jjFzF;t2Tn zH$?U{bQVq~8)1edIGwtcoLFvY=zN;``Gz-s z4Gu047jK-plv+Hzb~;jX?aAxCT?5p<9uL2Xp6W|&%%)VXcUUe{ zdts0I^MvP5yXudthl<;)u5?bEzdydbry+H{KipiuTU6YSH3k} zcD8Q+uC2R7x%wOL7nM7=-8$QUwr#L%EZ!74w{~snkT*V)l@O7^rE>; z7jSa5eKEgH9-Fyv9tmT8ZtR>q zd`+%HoIV1(d=0xo$&o)5!1KMeRqIoW2*W#frM>HPMSs)oO?$6T4a;M#mqc8xj~lzk z@@vcMn#u@=-8))0bWfJ;Oq@S`sqGH-F&C<^pN#Bpj>I>0wU;$DoULBJb1ByosuTV= z5#DpTZMLj0du(PS*44@83%l2MULV?qIN2`}9H){`=hwDO&0;1% z>GOLwb&vHWTegRKdaGl%;!R^0J7+E;UbbHDEYu}--rc-8T()NG;<4T9pPcL;#C}#( z&LAEft6JX$|C(>KUP@lScnIxBd+hZJ@qO=wnTv??VKtw}`fCwKFrR1EHqyLqDm#UC z)>C^NKliG3l?|Es>52w7F0^d0=liv`nM}CJ%*VLX{HK1Lso!@qf2pP8l)}%Eo35YiDz6je)NkX*PF*^fJG`y9uE~Fm_C%;XN2}NGz0-ex z*VLZ0{~9=yWLI8lU+TSoatix0C9mS^wqj&!I_l{op3Yp@S13!Xc`(zz{^0SdYwb5s zuT#&tQyaVHa$Y^|HR`FO^=;rP=KG13byb(zCUYn5ZEsCiQv0?QHXgW+{lzh~e=&Dx zb#yEF>F`xQi5gG8c^&En-V(H*UYzQ=hko6+bn^bL?WeDHE|v|M`RR&_YP|Z-VSf(4 z%i2{tXuZcc>}@LB>a}Y(j~Dk_sB);6aB!lfqvmQ`F&`%U(fuj#ME- zpJ*q>AO6Lr_GH>rJe$7Oelvf6!|~Pz#E~I0KV1PlUF*7@8!W#wy{YSFeyz*`C&j}j z8l!~^2Ny?%TQD9mw_ge;1`w~>mU=hICithzElae|!Ry7^y~{Q0yT?x3cy+HsmGf!U zuEyi793L?b-H12++X;XDC*-=p#)Ff`?x&7dUlMgAYTZsP_HHXqQGA$5Hp3r<7iV9z zcJK;~(_XB*PcEHYTU>70fPUDm`c=gXT!$KBSpPYmtsQJkgx1kD@7GAbit*Szb`f|4 zZmJdTueQ&g#6FeuH!A(EvCC_lmkYpSx?-N^;h|~lSN2ZQJjkkfu(-VEN^0@++Iy;= z4Q@S0*3A-*54htWL7cvcc}e{}b-1>rzN!)ZMf1VN|L$w;Gx_jAZcm@mD~{B*oIi#9 z#Ia%6ze4!Necjc4xsz*gUwSFIq~-g60!?-Ihsrjek z&;HXHhy2&&b!oLe?Yc30b>EGvVaE5ZuEzRV!XMk^dB%9=`G|4P z4t3<3hF8~b7Zpb?*OnhWeYFAd_PDEkP*~k3s7w4d?q z-%ekn`?q_9SF9^)J#*KUp>49M)ZV_E>598*9D8w}(vs=CeRWgI_ErJBW8I#?edOYy zmK(F!XJWlh4AMBM`zR4txKwyTfAsDnd5#C+i!66-HT56%JKVk*M$#_=xm+;eD z|Co>Uh4zIa?yieEAGlnNeWuz^9Nvb!!6kM7gY{mlG4eM6=UbH=?Ss!Fo>#FwUjJb) z#<)iuMmkW|H!W z_}jNM5}rVNt4hkTFLBD(r6Y7-hxo461?1tVeT2^q-8Xxa=;tuSzYW+ocT7%I4@}Ko zYRiobO6;doq1ISSXW>F}t~c4zQMiaa)%`8&X0Nu7U!?sM?iaQDsBNtxI@3Rh`#d{d z3~Wq(mrtLUI?P%DF zb)caG^S%Z9qOQ;e|8*1cb}G*HO_tX;F>Vn@54bojoKWjN;}r3q?hChyD9_9FU1K9% z_a(S#`S(^QwqCDREy;CQvo1@q-u|L=L&7M3V+qvE?^%Qrpp7H$K-?F`c z`FpZUX1V+p$7yO$I->MjoH&j3L-}jxE7ba7_Y>mpI=i2as`a|*z_yw--HYST1U`CO z7Ac+~FNS_)e%9kh6@NGTZ^v1`vHo#c7LgSfh)I$^*COqx&6}{ z4?!OLu_G$}*l_{-G5@tYeh%JgJ+td|@J{Pc+U`f%=cu^vzXtx;?$OrE$m^(e!^VXg z2VZ*}yK}dOo%T5Q7tc6fvnc^ws(w)S%hOl7m&y)sKk zhw*!q)=4MMs(lvrmpq=lUbhM!Z+o5qKYTrKr4#r$cz(By2j?1b&ercPOl>uR|$xCwFW+Um~Tlt1elsBc2tI(2{Xd}|}-3GV9(7f~KA zu3M${r`We#>7K>D2Kia$x6%G|{k_RO*E*IFZ};1FXn)Fi+)Z8A^V?|OA!;(TKcaa$ zJaB%`df<@vJ%tS8pZ7iWopUPBwm#wPV{Z22{tx++iF}yXKmYuSsd@%3buJ!TOY0il zFT@tq`nUex_QJ)~brmOo-!)IFalFI(@38Bix=%RLX|IcIbYEWI#q z!>I@NGg8CVcD0Y{ynXr71mfC($*WigPhEL3wA0LQDr>jn9PbO~%l7%NaUZyu_PtuW zIX@L{GV`$?@41Bi0guOg{zUoebot)7TU|VE+2PgENWWO4_G2`T{(X69m)bujXZ!8_ zIPyqXujsxj?cN{k;rxKYbGl+k@u$Mm=c_IqC$lL0)45`>5mCM};;v z+&h07csqvtK+UEuJXhg;J+84nrN;Uv?R|aqG_4Dhy|n`rM|qqve@1F$`dck3-&O0z)kBRJkQZ($yQuDWcz=DRed*Zddts8p^PhEDwNCSW z{pE0TXVvAl`IBAE^!x|oqV(YRz5S41D%dw&y43!PWiQKGwJM-oX1jx659yIG!s%XuWBNUBq+W zHQo2BcGCUU_%rE#!GBHnFYFiLZOif?_D36eo>IRbrM#7cj{@Q0Lf7QgVH+RU8Yy2^ z#CUo0lki-t@?qZmR5(h_UA6CXZ2KynOUi$R?{d31-$3`Hv<}gI4S;}>PTZA{Vqy~1-@n(NKguI|KrIN_N3-@PBE`~lVv z-!;~cgqJr^c?Vj*67K!7nt%6rKXJfkpXBBl*LBBFQQiXi57>)4aUS>M>$1HH4}8B7 zs%+x++VVY4`x-c2pTP4QUb3k6iT3zWevtC4 zh)d4++4)qJPpDGk$Ir{i4$n{Ln$}S*Pp~Jg?#IO_luQYJ7kkx zFXzSF{qHU8m({*FIz@S8cfaiN>lJ?^=Vwl@l|tng!UxY2&Yk>rY;7ZOzInF4XUmS7 zsx6bpfb%gse-If?O_c4n^WR4|pPgyIK3er(7xMXK^|KfEkC9!@pCOM`f8ge^J#u+B z_CIy~8=|y-C;RELCyH6J4|~Yp5A|P3qEj~Gxkxy=7eB&jU){4H%9{@0G4;q)59KRF zbn9Sw6!~|xj^X~4^KuvmTF3NjC+~;68pb6xZ0G$DSK!B`olSNg$i7Cr9hUQ|ACPxL z+@Cy5?|0aFD9T@|{DhN-sz*D~Up$|ApJ3Nx=e4+;`jghJ7P3eADV4X0qkfg=ar=Gu zSyAc80Z*Kda`v& z@0`0@IkAlKKpsGXZ$DSZed+;YIp+;pFSX|u!}$k3FLU=V$S2@={^V?9=lI1#jUDtn zqZjL&$|J)c?=9K+^1=l>k3sqCyUPB}%RPAhe{o;Y$$w+NtMVGOPT;4CN#~c0eRt-j^W*tq zZ((LGKb<>0SIie?7n}W;z0=vn#fVjfpD(Vg7qM!DRcBBZ)*451E<1iJJC$qhDHNug zBUY`jY63+OYc+lcsmcv{XZvT1&|3!)MdGKH0sZE4xp7FW7gjk@!fFl*OfD2=$bK$6 zJ6agX4>!vrc5Qmdfa3HerU>%3u_fA>s+nBoL0Lc=kpWA8xd=Zu&Vt$VQsyc zy`62H&dyHZx2U%Zw{oqga>W~kiR0PXiRs*8^FX0+YiTZGZG-)lMI+V@VTD;q3?GjeZy~NmgA`_F7naR1SEQIz5E52~sWnjd7VmXMko0R!qD2<0(ST`XpcIh$TyKwQDB=$)B3 zQ(S1HSuwF#%+SxfbF-Nn`OHj!HC-T9VtPV(0Ey!5+<0ah-MZcGgYm*N{b(E!x-~yD zvsBEEP3KzsXD4!ZauXxDd3e$BXp)})6a~A<|6sj0@)Qjwl)ttwle5Yjmz$?1!%aVz z{f4a1f-6hhN>b#G07mIz_D<2?cbVMm1N+?dIZmn**v6O+pm znY{m!NuS25EzIN=rgEMDi39D_#Y%v# zogRj}u#lg~?s_vsNIS7sMwPZ;UmUvR6{`! zC)DXv>%To=+zB7FM!;4W!saG(x3Dxjl|vZe`Z=UjDqrl8;)~na={$O!rWAKFb%;Kt z{9LLduBLKeG>ajXlO ziTonP7{Ef0U1(M?mIYa;5UiTTVqqc2GZfVXI4r}KZ4^O5<`*;Ql&RU=1Sv%A*3MzH z?e0^Pv07ay>@sj!aDi~WN|j9(7RFIGp&OnkmWMRQS}_l_qIs&AflHA=zb17yuBK1) z`~t#xyYfwuZA9{*II!m0bfB~Ei#Cc?ZSJJvrr7HO)h1QB8a%pWXOyRE60mh!zOaM_ zvxHJm*R}ySys$l7I*xL8J2lx;)+ux*R79yQK8+2Mn%GM-h!C0O1zKDYjIhVi*e=fVefN2%rzcDkaWi1tseIO2>kV;LZiD)figm((4WcSVSFmZZ0=#`^H^B zMPqk?9TkPWdNU-5ew)NJoyfrVIkiHoc2Z0Hp_k{F>OK{5oZj=PBi5*3OzN~ipntd_ z_7smR&u0sZs%ACO6ar?l#qk@;A51v4Vqpf73%OaeH>$K0s-2F-u0p|}RuyS&QqWOM z7g}NJ02)Dd#l|07($KDyys$0RHNf1)LD#u#SC_0!F4Agbw|d!gnTNf4A-qKzc+oF2Y67zn)=>-xZ)&^7 zz3N$1)s!#^nK7qZu(f0NU7JdY%V{VOew3^?Rt|?JF?Tb|Fh}oc>Lr%oo~LUr=a%S! z!|O%rE(KOzelfRInVMoln)84yw_goEwyW$ZAj1l5-BF;r0ZKdWVYli;Ly&4;fwd0? zdwI)yBscC}w5y96!lN3jyh;MV?(pIq;;AYPGp#0pvy-EqRv`phFb>yM2;nPC5{iDd zQCfH1X0w3Z2TloZ?>#Ga)KI~!fxg#-`>L_&!uTyLnAqZ}nM={Vv9wHK*PiDFRaHz| z_Xm~HN?z|Xt0rw>a#FRa##cl$xX#CMVzl3cs&xsUu9`xxZ6t;K%-lk59N)F#jVA&d zEyxP?RY%gJ>CCCVQ<;JO!9Lo_^39^U(b|hUf(t&z!2vJTaC+<}c5B`LGY;KsL`Sj3 zK3`Zs46bo+c4yRww$Rc6?>5`M4~7cl?E7ewoLvODRSUPB8*E2#wPw&MgJeS8vhzK> zBf3Ttb@LsNt<@6&j__K)u$?A=be%65;E1mah}*dW$aC@_*X&3p{F1q5$W$wvNO3qq zwSFO#KnlHNXHXn5y*KS5SB}yj50IlGSB}yx50IlG$f4Jr6pSON_qtOC$#~E4(MSkoe*J0y$&4CRHawiZn6a}4)x@~)GC@+8t8 zdU+~Po>Jves+K*d?m62(a3qsH-h&A`indnTj0^pH(c$hzW-vY4e-7nfjbzRYk5cCy zO`jbY1;o`HPxtorjf|+ip|vW=L$8+bk_KMNz=J0xy88^g{RSQqes#JpeS_(qfj)R> z;KD}(7hW2;@YBGBrv@&3HE`jrfeU|qZ9SD9IT`Fv;syJYc)|W8Ua&uj7wk{s1^bhD z!Tuy3{Hs3F+j}b0lO8;o>FFOux-Z5IMb|KWakMXUzW)g2_`SvT3G9jrbk9GaYy@xhtHlF%?$S)=^yUv#f+%x?@jj} z@5>~qli=Gb`&#R>YMn(v%EzEtoX{ogp3@DDWX`AIQ=KE$m)1g_D@a`KF~^?jS3B~p zwv`o+yH~GTAA(9-6vO5<&>6B?yU;&qHk0jA8>P(|7|e`Z^14NhA{<3e)z}imLi1=` zZO-Yz0kqa>*GTW+k<0-4-xJ_~=6EtPnjS@@;-))V6p8JYJKaVsui?(X5tll`85Fp3 zCf$2dG5pv^lN<)M5Y;=Ep4AvL)%-wnAmH>HUvUdn<59+XHp-Q>hH^H=eZk5u;+3e4 zc%~KNEBlY01-@-OI~O*dolAx1ME@Z09EjsV9>tv?kK#^{moo4u?gZs1?gV)hcY-{M z<2uiasRfGTrCf^RI+tQ6#ql67*q`&qa`;&OV z{v=+oKZzIYPvVh(1Exe)uF>=XdoT75;G&8ydeZQg zwszQ;scU6T6(JO7&YvDWf~cYNoT;JYI6Nr1(bJ>p0Seq0IWpm1JH1dn+=mU{C}zC9 zO^T7*_8f}aGfHe^mrSVb43r;i>TAt!hat9|0xfq{z{7zveA>B0UpnM*x^%N~Cz0<|uT9@H=K zJW;ZRz?TKbwWKO=7DKfufG9oqewdV=4*Q{y-vAZB@N%vbNwi|t#yRpK9n z^*G-cE-cMb)~$7#J91Qj};1dh_jHL6V^-gx>tCHt=~ez zEHYp^$EP@YcP_Vbq3*t|>Nwaf#XpOGsTBVt{QGH(s4BDylPNd5h|gE2$H#Mvi+T0LV83oZ zpt_>f+E863dSSJ&%FqMCI;I=qhH5SU?^s?NT1UN8kNJbXyiu6w&5qy5VXABn4onHc zF+U=#1M&3_uAf48py#1l@3H*;MnaF7W-nG5NeDplav?XLnTdur`+bIh?GC8Y*^d>e zQf0#FxgE5(`?XPQYlAA)#@eO#4=!zKP^HpX)oLg3^sqR+l;Je~4LskAhFbkrAZA-3 z1?mL`q8+cW4#w3ZCQ4Uk7NVhm6DYUUL6xdw$<$rOr7aDrRJs#@oh@W0mXUzUaM~L+ z9`xIQkZl80sf`1$fhSd7N*7t@Xo!No1}zBLHbB*tG`hVFQ0K}(& zYexa3K>?8PDd5^s0BKMFDtrpKb`(Gw6aWFA0ew@(4rj)D;iNer;AK-abc zk)<^x17lCuj)HOQlNe544c2LSUqm z-bfQ^Pza24(i>?a4GMvgPI@Cvq(K40>BU-1sOJQ_*&F$!apY4NUT?XFf#>@TP`N#@ zM3#Dx3Lt^59R(v2QUN5;wWDA}LMng+x^@(dNJs^cK-Z3f5ecaP66o4dFd`upKmuJm z3PvQP0!W~1N5P1MQ~(Kd?I;+Lkizil6O67M1>?x?#c)>J%X|h8F!1m@8u|sl5t6Zu z5Lr6cvKI2I53yd^fJ1!YVdS76q>Do~+j`Y63NYk~WU>xav zfsv+bN5MGK`vN0P*N%d5r1u3znywuM<4Erdj5J+43dWJ%9~f!6wiSph9k~60k)~@$ z!8p?U10zk>j)HNd_XkFrt{nyANbe7fG+jFi#*yA17-_n86pSOiKQPjC?I;*WdVgS~ z>Do~+j`aS(NYk~WU>xcFfsv+bN5MGK9T-kJaLPGsDl^_rp*~uMn|ggFlALXb$WjD! z1Q0;ij)D;Z9RUQ;wWDA}Kt})pbnPe@5zrAp09`u@Mg(*O5J1 zj)HNdI|Cz4*N%d5q&qR3G32ghGkCb4id$V1K;TlJdp;4 zz`%EU15czu0izqIoCR_$cziGeHATl|Zs7sHiG2Y&0CKe<&jcVua952A(`PCZ1M zbbtVVJsLdP&G2Z)Q2TW>98jUDo*)j|H5?Fa(h1_AUBdyM-+BF;yZPE$ipk2cO z(Iy=XwbXuLfz{xx!Cujj(QZaYdk`7Ka7WCH3`$A*dY>4M4$%g0DM9Ji(U3ufCY>NM zC{yXyV@3w$CjIqj$e=<~JwaqpzS6D7j10<9`s>kcjk(QrV8rh0-npv0wHj~NG)s`S^R;eZNF^#pN1=}WgBGY%+W>90q_0Tr6+3F3f~ zm~K6098lWQUyp_ZDm2tXsmU5VQS&`eEBki95J@?e6KygS1P7%vT^%zxC`ajYm>8~( z861?R^y_HgphA;xL2yv&(yhk~4oX(~>(RhLg{FE43(ix)nP@pZ{@3?zl+SdlHDiS` zn0_4%D^zHzHi#9IuSv@||uyW>`>$(_fDU3o10#6NCk2J>7cDu%JArza9+-RA{Ovhy%)fy7icG zK-o@zJsJ+E&{R(l2b2MI>oMbi5}m$!h~elEZK#LRp6Zt|lMA_AW<04M-D7os^W5xlcQ~mX5IG{pPJwY6(l&gKOO|(fThy%){y1tolK-p8jZyFA$&{R(l z2b58D>oMbiQl|cTG#pT&sh%JXD0k}CW5xlcNPYDX!_gtyP!Huu{W=;BsL-Sn!~x|| z-FnP8pv4)70L?Ut|))I-;NTpy-{>&3zBUC zv?zwFV?;}`Er1rqaCMAmNwx*hq8P4@5iQBK09q8o)iI(a*%m;HVz@d+v?SXCXi*GT z$B33>TL3MJ;p!OCl57j0MKN3*BU+MefP#)n#c*|uQ6ovoOLzOHe(>&W|2`csrlmZU zmH{A?)m-B|2hxlY-u@_P4ziAK=4@z^5}v;H5X03mV<(smO%lV^F=K}kp8k5kaCOYs zp@gSj2Mkxoj2%jN`gOo?bqKHq*SM`JzDNl6`JY^#t_PPy7icGK&eiDJsJ+E&{R(l2bAx0 z>oMbiQl0*KG#pT&sU8fq_FDK1j`Ix~(STu2h9)WB>91G=hB+CUq}-=p$6Ihzp~2Z; zGBl|rLlte(2?B!>piW1clc7nm<1&nAIGv`&4lt!(iA0tpx?XP!a zmoqT-M9`Q9KGHII1Zb(xYfz5B?z7y?T=6b<8h+p4Z=;4pb2>Ij*;l`ghD0hfc@ab+ zrC?ozfHvq*a@ALlmU&H@Gp|WXwEA^4BvPTN9w4!j-$aIve2(yeYiW*ktabuEPl|EGTF%Q?{syt?7{LBj|sntTXigi^7t4`z%|7B)gY zWbfpo74yMLHNcRhsnQ@|C@I zG#r?-u1QL=`gOFxL4_vYf;gZ|tLvK?2b5&>*Q4Qp3QhF{aX^_?w;nSND9P%tN5cUX zn(7JSfHJLaJ!TwGlGR_2h65@z)Dz6QCbg`qqD?wM98jj!@y(odO;VE8=bM&wRfVQ{ zf;gZ|t6Ps52b5U#*Q4RUoOMl7lGU%H;eZNFz6EhWnO4^~GY%-p>aRz`0Tr6+3F3e< zt!_PL98i+gUyp_ZDm2s+%(^DEtgE6;Izb#zrq%JyoOMl7lGW#%mUUHyrh0-npiHY< zj~NG)WcAmh;eZNF^#pN1nO3(RGY%-p>aRz`0Tr6+3F3eH2dQ8_RWV#0BMwr*e5zu&Iz}9%g85X%aCMA0NCoq$is9-QagYk;Qx(J2 zG2?);q&nVGTG~|6hVh~Fr(eg52Pt!IG!@K^Du&~m`AyMOFgL0gu8tW8!Q5y{ds9@= zruGElK}vg5RM94#Ks-okZ;C3~q!Wk-DeX;BMVoX2@gPOXQnwGxI0)uOQ(A6R(S~}0 zxzUuC8&$MPCx`|g(}*l z6U2d*3Qd_)p{ZahR56_PP@$~oqsHxCjjo(Ja3P>3!wca>@}-DFUb2hR1^RS4HRJ>`D|{XF|AY+R3Ew3h z{2HZvAvcF+Jhr3%LDkqt%7`q!6-B}@x5IO8Wi=W8f$+1arXNIpbZj9%fe%wp(TA*8 z@94jzwZu6hr%Zj1IhwsOmMP-%P8c9h3H5H&>Md25;pc^)PnG=$#t`FJJ~^GA!#9dl zRr%TR>7|KWD-una@f+FM+1&IZ2B?B$V0nw*vQb)wUle{Z*?$R;NG^K5A=$p8)FHg0 z=NCgojb25i3Nrli@GGc>S7Pw!d(^$@0sOSi{W6#PLF!8Z*7x_5)OOAAw!!n(`8t^G zgAD(4_|@dr%+!_T60 z8~ElD9ote{!fTe{H?azRQi6)r_r%!QYTq?P-@>B5WH)Q-#)93fmcaad$b1QtefkJ{ z8BEyqI>yl4eO}M{4f(IUIbt{d9pQIUh77oYDMzXjB&51&)D zG3Kl9z~d|2K~c2yeQfIeK$x#wO;CIiTvGuH3ctZ!^8pxNxIMOjUZfL4!p@i4aoCv6 zgzSge_(#x<3%3_=fLqS?@bMk}B{73P2B(mf#H2j*5Rt%{O>U2=II2FXPMxfp6BZ~U2!}RR^rFKp<4+PhO)paAgpJ9pGd zLu3&LCQalf+z#PpV|<4U<7+UvQgwk2kl}v~e}@L|-_#`Zx<5k?R4A^xqXZ7dL~}$9`XDQDi^4 zB3c6SD?);X9ZmN6gC^r!oA!|zUg&uQ&txPLiBc-eYu_VyLd7w!3E z3flp=I_0_Q*LAPHKd#8gn#fw}g>`sU#_xpFx43_+e?UpIjI8HQ+~9N~j@qz0G4p-y z#L`|YALu(es+Mt#o>MV8@5cXC=LKDmk;fxV)O+~yDfgc1MM>|KmZ0~xa_?<>pgL}Z zx${fZJD|Rk)$!gCb~wf5!XiGGhTAF}gX>&CXtxS$kv)jMGq=>zkCzK@lj1rYU7{ssg(CZ<*kfHL3W*z>t;9(Id*J&DM>|$Wb zO#jg#XZY}Urdb{N;hfi%Y0jaK6FYooban4MC#=hU-uE#{Le@8yxaAz>#U4=-?wl0I zI5NFlisMYZQi^`2UM0l|rhZC_lT5u@iUFp6Mv7BRy;h1rrd}__X{LToiZe{TQHmj^ zenE<1rrs>Y2vff##VAv6mEtT@ZVm#zbeHgrrs~bWu|^z ziYrWgK#HqOeMpLHOnq323{xMK;yP0wlOoI1C!`o->bIpBXX;Z@OfdC(QskKWv=oy} zeMX8Yramjh4W>RPMV_fYk>Vy(Uy$M!Q(u%~nyD{IF~ihXq?l#uFQh0i^;Ie6nEJXD z^GyA<6bnrKtrUw){hbs=roJh~5>x*m#cig(EyXfZ|18BFrv6omyG;F?6i+kt?@~O2 zssE7T9#j7*#WNKZwWPSu6h2M=15A}m@hqmoQv4uOQ7N9yRHYQpVMb1x#&{;)P5-F2#$O+APJ3nQE5e zB}{FT;-yUOkmARgdP0hqG1Vf)%bD6E#VeR&oMP9 z#m_T!Mv6BwH7v!Om>QMh7nnLH#V;~-L5epsbxDf1Fm*+WUt;Q-6u->Wbt&G;)R+`+ zV`@T*w=*><#jh}RLyC7WbyJFWGBqv5yO^4l;@wQmN%0=07NmGDQ$;C$m8siOypO3n zQoNt3r=|EcrtV4c>rCC3;y0LjmJ}ag>e*6!kf|S%;zLY5SBl?c>iJT9n5iF?;v-DG zK#Gqt^&%;Li>a4L@iC@;T#An~^>Qgb!PG0I_#{)WlH#|S`Y9=XhpAUf@hPT$MvC8M z>a|k*9#gNE;`f>QIVnEP)ElMv1EzjKiqA0hW-0!Vsb7-fvrN5Jia%oN?NWS>sdq^6 z$4tFTia%lMJyLw0sb7`i3rxLVia%xQ*QNL(Qy-Ax&zSm<6klTM!%}>isgFwW6{bEW z#h)|v2`T=9so$33FPZw36klcP_oVn5Q=gXN>r8z{ioas&vr_yuQ=gOKZB#hqUlp6blMK-gd(27kYOTi|pT}iMnAn2Z^$d#@r z<~3lKsfn-_JbQ6vqv~WXI+F2`#GEES$VFw14sd(~Yjm#TBZ$#)kB=ngSThbi`o-%x zBh-9nMskHsrXFTF93{yz+gFmYPncXu(tq$IOYSh(RC`$c9J5CkZGUvpvnc$l2Cbua}k z-5!sNN+3PNNp+AdJ824?j#2G=+lRN^Irf$%SMXI$O?4(Li<)+dwg*a-r^+LALU7KT z0B0MfS+6>3g+b@_mc@1&z+{`!4&Y^3)4Z`|xhc-Lo4{@hs^fau+zLafVgsGx`_PI> zk`DJ}LDT%PE2eX9A6l<_6!1gMdAr&bdQdw!_@PzPF~J&kRzNRF`k}MJSd*}Wuob4G zeJC+|X_ljP%)j25huM*Hz+mnlN6Oz2Q+!v)xOyw7d5B?7NA&}RY%r)9Vumv;u}@x= z5A2V?681pvJ?uTuv4^d4?upDiL=UXW!=*7uxaT*s8RH1rGApl2+G)>h$`}`ehd@8N z=n9)p{n%s58mzGS42rI>`3#D#u=xy%uCVzGimtHv42rIB^Q4PD^yaBlc!is%QsEVD zo=S!7{xt?K4GZk^3O7%smRGoWDivPg=BZS8g_|c`nC=HwxOobSJ|cd}>LcQpL?02q zB>IT>CDBL3FNr=Peo1tNel0mHoa4eK!(Id@d(#=>EMN+0bo4hLr_C~^kmks&9MT*q zS~ArFVT$`CL}8!LCucd+J})4r?O;ty07=`YnX^gL+N6ZML(W;y6n0C_K4(!=?|Da} zvy5pc;X5gv#Z0+A=K%GU4Y}v4uk4e)96qQrZ>f8b*WO|5YCKJ0$#7;nduAGZ|55HN zXIhEf6W&?GG~(L9?+@+??>zVi`{X|+p5;tC>)`3}ENPl@_M!4C3t)G|0wz>>N6fAT*pIdv~P-% zcr(U%!3*zW=N4wO)2*}F85~~UI;j5i7Qnt!#QTo9g~{xAu3K8?tn+yFBZgN$YBlv9 z{soYFL~f5e2RJnVF>`{XU^}n0|25En^>ueXtU}@*z^uPNP3Pb`vVy zJ4;!sVjmXPhUP53i8Q%1+w4HFxxG0%k)12jOXY{WR~8L#7MGfI9JPPmB4Zzo{T5y; zjD4&o9Q!z)%o-iz&b3um#Xebv&WzAM0`rCoM{*1K>~#KVYH%cmpQLQQnZ2EDokr7J z^Ru@Lw{oom*_pA4?5SKai^*3kEZmL6exH83HeJ+s!g{Xmf~^XH8-x!Z(g|x0RRVJ-#OjSrL!&C%=uPyDWP0|{(#<8$hR!VDvDJiWSQ`OR%WNMYP zrkJXg)(xgsODoURTC8N6Vd@_G<+3+erlFD6P3sobyk1%}Of^btmMw0QR)ML-Y+C#@f1>X?7XRVC8;Ve7fns1wq99y>cAt>-guP+C92s%ND2qg*;Htsi6FsI*?d za_6M=LZ&WA>qRVgNm?&vxhv9o2~*dk^-?aqF0CJD-k7vr#?*wgUe2YH(s~6`H>CAS zrfy2>CzzU+)~i@!R$4#Fyg6z86jKY*`e`mLO6%3kyDhEPFm*>-Kf~11()wAZ?n&#l zOx^zCb-pm>=mDXF>%FCqnOU!$Pw0@bXpODsDnfgg-y^VE$T3T;s-fN`wD@^^YwBEtg z>!kHgrrsc}cQN(z(t0=RzDZi|VcsuF>%Gi-i?n`~sb7}X`!VElmb8A0 zsgFzRV@!QgS|4ZXcck?RrhZpipJeLyrS;oP{eiT8hp9i5)~A^IBWe9EQ-3V2-(%|Y z()xX-{#06@X6nzR^#@FSSz4cA>d&S1hfMvYv_8w!*QE7FJVt*dt06d+}>|U z>ra^adue^1sc%W^3oQ4K()v@T{z+P2kk)?X;OxRBOgGF2w6uQF93t*Dj}_J zDF5Ph()v49TYQbQ{+@a3r1edfYmnBrnA#w%f8f%M()vfH9+TF$xwJ`I|HRZ5Y5g-( zTc!0cOl_CezcRH`THj%6m$d$kt?ZW8cbV5Jt$$~#U0UB`DkZJ|V7YzL`hQGyNb5hj z^nkSfiz#e@ET*26*s9Z#7e6dTh^e#`WlZ%-QOUbe zF?CvsN~VS+ews;(TYN-fY*cM$rKn=+ycE?;U6i7RsmoHVV(O|C38peq)H0QoqK>I? zDOR)PoD^%AHzmbdrt(s(sD&SDh7aav^Tk8-dnfHi z!@e=W4dOW&zZ1V(8NVIJcTOtvGjr4V@qBUmu8iM{eHiz*@n=3#mHnta62}i^9&_C5 zyThh>@q@Aabnf&V-F+^ijXx-?Cbx|bkWwvvPAvZH_z$58-QGA^1Wt=gC~b80E8{;wsCkvJ_Ii8lo_uk!yYxm3Ht3eQ#oWc=dfVM;pBQzJ)2g`rgc?c=dfNQ+V}#8&i1oeLGWl^?e6x;MMn?%)_hi zPcVhdN6Iy?}~8h7t09Ma%Q`6P4Df_$M)@ z-hI#LjfKLpx*v`IPNmfn|74|gg8pfxe~!>U$LOCV{j-n$>7;+s^iMbab4b}U5s_c=iT;j+8Hzqe_=VjxL6p+FV_&Qz8JHH<9~(?uQT7=yjc9pXs?TN zhpm+UJQn{-9QX2Dkzgy4m_!Ppf3`SU7(g0iAv=v8+8qCCB{aSUkIu^YUsc8`t)@8c z#wE=!BreqdeUr?8>-hbe*?$}V2F>ihLjd*qLB_wy0Tegf_0354E-f}sE#$Ir-b>S| zS>g?%bGu){aps?MI~)JU__r(3!~X;fl#Us0+#i?>ru#uREohr_hZu@9#P}0;#trh3 zIPRDe`j|L*jQIB|v{^1dem(4+rIox9Mbs0s&?#09^XzFKv)j@Izj+nLiY^ z%j*C-ogQh()_x@G#*8ST3>o>NOogtidXj=P*9kH|94pQ;4_eT3QPnY330 zSs}xfvRuNzH^sLw)g+e7Rh}3RMnuN30&y0OZcj8j_GlTyWzbBwlvT32GW58_M-C{n z+nZfl%<->~Jy~}WLp&jCD`iO5>FFAT(TH3ltYQ7zKmThKbKs4?K(4ElYh^uh0hRUC z9moaD(wqv(MtjZ5&df=xnl*QW8e z+6C}zZkZtKXF$`>fV%dnIt5=ZWZ7umsekRv33L?3s2tzY(?i)~@*qN)d=g&uNO`!j zztY+yp9g*FBd|6pxtbA=;zCylkg`vm7 zMAPABGcwXk4BekcPMzWPrj->LUI<`-7lPIU;YEwz3V zO8JZ2QSSijowZh&x*{;6OCtg1H5!Hd&+E8R??dL5r_itcU+%wcY;TgkK@sxi9Y4L&YhFACrIw|dhO%fYo9cq1K9#PoHI<{tT=y)moLMKGAoUeUWE!c|v^~6X%y<>y8h_<%@WHPI#(yf`iIR z9nDWqH%H`O>Yv{83g~7|ek~@yD!+~i6@F$VDBPAkN=(6BMIYAo0G}sNDs*xdLOO`Vn?uc!s_|{R6s6-3a0D13Jm>MSB#`+3VeiraF`M8TdACVW~)4 zsW-D}^!bCuY>W0N0W|e~i)wh3y$2WBHW)^9JYfK4u-a_gc6fUlH5OWOX*f4Eh*zJ0 z0wlV<9*X>Y*)e;8u%-KzddxOJkW6VN*k z>jZlryv~^hD*mF$eY3P{LSGExwG|hlfl}2aXJS>StA_Bnk4JvQ_u1W*njg4jWW1s= zXDeawTqz!L>y9s96UaWwRb9lw5kL-P=%&4sp?*b6dyx4^74CxY2{nd1{;u__FJ@(a~xa;cozk2W03emb(Qx;8e-sZ=mWWyl^*# zyr>NIvG`nYwLFJ6&?X{P3y5uFNa6Tj1K`f9DpoC3RxMWDMyAdAt~z}vf9_T>Q;byI z!FH7EkyTHlfmL^_o`F|5Y5NjZi4hQf_xB;~af1DM7F=J%i)}es^=#I~4M&LfJgf_% zHqe_-Q&0XDj}>kg0;W;+aW4C@k}_;;Kgnfy&=Jt{g>!ZE_3}byIh#lLS>Yy}_ufwC z(<-p_m*I)8TCA&Hp^voBDt!4IOTVhb7X-zCcO{Dv9nBb!0q_DG;O4=JAbW~pMWf|5 zpa~>V0h&&K5EcF9bao;Ypwj{cwg!iFI*T+=&HC{6i zDCti+&JYFm2-6{#ejn)QLMq3fKmm^+9bHM~B^ai238|o@RdnDW6`&3Dr=*P?`|*kd zkIfhH(gIUo!fOdkeWk<^Jl6j%m*E~D;AAHr^m7@u{}xl&{s*M+I>3i`tiB;br#MpK z^$a|7rj6RSWN4Uq|A<#qnD|Fg!Zj}LduJxj6c^f#1}lH{j2-c zy?^zInsD{WS}Trw|LQ(OGy( z2wzh)l}ggqbOa;0gBH>sRPJ|&j)e@klk(gtusd_8d%o7HA$M-EJ4LXTYOPfUchGXU zgO?LFaM$5wnn0cC6gWdCpwgexF2wK$eA@5%^ep!22jRf8Ypn$NbdP=dVX&TCYt zB^&q(#3~o4>MY8EsL`+CM!ylPH`Q9J zsnNkIQ5RahA1{LNNZsq$J$yIZc~7mi zhCF;bd-y)E-d}62HF=0?;2{FcUGDD>QZE8P+>0RoKjy9jPKw%XXLn|H_wI6cyK`+% z4h6+Rv2ZjI8%;z(KomqoJm4r&j*f^}5XBCP*io_ZM@5u!pooeMyJDe;4aMHO*!bS$ z&E|G?b0Ig&`TOK|=1nHglV>uSWG3?_n<@ftEA}I>Oe{2{)C{0MRb`u+dc@hvJeaM_ zgW1XwrV?i>^I*0z4`wUlDwT?2@P1+)2h#z~D^&-K>ELbz<9FUW;Qoo$W*R&X&vPp{ z!(!StcE(Tuo^g6fEx~pBUd;Lt4PJook7;lgT03ZP4qC7>BgiJCkO+(*`?)!cfe~a= zPdvtq6tykkHRe?;1fDjoLc$*z2rfE;z(@sQQ)XQy)B)@FQZv9{@*1-4Oh1SXjrBha z4XrN~4R`D7h~5Qmy?jv0576LTt}fqV>Hv)Dz(|E-6A}F%`-R!m4AAPXLoRS@2(k$_ zM8i|`Ogw?|ft8BX)t;UU%{+0W^r1~7uHAPHk&Y8+qb4Zk3hn3UqP8#3m1X0#v8 zKP4X~mj>teqrnGJ$!RpW46V~?a3xwWYt%SVGN173F8ohby380`Ln>FB#g&9FMRe&)tf^5bBV_*c?Gy%rI2(pQH zjDZnkQv?`O+*k=A#2CX?X_&i#dGor-Z#Ec-DM?hNEuGw?~#=r=& zIRuQQx6M}YX7(bIUJq{Z*tBl|CvvoI0w;2;m0Q4x9Ie}6?Gswy^cg@4oIYRWpU?B} zV!uq7Ae2XQj%OUWy2gkYU0GnV-6LF{KfhI z%O*|om%!O1+%J+AT&htu)6}AEJdpn&I40&V1y6I7z6`w2(Sq^tC;B_MrDJp@tS-WK zP)&ocU>&WY!Pn7x3|1WB(Z^xM5n4~s;G1~#DOhoYX;0JOJDBz?tUbcC=V@>Yro8}5 zjMC(# zF(b(4m9Xa6jm0LDFa}1D%^>j@GlFa)31jR^vDqVxfstC{4U`7BzR%ihkuuk zf)8Hm!FJ$G&aZ70T=G&6!Z3Lg9)wXj^&mVWU5{sYT-w3b@GP_d4|Y#K2v4Us;K3g0 z2jO`K-0Y!wMqxlsDU&@|@0GYU_~_Pm+NjAx6FV@3qbI|IN8)(bF_mL0VZ(vwDd6*q zGwml;jf1a8(SG2|Dg0h|3L6fir)5R^M+d;uLEp;Btk+HWB`2*5sPVdjJn#`VIxu<$ ztO$q>g0&%7K&_d>(ZTSzQaN_~sX?NtnT@f9U9X%^LG(bAlJadS1N-Q|Ql_!Z< zZH2>cp}Dg zmDrtv`6C^E=m`mDslx;w0FmIU`Zcf(o9G?-z8;`6fMRim}`i_Tth>a)D)9ot|1C@ z4STbsBQWW5NV>u$`>=B;!ONRC?M_v&f555WK@yIFQ<#0~N!_81m5L^nmI<`ajn2!8 zUK71G>GK&h+>!j})u2JnPj)t`Il$ZHf~@HE(Hp4cV1IEFwB1At=kRd!78>n9`?Cvr z8%SOl%?4+0L+`f3m|Ix%PM0)_F7hmE5kLHfr=5I>(mc=@!QI)Q@g8brqsIGa^hgx+ zKM=IUC5@wtsFjNcAEeP^@E~|*MZq&`Uv@Bx2ba@mCp@?k4z6;^e(YcY9$Z7CU2}G^ z^Lz{ru8n4QcS#d=ycmx^Nu$T(@%3>0X_xHJ4wmA<=VTzK{lU=F)&g(JNBdtlPT%le(P4$+6RU2pwaCp{4)^#xl0a0;fW!H%@d~5f(riL z1oS*iA2Il6G?-(CvrYxKrPjV!^iMSUJzlC`py*#+(iDpZy?90n;gDnlFZBO6V;BE- zdI^V9Ykw?Z7mfbOPc9b755`)qO#xHoRC5R|@$-yWh(e&9IXle=VX}B^x9B$bdJW9;RLXH4IL)i}o zdzX%3k3(Ze#*Sk7kET{jyaMoC(!FN%@IDapsfC)yWAD!pr?_(9D@$N!tP`vii?L}2 zHaUtd35*o!?1__A4op#8hq}`rWZJ@GTw4^`gT}gH<-li&7<`sE1S^42I&=s!`MyoF_kr#4V8C39x7ER3f-bIZE8M?2A`Q7B&o|CP7^=6#Edy z!}QyXjTEUUsNJMxY~EI!(rkHDkc)a^-z-uYMb)tn7^#QErDb0;xJ0Oy1LemI=7}?| zYTOWZ>wsTu1^jX{^F4soe8c#KP9;mPZZ?J``KYS-aIxHOv!R1`YMC%39D^+zp0)}S zK17qpOc^|6$|Pu;!^5$;FzEq5eLR>YP8v0=vU2!vSXu|a1U?D&>>5056nD3$v1{Qa zH#RSJ9lPJ)I^(UG-WJ$*HC|PsC9w&`6jAUIK49U!cuV?07(cq8V)%>`WZx68C@>E4 zR6VRppIA9`)TGM6m9Wfo;$ZH~G?;sorL(3tq{CamihWdZPkMeBK)R!f#nkG7))H#< zLF)lf#wPo@GG+wXoIl3E2(qbsj48@(L#=*Dvl5`_(}G-xaej0QEGed>G%dyk2&%O-a02>`(EY~WwzaZ*zJhHO6?dn&db zelRxnG|Y9vMzFAt-NcHq;n=g_RST2Ei3IkR1UaA2i9HwF09MWm@SD4_7h%J~tjpPe z^fJ5!DCd;<+g0q17<{?fEB!TR(#ccCodO#X zhGXwTr#z(UoKvb`;<0iB+byuzyVyvicc8HkV;^P5K8S6Pkki3SX3Dq(4BP+|3teEx z!Pt)2rwjpJHLs(ZFCyfO2pI$$O=0|-2!Xk6xyJ#2LmX2zqP%nEC~()0eGfDK@;ShJ zkiA94e$0yf5c>(Avz`b**Wt6Pxmx^5x#nW(R41xzD#WnFOCEw1If zSnuP;v)vN6l#;VZ1?;=xHh?>Ra7*eoWEabI_l^*7*$56Ur*30R**8Llv6NQS-5*m9 zh!D7QgM(XBw<)GHi;&?gr44lt#*{-MWCTlTOWl^3QXU~ASxP(Vw!xIP5i%-iGN3>F zb~ao~7-90|jlk3RmFtk@9^oDdH;_D*_>=&v;PK+Z&lxvxkAYq;Eem^^!#o|cNZjoN zEt}2z$K5V$1ypyLpLcFDCVR8AO`6O{?BSBISB9dxXG1le z5Fuwr2<&GQVfEJ?1{wA_v8E4asa-0ES4Bt7bRPli3>B~FIABT*B~ zM7n3Yq$LBx<~~y+WLkur6Cu+hl?BBX)Y;u&w&MmY29u2 zq&+{~b76!|@9&bb@LT4*EO&-GGuxe!^$~njVLN3OrqROc&#-$@fDA~iqfDBEWm~{x zd^51m!|ugUzB@ZYW>DH5s{+=#x|g}66+7AV`;}chykD=(A_eYMa1*hQI|c4F5po`- zN6-$eI!P%SOIo{7)#p>%2@l)|2X1mn87xhz61r}QKQt%Ji)xa3H7_=*U*lG0v?dj<|X>yo3`fvY0q z>Ii{zo=a(O#JvoMUvbIN?C?BF`yl8INZsg?V_5375po@+Cu8+!!G@QF;pI*a0~{bx9|dhc^i(|dH5~iKC7s!^ z+ahFPgxnq>cSOjY)EbJt!7p%4=NqkbV(N%Rw)nT z4qfiwko1pBy3&Qz8p$OTkW>lfHTP^mkTVrn`Jn>aCC4$QF`TI&3`r4}bYo6eo(>>o z*>@6I4w6wo=DOr~)?#4lwN|jF_b7-V*adKbOS&`g-4SvRrPaKy3*vB~)FmhI+r(3) z<*j8OR8WR24I%U1E;-SK(b-%786F3#g`T?@POHO8FzaZJ^kTlRG zeOY_*UXoTdUabXZA|A%Ig0oz53d8@2_@R&lW74S#e2o)f!3e~Ugv_H{(vRW)Mf?~@ z8tan&3Vc$N7?1b~ka?m@P6K>y5b^MZssO%F4S+j~Eak811=Fc@KDL4xY3C$wb6PMH zInM`z3tVzK;|w9^EJ(W8B?HqnwN9$jOA!y_L;;KwXE1y=;;)1x*v?>(0-sc;a}hre zGGFVGGZ{V)@z+Dr0+$R{;FId~CdA(inQw8)Sq$$Yejy~??ve^tCl6trz=xQNu}G^nz;Gk&8RN6s)1v z<(TC$YF&la<9shAl@j>EnU>tGa$M4e5bSxk;E8OI^JIiPOf7VdEO?q)=-OBSZZ8jG zr9DqAbWALGfm-NoSnyJWfM|3QEO?b#=+;;8IjP@7LF*%GtwrnO2w6d`Cou9UwbrBcIklce>q}~FKpe{Qn_3^D^)IzP z=2ju0)~9F%sr3a~c7#+@>uZd_4qCV=Rv~;Rwb_&>EzIE;wvbZmN6eHLA*-qN8%AQ( z+KE;{gsh2>N2!Hg9)%?l0v8^gIturqHac|_mQfo&*B0(gZTu)&*eF8QMhLh!4dxRX zg-s%4U4%RlAy2}Fw)~P7!XoH1@gQtVx{MD7g$FZdn|=}URD`ULkf*7QpHT~2MaVM| z@+`IS%V}XdYU5|p!uApJ9JPy4@R8ImMeAs4>ME*V2(fzE8eB( zvd1qxj^EIQ-SR_)$Gc<*yP*%|H+12NkkkV<5M@373-HneOLm&TT|0>u_U7Ib8K@|?BHhvT;tbi97 zujb?x-!-y_qHI`gQ3$IohB4V~P&Rb;h0xtsGTAQ$NFy)XFg6L!S9{lRjYY0;0IYJ! zaK_ahxh6u=B$td}TrX3*HP-kvntNm}`6#xpmuLO{t(T*0FT3)Kq0&djA!7!cyJ}nor4Ff z;oxeQOkm)Ruu(JKF>9&a4|A@g_5ie=q`6lhW<6k@cF9B_BrhNU?u;`q+XiY6M(ahI zdo=>!^`H=54<@lfU~U%r$hRZp9hy6jzb6#J?@|=L?UKptS!`2;Y>tpEuyr#MzYAM8 zqXnxB-$v_$Utb$Ou2u_LisxbUOG?W{d~45B`9$rSe3T5}tFN~>AcQTQ2x zJ_pbjE}05#m~6(5=IaRA8X@medkEIb_tdUL>qlziYeC`9sgEpeY96Bte?{uwfckfr zOk+>R+hG4`tct&=JsR2mq4qemc16g05%PY7d=McY(%f5lB^NpQp`wsW&S91O5zV~~ zQ?ns8$0gHQ>UNsD5L5FZHR_UcSt^V}pG3%x2>CQZK7-w^`B@dksXc+0Rs_BCWVFg) z2W&jLH*GlG?iD0+#Cm%+(%}j&R|18lHtd#^R5n zxesCfW8mPiF1d*1$E7z#ogt}<3$N6W{}asLjgqZsb%*V@(K?aZ)9_S#M#$%|7dIyN zruMm*d@{9Xq6OXX7u3EGBmE=fOKRhzSP{%geMN1204f?3A<#a+oAew0Exf3L=C0uH zCq?jxT?CKV7lTS0ABBoWP#YhGibh4qw-NGPgnS<%Kftc|ye$+}MaYj4@>7KT3>$Z& zw8^k>H(D_D^Gk&M8X@3_`YR^QfPK5sg4^BQG^G5vDuwyq`bE%EbRz>i_zl+-VcvW;gweg{<=mwY+j|2jdKrj-p zA^{ur3CAK9GQVcn0M|yMJ7HUMwCIMl``wxS0kfe^Lvp{;0HBoL-HKDQMukANo9SdLbyOVZ_VRkVr^ zS4Gfq7D2~3n+;cMvDtz9RMA?OTmr*Y0G@$TdJR7Gv9;$lR8Jz+Q-E9Vl1mvCF0(3n z7LuNG$s9(N9SP*n+~@Jud)n72`ZY*;-6fZ^q!&@in~?ODORiwI$t##^ z6C`bR$(1bEYnba@NZRI-t5~j$nCk;b`p_j;vs`asF6ao0pd-A7<=TX~z$vN-oTBEk zTw5^LSCI6z3zI(!sf|y+Mc>hI?{FV>$NxZWd=4)9iQ2dXqX=eWPN?}J$tP3fte)_a zOHBLnNz;^rHM6id4-?o~^c!qlT=aV+K&g$3JBt3Kx!d@YLJ`cx6v14~wQLN;&VS!Jq&=@nRf0BrkQ47>UNh!UDodn*>)oZ9$iP<(JCkW0z; zc&3L@8($NO%c+g83B|1=0jLywQz(XqXM9sA2B+q)5Y&O%_`*+~uwQq;>c;LqPFzJg*f1S?Q9y*>&6}5@t8&-O z9TsoH-0wl|_g(S;Yc3nHxqJjk+gm#T3{|?gmNm18#lIr~d~+y<>u?xMZ!0pr-kiG)01Dkh{4{9#`p2s^3E}_o0yc zFqf=j#dX8tT0v54mpnliM#J-Iv=3hsQF1t>f`>t_TrAREvsxrE+nHDpk+N8%C0i`Q z@EvGLhms>*@?^wenUBTVdB$j&8KGY;3zq!45}2A@@lxd0J7Mt!uiKl0KOG zWXRpuCC@-{G0|H4K~jGgrt9Fv4PGGN5vl}+>6F{LP0g)Wat2btI9&qc^mB}=1eI4n z(hwJB@X{Mn(%X1RB@)26TLR;l4P@)Gz={yHlGcTp+16_Q|&$v6@MJCXa*ZE9x$s5$cnc$K)X>3+#0xRroDD0hR2%ZVI!fRe^ zHcHqEsqeZlodxB$!V=!6PFu7-qz+E2mTU(E+;iq%uLuxvJzuyc0Zu#6A zC;T}*4kK+GM%r!c`EEbz;52L;ya>x`A>wY!G#=q65Qo`>luoT(O{0(JU>WeOKMvpe z--8z8;OuQY3cjbc6aeQ&<7|_&*y=dEX{6HE^jPsCq%Q{g5|_Ns`iZ2^<+b~z*Hpq@ z$j|^7%3SgRs|0wL-7Sg7DIwknNni+%!w~)Mu^|v5h0Bq zj>p?a0!^udbGmVG0Icmg;$09w8m}Y#WZizeA;vpW2d9DKovDMP&>U`@)7GbZs50U9EQy}44d28EjyOqc=3K|R7tOv z@zb!P2LSGLmwe2c(|E)UO7cmsIA_%0p(88CjjJ3pDI5o{-@r7eg(P=A{)!Eoz*S8d zKc;e6_g)=nydpj%JAPIi*51ZFFWX7E!f|L`4!@0Pd<4`+e0Y2$b*7*I_^F6s#WWfp zgG6Jga}FM;qRtGoCQ#>mv?j646KQ-3W}Zr&i|_#a0>yCFA55YbJHBK znC%Yu_{t8@_#(!zFn$+x{)dNPfBhR+^Z|@6rlHMP$P(&2glP{@=Ml8Pc_pPd_9IQ< z__FNy!>l-*Vv8@QA+~E1q^+b5&aA~@fr340)VY;3z6K9H3cr&G7751JQU_<);_D#O z_=#1MX&in^p5dRO4$i8@VL^d26rNRqfNlN@$6$=ZdA2xwRE1wz7y;X|&^X&Q77o5d z9h`8BzXB^e$5g_R*YL>e)WHe3_(q@{GG*cppzQ9y*%F*@q1PeLx+Ym5YBwoj0+fK2EDBHWGy6J6J7Do;ZZYKV!U~#y^MO zhy)92;Y;eggW#{(fhF*hk$B)c>TJOSKd_=Jm|ixO51D?Z&Ne*sD|J3V3w-M3*1x<7 z;U(Ic9siSEqV1ULZx)5Cvjd~MSoBfqe9oh#K^BF&{|ciHi$ZmOi_r*+LIwYTQP{5H z&p6cT<^PQK-n@FdAb~sJ)#Sh5ao5WHt6TMoXx(3$0Qb3ZeyW-VNFKq+YHAYvO2W zLpc4|ywbhXyR4eW`cfPlN?~j$g|XoiHblWA8LYn=K4n~!+6&<8f#fh%xNpx|gx2viv>#e0(9i*B^`Ieqax6WGhFV}6xL_A27cmx=eT{()tSg7n z(vz{EzBF_wW z@Oi0p3XR>xKUtSfgGO+UOFo5Z|Ik3xG=s+O#)C8A;Q223j2%1^4_-t=6=+>dWB2h- z2c?%lwo6^|ImK|dhmV4pT+bSx#1f=_wDkJY1+e0%^adC>*fwss;0uf(+szGQUZkJww*p99u&h@bst|HF$u{Eq1XO`8H?M)}* zTp!ywQ^dJGwhUFoxjwe`RK&SHw%}C6xjwcLq=<8UY&RDX=la+xOA+V#*nWp1&h@d4 z4l&Lwt0mjaP{g@Dwtb+8bA4yK?>AmUsf+Xzd< zxjweXlZbPDY`Z5B=la-&Pa@9sv7MeU&Md1XTY@j*Tp!!^NyNE6wpEjebA4>rCK2cQ z*qU|`=la;rO(M?qv2B+`oaIPe`B0kR!g=ah=_B2Y@xS^bA4G(R*N{-$2Rj2ajuW8QWkNpkL`znab{U9+13;y z&h@cfB1D|)V;eSzIM>IvLlAMUk8K(&;#?owm_Wq2KDLd3h;w~xMYV`?eQepYh;w~x zjWNcVWwm6>jYXX6V+)Q&oaI`V}pi>bA4>s5OJ=L4ICoQ^|7Ht#JN5;c!)UH z$A%9PXZp(7ZkasJEr=)daSP%JecXb0LLavvp3uiFh$r-M3*rfV+=6&QAGaW$(8n!^ zC-ia4DwpF2w;(R{F$>~SAG07X^)U8ATISW3*u5Avmh?@G0Q5K z;|I4OF7+`B;!+>8ATISW3*u5Avmh?@F$>~SAG07X^)U~SAG07X^)U8ATH~V zSrC`{m<4fJf6Rio)WkB=X%w36co zx8S(c$H$LWa{S4;|I6kxU4@uezcO~2e;t3 ztUo?}w36cox2#rj{NNVEW&QE-qm>*#xCO^${qgaml^j2~1;=Im@$sXT96z`P$7TI7 zD^|1fp4ez3+~7iR-c0k>s@bKIZ3Pi-FpF=-?QtFtH<<0&p_{uVh8tW;bGC#XnD}dO z8O#-?uPCQEzvh7RVz2?Mx2>Y%nFT+^c{f_H$aXba*HZchTJvdMbF>!FyuN7NNb^Rb zbu-O72d!Ia-sNa5q zTQv6xv|tg!S9o+Y&E1LCR+=XiY@>OFnD2d>w>MfJ(!Ar*+D`M%MC%ipHx8{&Y2F2B zeNOZ4MC(hMw*sxNX`ZOHZ)x5enD#x*dmF7EY2Jru{Y>+|L+e+X_Xk?P)4YGt+DY@X z(fW(#yJ-DG^Gng%Mf3OLR#|}NAB>ho^N&T#q0vv!3ezZFnX)VzMdq>`8q33@xip67 zTLv5T9fD~w8f%AE0gauARuPSzf>sHQ4MMAw#wMWEfX1ev)sV)fqXm2J&E##ZtTBzv z;Wb{iAB|mx*8VhhIa&wO*cE6srLil~YEENUA@*PzyBX79`@GxGYDr^@(1H%4pvkbx zNtF}fr)c3rM30KGLxxqrCr9`(?3&vhzVKF!t~|7FBG)j?1}>R3d3p^w8}_^EAp3)a z&kbhnQd2~@4EmD!3i_UvlSft!JHBGvFj&0Rq(@cN=qcknB$Xg0@{&@7E(D%3eSBqy zfwdh)T90CZ?p!fuOkem&1S=nZDQllyc6iwl`Jpm6k=Phs8A;M<*->S%fa1%tqv1{j7LsL%I^y$R&*aX2DGqkPhe32PXYO)F$oeI z{z9fwpOqA6=YMfZe0EZtm3Ilbl-Khdq4zQo zzdR`)_oVRND{%LTdRQ#N|A}yk z2=5p99!SAIDAJdT@F5W{6S#*({1Fi@7vTyKt`y-ak-u8RSBv->5k4xy$3(bRgpZ4G zoxnXI;!le3DUrTjginj`84*4!!skTzya+dl@C6aRD8iRS__7FJ5#g&Md`*O}i|`E* zZWQ60B794PZ;SAqqbWf2>%u7yD)@rXuLlO1n_tuC_+nwwm9yHcu0g{ z5k^FqCBkeG<|LgzT-N{<>A51z6Jfpxqauun5Y}|FelAcT!onmzsLw!=NG}#)Ny_oK zNG}!PUP;H9o(4&A##fdSZ5V z`I?G&GZ8iqv`CC|frCNsA$%O}6gV_+7}QgzK+8Zm4_gIV^RP{zEf3oT4(DO}z!5y` z5IB;DM+J`N;W2?@dDt<~iHDs7U3l0va2$kgpc{_&f#XHkU4$oy@I(>z5MfUdo+QFv zBJ3@~J|a9>gndPLiU>~?VLuV}7vX6l93VpRd=eNa;^H|aAf8hK;yES2pHtvG&Jy`5 zL^wo*Lq#}Dgq0#3F2WHa94W$4B0O7!qeVDIgkwcGPJ~q=952ENBAh6~Ng|vq!YLx0 zD#B?ZJV%7nMR=|VXNd4T5zZ9h`69ePgcpkNA`#9K;l(1HEy7Dgc&P~Ii10EIUM|8b zM0lkLuM*+aBD_X~b455$gx8AjIuXtn;q@Y1Ai^6&c%uk!65-7vyhVh!itsiOE)?PI zBD_O{cZzV42=5Z%-6Fh4g!hW@J`pY!;r~RqM1=Q?@BtA%D8i*8d`N`LMEI}>9}(el z5v~y7N)fISVYLWXi*Sty9~I$aB3vuN$3?hKgina@NfACJ!u2A2T7=Jt@L3T)C&K4N zxIu(3i10-bz9hnzMfi#cUlrkNB79whZ-{WC2;UUpTOxd0gzt!OlL$A9aEl1Hitt?# zZWG~qB79$jABgZn5q>1X?IQeGgrA6ThX_9v;b$WJT!deU@JkVXCBm;o_>Bm^Wug5A z$qIZI_?`sIIzlgc9=vH;5FY$k;BP{DG;dZN*wwSe^TcWK@baM3tRNU}ULDM-4#uj3 zMLnB0Yf&96?cd^I09a+LQ_dlQe~23n{2UH8D(eghA=n{}kltmir)~ty4ml{eSFi!3 z=8%1ZWx-=3+cqx{s=PLHUgrKn?cqK-8e)ya>jKRu#4OHo~P zqPm)k>gGq(Umj7%OHti*qQFnm^z!)<^|wdViBeP#ohWeGG!@m$M@qWb7W zoop`3&)pZ8Qr-4etPu4IUZ5{q^SNnQKy-U@^$&9dqfS8qE6R|0$*O! zHs$N`o$C>Gh7>hOCklLsO-1>tsf8XUK{}RZ3CAb)rU?i}F=dUQr{Zs8KpmXPb-i^E?$;$_)ztqyH8oj^nxYdm)m)UXn(~U8CPkg26E)pj zl&^+qIT6XHhFWqHd6)Zq$jo$y}75H{`%dkEolas9SWRZZ#L> z=Vdgo$|LGFDQclk)a~^ws@fy!4k_wRov20ssi?c8sJnHd?x|-{t35S!uM~BkPSj#^ zQA_;v=#P6u-7iHwpcD0=xhP)`dFwo)mP%0%=|n9v7xjprn(~TTE=8@-iGtk*>UHe% zidrQ_RqI5-b_f5Vs5Mg5qdHNry@IJIUys92d)m}mDe7^ZDA?GcUPV3U5%q)=^`uS| z>?mO>%2${0yhqe}De7sRDA>uuRFtpF=N0v=6!n}=6l|hVucBV?)YJwk>II!B*uA4( zMZN41^^z3zvQ89i9AYZUSDSjxBkENt>NTAx*s{b_l&?1B74?P`wNWPuc2B8SQEzx^ z>MbeiZJj9CmBmz)ugmwQN7N=MYO_w%mUT9UCu+O7C|_;rBaf($rKnGIqIQ^z@^$&VqCS+*f>5%rxE^}S9M>=9M3qQ3Ho`caDd zNhb<+sxlSjt4)3D5%r4{^{Y-4?3ZOK%Gc%diuzrO`a>rQcI~QHQQv!N>Q5=^FP$jZ zJFH$s{p1n#j}-Nov6}!78UY{l5V~8`md?xCGWW9fH}>Uu zL`g4eOXp>6nR{9L6P51~b*Q|2hv_a~OY_Uu%EuRnVALb3wG`DxC#tQvC|{2*F^{Nr zQq;X&)l`8;)KOB@(K=Dbn2YM@r%ko;i0ULob=HaM zVlL`9Kca?sM0Jy*j@OCmZY(P3$9Fh5*(2%%De6R>s2;|mtdsoIlvh+QDXOe20D2)EZAim%hW6 z&Ue_VgYWR=elFi*9#PVF*wXn9TXpaq_9beqN0js(wsgM3RvmnYeTnjTFIv)f*wXn9 zTXpaq_9e>WlV?faVN2&bY}LVc*q5j$J(o}V4qH0kVXF?l!@fj4#wv8bT0n)0|*S}UZel{!(Yj79mYDX*w% zDQdM&)EZ+^{%UH2r=dS8MLnhywbodaznb!jdR&THrxW#ru_%8v^`fVyo|K}V(urDc zEXrR^c||=fMLnYv^{lZde>L@zr>35hqMp}@+F&foUrl*My&y%ss1x;)u_%8v<#A}X zUY4R>(TRH1Sd_n-@``#*ih5lq>J4L2{%YzKPn+5(MZKvL^_HLS5^|loCj!x7j zV^RKU>UB>|ZI+_8=tONb7v*QkFY$_cSBl!E6ZM|CC|_^L9)EP}eJSb#ov07ZMfrMk z@rwFLirTId^|84qUp2MS)22R=qIT#+eQGYsS50|EeI`YHt`qfzxhP*X*X4WLbNBr&Mg5@@wbNXbpEaYzD@ytfTRPuitDb#_$tF)tN#9{h=R0iG!FSl# z2cyl&qTp8$#MYU%&Ue_ZgYU4fHsuv1eTQwG@33v|J8Xyj+X-QNMX= z>KG~NSe>Yj^(^Xlk0|LoZ0mf7ZFApY+t=m$!y~Gztf}L4HPx-2Ys$0hw|%@6)mk@W(M4c{04b+J`!&sEBnhJQ9{Mv)0s55n< z1{;g=H6RB(OMdOMq^Js=s3FFpe0jtM@;#Sts1!9!C#uq1l%J`f6j9P2-PZY|+vfi0 zzGhugM2(U)b+)diMw{1^pDF8rXMvbKMv5A%6E)6Ul&|ery`rk5sPQ^c6U;^VdG8A} z_B8Z~Qq&}!sLAG{{JhPih?*irP1T8-W-e-pk7xA2{+^mTM~a%R6LoGqi#o_7YK9bb zo=((Eb5XvwQ1Oa7Uy8awC+b3TQNFr_rk3OmzOD1zx9i}!@2m6d>=7kB_idf$zFh~;eP1=@6(v3QZJp=7ZSJ{m`B}^pINnoJ z(sSR|dG6cw?71H}!6Qm~?%O)geY*~x`+h!y1bTQxNzZ*-=ecj!v*&)Gmq(QJ+_!a} z`*s~X_kGn=ACD;Mxo_({_w71(?)&+)78vLeB|Z0To#(!7?zwM2=;tBt438+e>$k1j z_1iYz_1pIKjP4aBcm1|?yMEi|yMFt7Z6D;RDY@&nt=sk6HsAHzpQtlEqU5gMwrUx6Pff{Pzir*F-?sU#-~MXKD@yMAZR>XZw#|3__E%G$EmUl|>$k1j_1iYz_1j-f zc}2-xzir*F-?sU#-}Xj7!^|*Gn|f2eA-|=2Lw?)%4cXq5xv0%j)E1qnt>&V9)l{XY zrldc*t@B5>&Hd5+)s$D1^hdXK{^+*3Kf1p*HQZBE(jVQ{`J>zB{^Q^c1H=U^8%|-d@(a-kO z)E`pRPMxSf%|-dDDX*x%q^Q4jqW&=!DAb5VZgr&4Olm7)rCq6*DL`EdbA5mh8b73)Nm{HLPgQdFr<)LzD-oH9RmU#aKr zlm6(A&L7<|_eXac`w_L5N7TNuruNg-R1@=>Iv{gV2TD-~=|nX(7u7s-QPRuW(Ro=r z=3ds0pASaC2A<2;Qr1+tuBKWU*OcXJlhKAAQLUw@HabyljYatzX1t=Lm$jqwvUcj= zW$kCxTF@)%2w77dbTxIPaZUMJN|z$)C@Jb_ov34sMLB*xLZ*n4Ue=Dz%i1ybvbKC} z@$0>O(#zV>d09K=Ue^BZzP&wnpY*bJbY9kuxtFy+QH?yJq?fg$^Rjl#y{vt$FbaA_ zNiST#j?T;4G550eS5qGMH%EF|J323G z$K1=>pQwX9mrr_GJ323G$K1<$Pl%FU){f50+A;UCcKq!69rU=rIiuxM!Wi9C!dT;{ z1YfR7LC^0vIOC+KDxIkD#-f~weqJ2fdD_$@DQdD#)Rg~J)Kn>InoiU?|EZ|yQq;LR zQ8WHiQRhifGj*cQ|4&6-AVpoM6LnENi#puX&}T_e7wbgL{!c|+B1K)Q6E&xvMYZ?T z)MZlCl%lTEiMqO;MIGU(scWRDxjIqv{!>xcN>SJ8M9r^fQ5`%rb-fg| zKqu;k|5VhCQq)a4Q8(AKs3Sc!b&C{rt4`Ey|EZ{jQq=7_QFqj{sG~eJb*B`yNGIy9 zdKPuGN7UU?)IB;;_tvwhV?3hnlcE;uME$RxMIGxAwM2@#UnlB;dKT5uBkDmZYN<}t zL-j1Gi$~NlDe7UJs7LBqR9BBE>1FNcysRB_FKd5qGsk&ENiSGUe=Dz%i1ybvi2v+vzW(`Ue=Dz z%i1ybvi2wHL{CjgFKb8VW$l=IS^E>^Sz+WzFKb8VW$l=IS^E>^`TagedRaRd09K=Ue^9Z_4c%>H{>w0Q8&!ISL5*HtR%fsb^7rJ)*WsQSa(RZL4Qdr+P%aCq=!l6ZJtoi|XeQ^`R8?kxtb1dKT5+ zBkE%*>Jy!)9rY~gG>@oHrKrzzqCT%@Q3E`pzL286)QS44o<*JR5%skc^^H!{xAiQ_ zvu4!!PKx?oC+dfK7Ufx<>HH`~{iGB1b3Kb1B{* ziSn#k3rTJ*4wT51IR;`>QF>5|xnj zM-S=z(L;6cNB8BI;1$(Cb_r#=E}@}um*DRW*(+*qDQX{`s7C*(sK!#%zB*C+{imXu zNKyOiL>=&-ijtoDA)V)bs1Ba{d!V5=lQq>`S5qyFYsz1j;8`FRI#`N2L?`M{V^O|- z2q5Scb(j>@QYWh1T$Hb6PhL^2q^Q<9QEkjc`Pl&{rKZ|SQSEf14mTF%uT70he#Hv4 zm!gi)iR$p5ijq6Yhjcs1hs<}9-xD<@cajh3c9IX7?A5>kog*iJt0c2aR}+wIE2jCIP3{ga*absx5go4 zzQ$osh>~j@Lb^2$A@em3dqR|4;}FuVaR`~OaR~W(L!RjA5(dZ~{d8TAKG3*F_a|zS zN7NZo)F7RxGmS<0dvuxX5j9wfI!h<2!dR5Qn(~SoB1H|=i5gbVqNaFis#1y?Uc0D3 zXhdiv36^yvgd9PF@Q;vCvj%HIV;=-7Sk{@vNdW$z&B==~M`&EA3ewDvEew1tj_$poRAER4t;PRdc3S3vUp-TGl6vhNcl(&r5hN^gOY6N7PZA`;rnYLB1V7IG<^8tWC|lr}+O zo8fN@Kc)9WABX}clQ8@vB(E71SZbF#rJ*&UFVw{zk2z(H=7l~CeaYK$Ug)FHSG?G~ z&~{cVV+?%^7Q0S)p-;eaxU~bU5EoS%3VjHIK7zmP@b@wNeFA?wxWKQ~E%bY}u=E!C z4Xckt3;l*u{t)_6w4XCT3saMg=e#DgQ%&0%bIJ3~4*e{uIXlD(VAY%*`UNa@zS*H) z!LmhL`iU1FvjGx?%u&b|g$%4c{i!~;f7Bw3&h6jOE@cA>TWZqu29!9nh&;0ho>`&+ zC7lNegzd1Cb~83_(Qr*T+q6J-Zc{o;054V*sZPE7lqb@<7(~c&7QX|(2h3%YX*7Y0=NON+5enq_EveK*@p|^ z%w)4?%>kNzxBx<^R>&5G4A3;frOLA_GdsJ6;l0J#T}UGEkC15MrY;HH-x+R8c4J1HtqdQv0UpX%hdVNpiLuH$vHz1mPTHFZo>Ek_qCmJ)7>M|d znoQUg36BTDu5~2r9zH=q*aHcB0b!3i67~-FQ4sb;!hS&5w~mDU!>1_-Pe;N*KzMo` z3C|1Yqs3T!zc({UaBodAW!jW|(91|X^Agn^di9lFYN5V;gN5Z+`d17#` zd1q|CD%|c7xOWZS|H)Z_79i+YmOFf{c!(lr@hO7Idh@X1Q>17_g9O7K!M@F`00GBfb0O7J6Q;C@Q*3NvtjC3uw?_%tPW zwHbJT68xwc_;e+Btr>Wr61>g~e1;PIq#1aS61?6Fe5Mloj2U>a68xMQ_$(!OgBiF& z34YNGJVXh8*$g~X34YZKJWL6G-3(l*1aCA04_AWUG6RoLg5NO%k5qy;n}J6u!CTG1 zXDh+m%)q0S;P=hIW0c?z&A?-o;O%DMaZ2zfX5cC%_)|0RcqRCAGw=i@_)9bJL?!rZ zGw>uO_**mZWF`1}Gw>88_(wDFR3-RlGw?Je_*XOVIZE*FX5i^c@J=)Exk~U~X5bl0 z@IPkY^OWFSX5g7Ba3o*`K3@s8%)l2Y!HyaDLM1qC2EIrM&N2hfQi5~Lz!xjQxn|(m zN^rgz_!1>JW(K}g2`(@L&ryPl%)pl^!6jzk%a!0#Gw>Bka04^&l}d0!Gw@YP@IGeX ztCir!X5ed-;Qh?NbCuxz&A{`N-~-LT*DAqH&A`_w!OhLU^OfL(&A`_y!H1fG7bw9k z&A>M(!L7`|H!8tx%)mD(!R^ezH!H#I&A_)P!5z%Nw<^I$nSpOpf{!r+FI0j%nt^Xu zf;*dm?@)rfnt|_Bg1ec47b(Hr&A@jl!6%x5?^c3)nt|_8f_s^P?^S~Pn1Sz8g8Q0* z7c0T1nt}hP1ot-sFHwRAn1SzCf(M#`A5ek^nSmcvf(M&{mny*(X5fdE;Gt&VWlC_R z8Ter(c!U}F5hZw(8F;x8JlYJrLJ1yg241NISDArVDZvxWz|~6dBs1`8C3uP%c#RS~ z%?$jg5Tq@M1IYMkRQO8Td^l z_yIHUTT1X!Gw|C=@G>*-J4)~)X5dXq@Cq~VW+ix)8F-5lyxI)BRSAC74E(MVyw(i7 zO$lCS27XToe$ov5z7o9N4E%u-{EQj+LnZh*Gw?@B@CGyRb|v^lGw{bs@XKc4Pn6(S z&A>a9;MdK-pDMu{&A^{2!Ec#?KUad^F#~_01aCG2f2jm-H3NU81aC6~f2{<+ZwCHG z3I5Ow{H+qa-3T1{SnVCSz`u833B5a#049U#cnZ&VceOHRZh-P=2kZT$};rH)_fy8Bl(!rhFg+%J0;aOEaMSUQM|y z1Ii!Nl#gUU`J4$pa&-ojzo;o6&4BV(HRak2D1TE^uFHV(cQxgc z8BqSArd*!^M?s3|vQKp9X|zLf!GP)+$x29%bXa&rchwwiKl29%DPa$5$JAvNXu8Bm7Rlpkh5 z8BtSi&ww&ZP5DU%l-X*^Pcxv*QB!`N0VP#aewhJfuA1`e3@G!|l;37RnXjh&J_E|A zn)1gCC}V2MpEICz)s(+xKv|%s{5=E8LN(>i3@D4#lz(MFS*)h~Cj-h7HRY}hDC0`X zNFW2sQZ=QO0p(t5N+$!#25QQ129#xL%B&118>%UDGN9aBO_`eklqDHZHc?ZSW!o^1uuzTc|0UWs|+a1)s$^Aplqe4Y?lFLYc*y23@F>EDLZ69*;Y+?R0fpo)Rf0$KzX>DvSS96 z?bVc>GoU;|P1!XA$_{GEZW&M>siy3n0p(F@$`do7JX%fJGXu(F)Ret4pgdMh*(U?a zj%v!j8BlgoQ=XauWoI>I{|qR*s3`|zK-pDIIWPmtGNA0CrW}<4WluHb=nN=NQd5r2fU=jGvMK}0-fGGT8Bq37 zQ%=f&@?ZGuWI)+ZO*u0I%KmD~3o@WQO-*@G29yKT zlow|}dAgeNk_;#ZswwAWKzW9m^70HQ2dOEq%z*MtHRaVAP!3j8&dq@GEH&k|8BkWJ zDd%TEIYdplAOp&wYRVfkpd6;Ayg38PN;T!J8Bh*aQ!dPaa)g@ljtnSAswo#`KsicH zd3OesXR9gi&46;WnsRXllw;JCOERDwtEPM)1Ilq~%B2}lR;ekMWk5MzP5DR$loQmH zD>9&*sHR+%0p%n$nsRLhlvCA|>oTC6rlx!{1IlyMl0yX998BkuRrrekTXeep$u|b)>UG!{ABPoY=ivWg0tpk%@aS6awEy&zf9C^dDe~9 zS+|@7!Sbv-mS^3wJZp(nowam%*7Cxv6)mc>9-UL2weFhgto1FLKbEzHkmXtLS7&Xn z&ieeRtS_sxzB#x$>xZYZeyS-x4}S`XWRs)FG2%D-*pKam$gx>Jlm7f@H~C8|-LkF~ zzqHaV>pJ!;IDE7HtRN&uApw371~mU7_VV|q`JY-eSF1E1ou>I;rRLH62SO5>`40tT z{hFqooUU3+m`#k<5|T5N;Gh|JkP>X0fzMQeLuTN?N^rysJS00Sy>(~j)Lg3MpMp%i zHHIm{xn|%>B{<&%>jWiuf3uP&W*?xa{iX(BQTqqN zxld7&G_M=UROKZ+*qns5gK5gTsO8tFQY-QtrGl1qQ!rhrpp^j$$Uj%9z~rZ|lJ12W zN)q#*z~VR5c}kKa3{FERIUG*sd?m?|btAbzNpf`ENG?>899uV%iP9k4Nz%of zgf;Vvl_ba2jbyfx^?yeYUPc$F_@Eqm6($frlnX=?wX5h<}=ibKvoOGjI zp_I>m>uk4=(Bw*`f>X^Eu-d;$SqJ?MNC14b5^d{>1IkNwy#YAs zmVHpE;06N{xMWL};G4|A4=KU7n1PomYyCDe@WaZIZ#M%!q6FV*241cN-(?0~p#O7Ipl@M}u&yJq0mmEiZxz;7tQADDqRD#0I_f!|buKQ;rur3CLV1HY{Ve`W@L zNBJc9g#lPR39`9|O-cn{8IS;Yv$FsG#tghg3I5Iuyj2PQ!3_Ma@|=@C`|3u^ZA$Pj zW+lI;l>M6-_RxwO7Nd%;1888?Qa8cQcL?tN%C*qNVcm;a!B1sK33I5PSAh^ z+WaR-Gw@eRuxkeXT6Lf2 z6qW$$YS z{#glbVg~+22|mCK{HqdtkQw+lCAgUx_;)3^g&Ft{<)u2r47^iW@?mD+Kb7EeGw@$Z zaBDO0-^z1tYX<&D2|nBm{I62>5oX|BO7M|J-~dsAk2V7bl;?b`891l}cQON8N^lo5 zu&q4j zhw7R;UM_P8%(0e>We$zt?haWiau&jpfgroj6U!W|$8ebgUm)NF*y0B0*GiSW${jUj zXy()cdnx<1MF!xcF}#72;DM{|F8%aYY$>O?^?5!kOQa6%)R8Ar}515mH zr%9lZQpr+t5>~N|mF;7h0SSQjRX&bCVg}w%30`3aZlaXE$_%`}61>_Be1H=Cs2TV` zC3vkF_#kD4tuq5RRhImu8Mv7eyxssD?HE2R=jk*j;Od-bjlkrzoaYqa4F+K1hK~*( zBfyogHVisT(x};h9#1!089r(Q$#1rn^c(DQ_gIlv)mr40Sme>H$jz(5SMHf2 zqop}p!j4!X_5iHLg%?jUc6rVR@TlHwdCn(g)j6M4=X_c7;2u3HI<@vk;cu&RerR5n zoI6G?sy+MM>YS9%yB0aBtPAVrQAo~KSnSLG8=Ld4SO7dWXB!y^g1bU$t_2yQa3~6i zQ8<@hbAA)&GFzO>ak_IkIy$3vadI(xmIwJ9wSpR`yS@PCc10My}Q{ zJ`7JK4k;uhG#D5cxF9f#2E}tn7h>;%2N4UNJOW{A6Zl`SYnakqfnmf+Bqk2*B4KZ0 zFr4)hWG?Fr%^Y9wdh<4SG{j0sh&H3m;TEw;8EruZKnb%*gdPlOPGAgaOb>xHm`4h% zr6g3v?w`O~-Xa5H?Ky?J1#cO8sJ1n>G-{1~{I$kDQNz~Qr%tW0Pt>qA_VL*o`xv*z zKIW~ll~HSiqW^!i#y+0b*jl#6HnKIgm94Rzd22j8BxXTL8@RCo&~kHN6tZv>N_}VO z&o$sO-yCSpFjR=C6VbNY*M)7s?%0l?9mL?`)kcr5rX5qY4NPIXG*w%ty08t}9b4zR zunpcFTbH`9RqT$fD?Lus+kD<-5z-`SygOde!>}&+VYvFDV-+20DG4SzRNgt(bg4~t$3R_wmJgF|)#-*^OooTPSXq%A2mZq(DU9?S2VN282r!LygNnuOVc5+>` z%}8NO)7G~xY%_Pqc1m5?F5Vs6sdZtSvpcqa6lT23I>HV2E$l1AZpTOAL2rO~=Bs(= zijixgwSW1bg8(!*>G_joul>0)C+Pu{|-8#2lL5;0kE zHuiKqhM$~W%B{7ZJF8zyGD&1SpSuZo?#9F1O<;3(8<&^iFmqHgE8TQwFmV$h$652b z)sY8rzOcxoXCqT|ttRqFbz}}`wa9!r&*&V`+QMN}Dme)%Be#2$1QbxwT@c7di&C=D z5mH`_r zXLGkAO*Vr3fNrWh%tmYFY=lusgN>4ztl^I^@+$UJ>o`;Hv~-)k9HgSUuBF=|rO5kd zYSWCtat$#KwPPNi^-L$`C$W;5X51u)@Pbg&)F#QR4i>5!m&j|rB-XrGUXwbkL_1`f zsV$S%7xgSuohGds5s@&psq(6VP6nt?$*cNw@-$bN^yQ91g0E*RVbYiTb@DS@m|m{E zFj@UN!t@FkrdP2ry#m7YDifxSX$sSuGGTgGE=(AeG=ynWAp36)X8-A_*xzX_6Q|!TzF22sot6{!let_J^wJvOiSKg#D*W*#A8_`@hH8|AX4Iztyk9 z{vUGo{|K}Hhrs?HG4}sBP4?d=WB)JY?2l1NgZ;nEWGz{kYAxBp2Q~~&La43PzAEya zk>}H^i;dn=tycI@GP2XVNm|UhwkX`*QEXa!*>-GK?dKBrL?S=%x!jHC@&}m9-E1!R z$cHS-(vnPvyd<+B|5*DWi!Z8XDI)HC&QJ4Y{B(d5_hK!NF?L1s z79yVVlgEhf;wkREBJzt(@QTQ;QrW*Ypv5S!M+PGZn#?sa7%{!Ex^uk-s>>|HcIW3kd!f8Ao+a@DFX3GLNei zI4trxR#s#}@Z2zF@D*v(dqqa{UV-R6k86~95{(iKrK0zWjOdMfuZV^@y|WO#q1cFK zF?wfndizxPl|d@}sehotpGsSWKb4URe+m&iwF-~sq$2oJir^8y3dg-yL~}X8^Dx14 zf#7+J;Q0!I2dVH?nJ~CVg|AAR!&ha*;j1zuctI+HugZwSaqkt;LQe1qCU_wboO&8b zG^!wYkP2U&3Bf%oe0ACcU!4)bS7%1>SSo_A&WPZ+_ljto6WqWAj|0ICMsSl8+^52? z3{v4$nGjr5;ZhKjMjs{`gq0LWptDqY7MML4FtdN4+fF8D0~RuH!||-USZ^3ME`@k`oXA> zHjFlghE1gn<#(u}jm0kV2LMvqGT_=%aMk{7bdu7Zp36ns z3WD>qp|}J`1xJ*#pB0BHqIdac<02^@g;V@^nA+{~`oaPF&xZUmXB4;##ZH>q&!%>d z6t4de{bzRq_3JpRTqk3d<7&?;s3(m?+i_Mo9AMYB&4v#nIK`%LX2>2O39wNK%%qI>}%y;5xs-7HPJ8^wxY zDL3(jt9^*4W^kUGA>*kNYR^-sC*Y|{&Ql#QPgMd>bznSoVzeU)8RLQcfx=f6$K|a#w~iBEwy1B1Xi~Eq?Cu`Xo;DRugVlt_0o1FC_JJ|lwaUtN;X^8yak ze?j2u1%dA`13xew@V}-4e?AAl0YxyA7+T7Yjn5 zt38@7L2Nrd)o5-@F`9}0mqzoqFq%90Xzo&t=59V3j}YD)jHM`q2U(Yvnhn&0_sPIN zkPi4mslfk-gFg>c7}Yctu$F<|e#iyytQxv*951dK-Z&{p7C`TSS;MIan)^wS^h5FW z90ZMC6Yz%fMjwt&w%4HBY;ST;`_@=8Iu!;0XHDWII8%?PEOB~s48}f3)zH{A3H z!^b+C>}ib-M%zir{N*rVeetmbQ(MfJup?@r>u=87~{p%t!_dSdxkX zXJrDdEETlbnLs0{pv{TSwS}V}m=aX9ThcIPF3pWq+Zb=ak=__}*E0Gzl12CjwFl?b z+Wxj-+ffzK`P}|qfbH-3V1F-QJw1_PU`>ohau)IptcftNg?L~KS$B(SKQIfnGqA;c zU`z187Q?`nu%4Et9N3k$9@sKGFo<@98C(8u4QvG;*h)OG6)>=stfwdWz|ON-u|iuDwN{=H7}Dd&T$? zmZPMg@Xs+iNJ+(9w$DJ5YEKh+Fqq(d($6t^Nr4M7@-4Q!^L=X28*3>@kc)vPVQpWb~9xsO|=jtRUe$8lNB1IaI)(7c6gwZbqA+{$GPw|+nzgq=IzYM3OBC>=YoC# z62U;{!Z$MT-wEJ%27|}9(F4Kna`ukl3*h8B2ap@)>>VZfLQMU7#fcrwUlKhH{&olN z?ME2(rOaNq2haKlBO$G6B^$Alx-tFjX?;YfjedRT0(~TtQJNfPJvjb<0iR=7TMCZ(chpf zThG!OMt_GgIJgfDbBwFdFqv`nha-Afw}9y7XR0Q-L2p#+Z|d*xQ@v$cPNsTec^Y~HG>cE$fG)9;PtoH;_Xsgp z^ZlUEI?cg}5Y|V7))}oW)W_(}_0f7?eJp67n?fh)V?&emF`@PP=x{>6iD{uepeR5K z#X^o2iiMdL8m{HVvX~a?uQiNiQ!S*w17$f-ma9JlWw}rW>wCDNqnW}DC7LOgmx;$D zRnm+Y54Y7PScxh09?g@nLUzeSxR0ujSFK$5k}1@bM=C^Kf;%j3uCrJa%kp>yXNs~m zUg15VN-!1=9Kk@TfX49M4j6&_7(o=}@x~}AO#fzeJYy5K@6vlXQ?2)qO|@D3-2&=K zBe5c99~7g}lFmK|iVY}$-9oI`an6JWS!@t$hS&f;OYuBSP;6vl`09&3LFJ#pmzbfZ z!Zs1uYeEY4iV3MD0I=NCBRZ2N80X06Qc#Q&6d^y9{iGZ|L6H_saK}!DaDKGl#`P&15WIr}iw4dIA=&%UQf0X7Ref;`JDd zAC`&Uyq%3go(v#X-w_zSp(QXH*c!100b1t{g;f|482b)|!_ccY8)138!#GzuLn2q* zVaOkL5Ea`U#${5N{#m!uDOnDsJ+-XLznfH&zgvcwDr+(IL{nzvN4onr&qx5mOV%P5vII!pN4$ZaTC zE3=HFl?`KYe^w8DmSRB^HS{b)?xzq%b(V3s91+-J#g3udESgdmHbHGG&>n~-gta2` zgz#m3wsJ26AltE>8%rGvK--gS1eNW#f}tL#Kon2PY~v_tO*)%V$!>7Al6Ax$PFMFp zePl3!-uRcK zNj_tW6G=XTSU?J75F0BY%3N-948_w!f?r{d(N^69o%euQnUnSkI7gN1O)z|Bt0J8Q z2i#1BRmW^KYd$vh_yBi8HAW%9 z*KjxZ?_J^P;m7z+eW#XpNS~->(Oopp;Y?FCyCqq+caJ&g4rx8L99|jkx5d(Iw~^IO zzf{W;+TphTUp$?jp%wTVV*tUw3P4x})kf6Ar_a=e>$CJL_1R%fpA~Md&&ism&(5mR zXJ+lv=ddO2I;{|>k{9a;8}}@5N7j#>1RM9Tz7@(kL0OLe3T)<2hO+E%Hz+#=%JRa; zKv`!f%MCvUWv4<}L3kpRb%C;cx)wSHQ}zw9mR155D5I&-a85Y*$*|I+#k$tse6q%2 zpZvv6kxVcq*&p9LFjNHG_G`1`e1Dy0#xPEo3Q@(ui`aH%MZQ)P=Jo~W$RF<{BL6!$nS*Bdz$fG_t*4Ivm zG}kYWeYrfIUwe79aB<{u5SPcnSRMy~JPu~^cmbD3Wsb(!B{F%uJV+kd6$+ayY0Kgj zj`ZjYAy|dd?Q)3cK?e(g3-x>j8-n@7GoFJW1}>WOjiGV|5f;t)svP^w3(4(zar-gf z7%lGty|`fN^A)zB$k_80`h(pO!^{1ArEFd0J*A${*qL5^fhpjudwJ|in{_Yuv+k9g zb+4{H>stLftUHXeE=>~4U5vwkbs;@0xEP10$+{zDtUFrHx)_x-mXR@>bwi-|fo|F> zz;EM%6#oLnh9cro{DMzrfx>?x?h_Um=gIj^ut*oEIMWwEw7}&H?G=YFv{zzdExv#< zpNTP+^To}z=L@S}hc9m7d~qx0i(7y%Ze@HiK25%uDC3KJ2X-B3bZersr{3V${y#utae_C~Ds&we&bFNqgRxDCb?|5P24K@eF^V zBC0~1=_M+K!#n~V^&a}!;1PIOpRX^BghGeHMmPZ;f!^UE;Y+!t%{&5UD=lqdU;Y0J zkHA9k2rSau>Wf2f>Wf0Z=u5IL))!~puP@A6t6RAssYl>!*hM@-cMRcM)I{ z=f$Q&S&se??DQXnvg~jI%4R@WUg#i{JqBgDVQ_!MWDLZ}LE~0R^OGW%Yc#nWTo3ue_aMJj2JJti7*%M@qy z;?lHC@tT3iP|H-TEkrIXQ!HE5{^V|;8kyB5xPg|L+I>=17TrKlRgn=#*ylji1yZQg zjjih~^h&)WU!0g5sH1Xm^1FeoRHxJp)De{Mi%fwx2L=8TRp69o99h%fjy-ShrQi0; z+Vfo2{=tPDoOYGO_=TJpzK{dO1{6?POEWEeOqLctCQl2mV^q?RwM|^?Uj+qBGg&`u z+5fU2^W{c&>D-F^zg%I&iAK(H#qp0nSOKS8eb|{~?O~bI`Muh&t+*!=d!MhZoAKHT zcV1$f*|dJ(&@wdC&Q!OVU6G4@R2Q3xD^$m6kUJ~3B?l*R)mJFA16*07x$vwLMk{7N zwp9{1jB!}0h|*^Vw32Yzm8#HJVKcKbh3OyLCXRBY!pvqj`Wkra%L4|)i+n3H$Uz6h zPMw2J8?N1=P2k$=Seoo+f+CzgN610vM#aaNo?4*|(O2pVbt|(ieE@I*#Gq~meHPZP z(dxxM1ARuXTW)q(UEeHY_0Ks2eh9C}(=)N@K@9k$BL0tFp^bg%XR5E#V5%pTH-zL@ zI-XSc#YC0zq{{MQ%b)W|ZtR=jX!IoHFk-O}PE`4K!BOS39u}A<6(NH@5Ac(UNHA7; z70hjCt+&<}m}s9K)^lM0RtFZvR-CC;(OB!gnK9KNEuC=d0B$^_9qtdTc8+2KBCc^t zMPTRXg+ekX{YmDzq|wxUfs?;yoO}v!@=nUhkZ>_CwhPL#wVz8+q_H} zeeCd*BBx>ODtao`K|53H$>+X;DwLjzxzBPH3Vvx>w{kU86#~ckvHgtjl|c9dmI~2U zI|S8M%Lw{Q?N>{jDVoG+ihuflBt~Bu=LZUq=pPEG5%jw=b=pSzvj60usZ*tHW>fbk zD3+mER97iHroOpZrPv41xe;#^;@r%WIWZ^8i1}CTiHUn6F`B;LBIZF%Oi1D%JIILn zKZlt55L*sD4J%wBg}upY<5sDmX-UnM z+8Aw|C^h41AvIS1XDT)0w48W0lbS2Edhr}vYCh)^{kdeK+Vgm|5YT^ZaqF;w&TTpnqm3h%)W2*8&I|>gQjqym}^odc0RZ9P~e0{G{WbqW& z_bTIR>70vOhN?`2yvo!jNa0$%)JZ!_>&5XEm6$>l1wjuG-G&pLFDsed2bFzrUHEBCx)~F)tXb&{u*#WHa)+o+% zeapw1RBT9BcgNBT*Xsi%EO53(qv>hmSSdhCS>ZtOX;n}r^&!>TXyUh$EqQ&K6BLZ5 zczwrciXWb~(G+h`dwI2bchrAFF0YNSyfy@RZN%iYF`v4Q_Bvl3B(G~z$!k+Ibw~QA z&XYV7WldX~is7*+tyOqH|5d|xtuTkp_#7T(&tbJA6k4@RD4N%P4z1puIc&k_uqB?u z7BGhp0tz~}g3sZ4nkEQT!pA{#m{jDaW8!x-eR!L1TjFih(-?0HGXrmQ?;8-NjhuaQ zyj|cv88blq1ousEJiAH7m1U+VSApN+B-o1df^~J2cBgg^UtdSk3TVD&WXBi0E zq;ZqDz}*)?D_EEzhe5m({6DPU5u`(tj9qBbfnFf;m5g0Ff)4G#*ySEAFMcAFWkb+x z!+1w1qx;H_ISYL(W1*Az#43ezT?+qS9P*Dko6&d|^{hrG;u%?&!g(bq*mWvf>)%wc z>jdHK%7yc^^o8^E+6$-EyCa<4xNx3c zw8(^%PfRcW#6W`Vh;Y$%z0qE};Kk1YM_UyBgxgH(6?cJ{O!4%U>)F#Kb_(suA zs}f{;K%i^`nlxhq=m6UX7C%4O2S)2*_S&Fuda!#E)~zCTqb2W|_+XNUZl$ohDnYl3 zHYgqwVJ|-5hne*aDvMD#D%+rZBD^X-q;4{P88raKA>JUJF>$N1K^ejU(_s;VUB&@o zTtNyDF$zgx@D-g6%ExdUxL6A&E3{gaF50FxPg+&nVgb~N(yHPC<_3j-jd8{?F6O%h zdYjri@;-zE1wiM&(yBhp*Ga1uPT?}N!7D@YtEiwmvc&5>&(e4xS&I(~toMRZ4&CB< z!@1&!$w*M6h+q;~u0~;di3F%o+>(l43kvOe<8a}OsYbE2XQwZXd<{lODJ&kp)F`r2 zi7KteOFkSQ4)0|E_xw{^Ad~7xB6usQ);h-m0M2sqmlU)erm;{K^;FH@u*0 z$hlM)1OngCl2(9smmE+QLg6blcsh6=urShwE&bz8*5WYzXhvpU*P& z7qU*!YqH1aFJ{lzUt&hbgRp`(0u%2>W^}~C#2d|wj@Q7%8^cVz)nMX{WhUNUD7y*D za=>xI5orRN zEsE9et7)4XuX6sfF71k_L;v0RKvE(rUTH`f^)^LoL`(#E7(i*R` zE9XdSWJ$HgX#F1jen(4aZ^5<9|8HrDDYeiNSP0omYWk}ngd6ov`fG6e@^vP7mjN$R z!Mh)XA`HP0_2LhJP=qupc>jU2Y>f)ugHV>GQNeo%$}GW~1Z6q;{ZRHWl;!I;K)uOO zMo+V=9D&lSWCArMZVOc50hkm+)AHlN0`*850`+D}fns}t_;l!E29~QgRhO5*>lmL2 zf3w9FH%r%3(F%A|d20zIyb-{jE5eqC?64JBtSrw)ATHN$1`8haKF_{J2LFM7El9=} zCF9GI@h5RVZz;}#XaHV(75r7D1?Y-2DfgBtK0(N4^p;{z5?=$GhR=nenA+V^6e2Ic zIM#ZqPgPXs#>rbOogY^-0A`(SbutCV>%DCp2H;RVM>SjZoy{Ig76EqAvvMtsv3$p9 zBS#Wg7;PV)OHZG_qexzZ^!Ynpwu*0HMl{cP%Lo3hujUIjft(B@u;v{m#9nPu?8wDz zQkxX3k9akAlOo!KZhqp^FgQ!%HUuA6*x zec7UGd^U_`LH1B#>+qg}P~uMDJ)?`X``A^y`}d4`B0oF3Es>v{o%O5f?X2HdZl1ie z^uBSb6je5-g1UcS5gZh0zz6oecYhOq&8908Y)4R?4a|RK8yL|mvss}?{p`0{F$b*n zo0wTQE5nWXz&86B#@+W?V`O8CzwOyXexP`;*N$xD59MTIygpC`j6&Eq^wh}^Vv;{l z+{vdK+yLC<;RhmHf1ucG`P1 z?Qz3-VG^zfSA_gz`Sf`zG&u$BNZo z&|+y@v7!BG>~-{=MIxcy=OV6ThdXq*0pT`qzbs-wkKyJox>PgxNg z?lh5?2H9ON*WU`groSE9tG^R|UVk_Iy}l{?Wc|JD7xedY9@RJJUaxhaqQb`~xV<4MWb<_=nV}&)NuOA3<4u z)+#9bm>TujyP<3gloe)w1ZAHl2065>1Rx*y1gD z{R7M!4=q1YjRZg6tbd|fzXiwtCn=68B6NfFy*ob? zMue0SpD0!|w!H4K=)G64O1G-=&(pBHpD{;mRXA#+^Vp{#mU^7!dUQ3=2peo zjA&eMRm9kcLa|k~(l=-hquq;UGa276Qc8aHn$AY%oUql@7E297ai0!V<#($XFNm{h zYR^d_i{igkc`M%X0K|mbZd(mQ3fpI*d}74Xue?Q(b6#{8Y++1}wyE)7s0_mF{RV%3 zq_NZgRG}b6+JCAzQ(>f^0bR~aqswiI%?!J1!`{?8N}=J+8jz@I5XOxQfy ziuQi!&wF1}LOJ6xWFl}!?26tMeR zvBrwneU)|&gB?oKj_ZaUK4Ee_J3Nmw44CmPSk74WePbLWrIcuAexu}AW-$l*fxc1Q zP6_k_eWS?h73c^0MiFW*`hmVll_U=6E`wgp`aAYpC6>VlUFz_%1X zGTuJkf%}#&&mfK>ztR62-;y@}pZS&`_Ej1t;Y2-1DYs#e(YIzN^iRO|vnBgZ{Zj~y-3Ulu&7?d2-w`=q|2pyxeE+WRh*s*~#P;gn#)s?y zz?Z{(NJb&}azgptwLBvNW!d@1X$_4ilx5}5hO!ux<>ucFWpOCWDS))Rh5=>y1(254 zFrh530Q^Np5tJ1cfWOE{Kv@BV^5z-EP!^3hg|ZSTgNTgy5XWB>A0qJ=8KrUCUzBqM zc#9w+BkK{6Tfe`^C=c`(i2nuEbyXc+vQu19Fvx9=zugqcKr_u>m+s+Cd&^> zi$Ov8-HP;n26eEpjh~30-|vJ`*{yJ1{Ihq`%3ipWY^8PkNh-JzhqXF0nr*_2x&e5#MJP>*GL*f(Yz9T>s0-)Jh;Cd@a64iy}=+&l@O z(RH%@if6J!-L>E7CGAbrUHes+-(aq|eizfOzGWp^l-GxiWZ&rWHvuPFWw9p?y6igR@&~hgv~| z`yhyLzkWbJ5UQ{L!UULR5P={Py^|YfTP2Va`zdZ-^AB-S zKs=dL1=Rf02h$043Mbjy)*R+vzM4X)6R-ETx1MxeIw-Q>Y8ZHk#Z}X{dNuubt%?4J zc9#C9Hb(zTo3H<^y`djuvtnJP`o*EF_KS?N9h~cMaP^NRh}3#lMf*6!1#*O~=Xo3g ziI=BBnj+Uv{2cZqchZxeBcve=dvgqX%P>5VV|W#?8lC%gRng9%qfV;(Y-CJGqd9;$ znhuRaI@8Fu^%m_8UJoxCIzpozN28q#jZPd5NGHnBXk(#q3f0B|7=+k$8x;m2gh3mQ zK^qwcojC^LR2f}F3}Euu4H?f=g%wZX$fhccFic~rx)vU??&WDKY-Sq6n8`RDpQMJe z6pnfDD$>ccAB_(jNS5MGq&*PtEAyc&G>|cz)MI3%?j{?^nZiJ_6)%INF_3J9>sB_9 z?92wzT{e)O!a#Bq>vkFg$x);MkPRd!vw@r?8%QrZ$C<8YVz;OZ>rIfl#Lk#OKT#@Nb0 zV~oRv)zgD-$ZG^xo(Tu8v-4XMxbx$1*ZJUveQ=qT?Z9=8ik=NTD&laT_rcBb(jm@{ zRvoyGGq@(u8O-6n;)9!QB*1J(^o>qqONzw`m3APbu`w`^k;8q%2RFw@2X=(*;A;?r z21puj5d#HCn#5!Qk{s?PAKY9K-_@`nKcYRMEd~pEr}n3I5N-mVqW96yh5ydbm+33v zzdwgUp=_|U&j<|+4Tk^D3sr^I!hin=7lfmZ;`TjnIG7ZiCbrh4n8&S)ul!?9il8PU!oPwQ?k35m*cxsP|xF6xOC{^^EuF21+{!o2AWAmaTmU zo23uv21-8{%07g$T)h*NeMC1<`bsGK7|QbX=}@)>%JM?lQ1%Iw73zDTY%7!%ga$*| zr%)CRoepK&pezzv3uQEkX*@I+%4ibPSQv7W8lOX%8Tt*%zJM}=E>e!s6h1|gS;P2} zFVT0|)?XiME8*EMfqlyMMIQUKz|`)LIuB%4L;+fS`#30SeT*HRo19PpH#v>3xCy-t z7GIh%97=cggST7J}QrO(OJ%CtI;iqVdwSIJr5DA5m@&C^n#g zl6WsCv4;!T^%QrXB;kTWRXzio3w&F-LJ1fAYl06juXHDHpUAxnRG73x0FB zfM&P)$5U%z?o93Pd}{x&r?xGh+P1Q({gaE`N?Yv4TAQwef@K_0#UrKObVXEwk}~Ox zpm`a~M>5v<%R4WBv3cS7F|}anG&T9Wm@tjhx)Y@nu%0H>DgTmmT7$Hw(6lmBf^?cr zX3EskY1Te7WeAg)m^?G3i8E6|u>l1joo0cASl2?#C2rMBE*!2Vya`v)S4xx%KIr}mY9TD>Ux=_E*nYxRLs&q!7NRJm<6zY;QuzW zSc7z!g`Rw|b>E~XU+Jy;=8?5$7EEGdHsj246lRuYz$`~G5;x~07QK^ZMOxm;xFOH! zBwP05hzXE)(rn>n0!Zrz?A(fD7`*J8trbkr)?tEwW!bkdcV_lDKC|u8UiQu7`DlKD zH$kWob8Yjac>?@(V1A_hq{I(wD13c1+{NtV`hUz*{3KzS$&zLlN{F7?Ah152Lu{6i z_dg~gUyhAED3ZQ zBp6@`Q@c|N2P`o6bUu_&oX*q0EFAL=l?O|~!T~)$df_hJ1k)Di6w7zCl0Y(WkW=%Z zInXNu1DOmA=3FDO+b;C82A2Uyll0Rl zfJfJqs6r+UOv4gosw1(c+z#`-@)as^=UT7l%(Y%mrb$O|5s=JviE0bxpKH{;*2)~o z=Xw-kH7GXBQEaYnaOPV3&1SWi6_Z!0NS8??rvj&>R1s1uT&De|XfHccqP;Aek{kJyTx`>%LKMGJ#S0()8Nt0*n4|3(sW8Xj85s>TGKS5_SZ7A` z^KI!nQk)T-cQ;g)Vn(ELSf;odE}hCU#U&JRD$C%Uws2e;mjYn~^4vZ`#BQj})NYdl z_04*jJL~$9&aCT4%4Yp0KI;-egzg`ccJH5d)IA8|I4+1c<7poU(|$9X_FEi_3La^* zVreSHX>Wv8Qn})~e&HUk{x5eap{0IW(Y)0hZ?BaS{x4TpOodZay;qnMw7Xz&)U*oo zHu!QfOG2>$1$6bfJ?DD6_kLhP>rl02b3F9Asw>iiy`9%(LyuT+%sc2Tuw<6mI{brn zH!;;<>nfu%gZr~i1}e-u`C#wDgS`_5dl&2d?&xHDu$yg1_1vn$&tSOX+~Yg(p+<_$ zYT=$_Av_G?S*#lwS4kOHG@KhL{8o{dl7$Dv@rFZ<5NpkKgiM<&6S8}p@#+;2VNCZ8 zaN{t=cpIy@%^I&~r_fm8IAO+#Xv;KCe`C?u7$>EqkpCgn*cdCX*&u+DjS(gP;FSDB zM#+0QC10~BsZU8s$tDWpi0XU~+cZ%;K_jwF6GgTbkt|IVD+s$2YsX&W3z?xN3R=bt z*mc@j0K`VBcYnpjs)?!HC7mpB4QiseQ51n`{R#Gqu+#rGS-3M`j+?l1tWR;~Sf3)B z3f^3FCPWDr0PQd&&Mf3X*pWlaM^Lsy^-)rsp?T~VQkH~C(k4Srdk4Srd zk4STVAp?~onS#UR2xE*?+C($|h<`8_N1(arz~`caY%U&f>@WQy+jk5pV3GAKWTp)r ztH_f;HEDE);JP|iK`~Lvj#X}fkQe$vze~uRRAWv`np3c~bgW|Wj5MHb)9KnGZ7KIF zvQUhr3csT7J@e49jL_5%v=rQlQ<)!V8n_c5vHd__ImFk#k`aFzH^L;g_pzonL&`IL zlhZ=Uvcg)K(`_rPmH8;P!lr{2_9(N$W;k*fI^XhUh8hRRp~wMkRrygYt0ek4_%LT0 zhv(o4IZk!S3GzAed;z|8@;AsLMC?Izy-BP|V;p6hG>~2=A2O_FV!Jb>?I`yPDUf|_ z)(k~Hs|mFMJ+&KB&-8H_Ig zZUpPy+WA*lz1ur~>S>3a{{l&W=0bMn!)$nd<})&7euKH(Huqw+cc$Gry?tooM*!ql0+v7SarMXd=O|n_n zD@Zo#o82!6?t6e#h(!%MN|j47=-h1-%YlyO9M0Xsz$#WKX$!4V>j;Wrp_bI1L|u4-GB!mc-349`X>b6^~@(h|L9srEzf)k%CfZPT77dBRd3p}P_`P%aNPQ z+>tQ9V!u3Nez&$jbAH*$e%a;z5@Np?Ag$2i2e&-SX|X43DEsY4_qQDWTlRddAPat8 ztQl42en4(d()@*0|JALY*SyO7%g9Zd|LfWE#UgEnZnUf^(m(+eh2gNPG7CO(sZ`S6 zw4X^f{Ky`}vwqGcIrMk9r^9}Khvd=U=_7X5?*;TLw-O$5W4|vah4goNO~(2?O22aH z{TBB7JtRhdry07f-{I{a`a9f6VZUEWO!|8fDYAc0(68LeVp7b0?@Ws6?zaiK3S7FDCls=tNO#_m>3v<=8|~Tlbd|^vm&yqW11DW$c%#qK;KXCxgv2 zv8w1)kUgV;ov)y%tG)0Tr?Xs^w)howbBjws%R0r~6Gc5N*oA+tEvOp^JI4pQ8_sL$ zg6_srfg;d7UC@VFpbNiB7WKAJrpR;1zID?$L+GP#qUcOc( z|6QW!a;r(?hP4GpNt+B4nq1>HX<;>CJeV6Wn+~t_Vd*j)hTtsN2fy-C1S~k*0!>-4 z!UB!>Bv-*C=Lj9Zyk6^);^;Jy>?^?FNcQz2d7X=7n~ab=SLgtcyxv9fScIf2&F+vL zO7_DKgt!vd52wAOlpNtAc^tsIiT+g=jfIIUx;0reK3O!Ors#GD=y@#bu`@k)2BP8@ z{{Ad6y3>l&tG}Rb0F}F3RE~#@{aN&{y6C=OR0gnY%??mMD*s6qJ>;N0P|yqQwrg{OC;nH9XE=hrbWThP%%nw7o{IJYLrVAi4 zoc>i8JsFJ4r78G<;sR+qoIFMDx__CVxcJ;$CLjsS@sx|rX@Cg?@5EoOE?N_e&E@!x za0=$QB6x1D@XpQCE&|=4^VjHKb=MzaRM3RDx(P!C{Vl4TK(nk zTU*fGr@)Pq70b-k%=7AKCjeD#g92NzrvNG#m0{i$;5iqSvjf#`;LKhlOd+4yYrK56 z-X&~rAnNz@uezuvn6Sfx_zW$-%!069vkS7Ut`(Fqkmf~~H0St+hSm6W#*t`#_-L*( z8lz(1)0f=QoC_nNsfvE7F4`D8n(GBx*h);vCL_Fa^O`$1=cO^XBfY%wy4!w$(B6_* z{x)C`HAe}92WtM;rRMoQYD!hW4Z#w4gI5CIa7jBD$od!kt1fycn6x(rNg&#W;JF0foxC&5D-hf`4ms8>3?fGyt5!3yDKf%<^URu`8` z0gn#!ue#{7U|eqbXA0p~0ViPL&#lfWnJ*8J2Sj53zHPifYykF!3+&1afx*Q%qXA+d zfcB*e?dpu7-R8w@hYRf*3mTFRnXJOyP5~>2p=ddJ6OamvjwCy)%F z{p>;;7XS^}lRjxQwfhCd0?_uk&~EWTLkcSZ)_=U1?RQ~~XWp24q#kpV{6gv>H_2h- zFvm?2y|9WqI&zcD%kdY?vE${aiA;JnGDQcE?IYDihcs~Q&u97VI6pmzhZBdKP2d8m zPwLZ76FRAnIz5~mF7GsvBk42&skD8aKIG{Xc=IjqFcNVDF_ADV%1~#`?G}|i!%mb4 z^-JCQ6Rr9_MTE32C&$#ljRR!s7c_eJM54@sPZiN!U>>fgf7J;{tRCQGFttZKTZd$1 zfN#7F5dN-%0@4i#l6@z1bfvFtQ%T$Dp0omfH4FFmmYQn-hI=jwOxM!B)2r+t^Si7GbZ3rI#;cY}3Fh+RNqA6 zSXW#pgW9;TD)L=!^JL<j^_VIZB*h(U`6SQ(=H` zDjC^do#-f82NoI;Ae`ew@o(P{DghI`NI(iE_#}6Nr&+w>T@+8n3j?wR5~thCaw5^q z1@dSxke)IiaDkky?TJJm7sz8wDw>gIOe*@4W=JZIB1btI0t}bJQSL$pbeqV`m&5>} zw@0cIgB=TkJ+hIrAwM|)PKJD^JBcCQhH%_tnI8Gca|UDuHM!c`ywiC|<3O{LYzlDL(nIZMWvIcv0K! zX3`wdy#;|785(brWVww4>3*AcV0StLOF?&foZ;G=Fkufm4W)FS;%zb=HwmQsEN_#? zQ4>t}`ChuONt^Cf>Cycu58bI!VNBnWK->`!{|VxT4i;8c5Qshk;#&d6iNzqxbFaf@#EqfZ7a@sHw@{natmvNFW#N9FbPJURt#!Z5a+P zleP$l;|Q#imdHd(v(QnrsZ}dpID=qfo;n=QZM9-`V}Yl3GxZd-BkdTfuab5M)#J(W zGE|>q8xM)jp{UYn7h{aI=NNkjx3N(jc6Bt8t)0@1lf4kry6gzf4u868n5G%@s3y6UaVIPINI1V;2b0m zm86ml_)SuY2Hb&kkPUc4ssU3O^i1%Ej0T)#JE6P-h6QygUy3$lFkqjozU3MZkEf8; z6Um8;KJSnd5q&z6jxzeZPzzaoA(gCB24}pA)#FLzB!=21auPzV6X_&FttQpf1;}Pi z8dFEH%N7(?je-blFJ;NCE!4m*9uCDKc``Yf4fB0+G8*P7rdoypeO3g<$hS}d z7R+hnG=}RZEv`7uCJz=$^a34HI1pXC5@t69;9Bug6l@QFuhqi+m}d}*HY0XK=fbBj4pW+ zy7VHw7_MKDUI^FTq_>MJ&?OJ^%WH~jm|nX0RK(ZrqWwe)714+EVW@pe`XJQKA?LWL ziDdk5EmXvRQ>h5HL+eZWGE}}NeGw|>l5=fTlHN^EKhlpi*hTuG2IrCUWVpYPiUk5x z#v5s{07Jh&>Cdp)P5L8j29NNN;{tL4Lu4Ph z03mWAxzI&KB+FZ=$P%D1-b$A&7m2%C$^#V$5Ru0WQzGA4_=e2HZ7>5E@n zeX)q?3&zkx$Pk9&Z)6BU@e*>0i=wcTe3u2Z1@BEG@bWh-oI}Y_2J#Ow6oI^yTq*^5 zf^>5l8He@dyGAo<&BULH#9yv|W{Id0eg2ut$Yl)4gXA)V6TObB^R0B#?7%?62L`-Go{ zrmk@5cO$ux4YP>ch=w_ujCO~~$T5bDVfBj17*ua88SB==zM0(2I;l%;MxES3ZgD$d(|jwrmDM|p z+=}XrC*yfNe3e)G*k~!84&gd2)NC%TNe_BOuK!q(K+ZlEo`0+Zd); z!&8Cw#T$IAczZV5n9<^Pay#pxA-Ns(a0j`=q6NFDB}P4btV&cMq`?4sD6-5PiJ9$V zMXo|ovwW<`RTu%`XymfS)9DDu79m&%grl(wASnQ_A`gq3+Iy#fuwzsE#1m^$jG|qh z5uiz;UAB7S`-)MtOLaN`KJ@}X(Jl~R#N-^VDMTUau^8^|!YNX5OTTw_n_^cdqzKWr z8Lg!}UpNIist14d@mz0HWQG=U4*_h2wii^;Hbp`{Dodg&-kzsKIUd63ZfD`z!Alt( zU>v6z(zdf`Petv{B5Xy(gfPJE#&JrVi(83sPgT^$HMgnGH5+i({5Bi}TWsG5L@{8( zH4ED@1vU&%MyvxX@}chW3RQniD+(xV>aSi`EHZ zR)^(pBALjvY+EuBY1uo;oqWXs11@?1{(i!fvqKS|LUX7K%hV3V zj*eAM6d&i3=@m9G+F_!&om;%orXD=#325I%?qX=SCwC#V?z5!v@ z@*Z*zYgtL|K`rkk_xf9&;8?+hvl7J}TvT3nNe`&pNA6<)JCgel!28Mln1WF60rCK= z*NHrU>iviO$Ers|7Z`#Mk_TD6Q^$c9Z4;6B z&Nxbegdgee6d7K{K)vq_x$^eO#J4Q?R5@*3-D!Kvnl>JX_ZUaZ zC(x^U_Am{qBy&HPLYrXv!6*P>olGV(*6L3tBi5QireM~BdQ-_%R&OAgit0T=9&zho z-1n+>E?^7*#A#$2gE)vxLlCEv=?o$^tfLb}(5kH&3`~f$-J8NHi3`TS-V`aM0PRP~ zqYUi}$fF4D8DxepVstV`ICB zJchxjd_xxGjUK)8s?|h7gS>sQ#3^x?q(-)s^z9uKBbVUrPh?2`pm9 zhO@{lHs&E@78>(xGCO$8Ke3zT!EzQexUuzJpnTJf00!(5qtKUg(h zF9UJ|2Xdnetz-9F>mbv&b7cux!Zmv zv+{BBI0HF>JdQxlBl8516MZ0m!2z`pV$A4eqdA|z&t^oU|{}3o5SFG6rQnS%#o2C(8vWix?F29J}@> zJFc+fmz}+Y4RZxq!C)>SD-g_;WTgOeg^k%tcYvP(W}O{Ic#=HHpgcvML{Oe0PYF=q zhCY3@2l3Y59^S%?u!^i=FxQe*2(=t$0010BpRiH>WDA zNEHM5JgGt;*N`;~r1S6;7wiAw>vc2|9-{AUvOP_nW{_&g(+JX9vQ|Lu72kjl;VY^P zWK$c{jRK}gl4S5-CrJc<9a$HMsjhi31>3^L^cnIDgY*V@20?n3JS$)dH>bs^(RDmE zj*OxWsOnOK9x{#qE$u|igOA6)E=^f_hb0;5f(kR+0)g7(^5EA#P%z~xcafgub=JJ+ zLi^T&hVB`li{Yl8EnL*#mkXerps{vO6u)nQq?ZdIfkAW{{i`ni2sF1plZ~n8V2%j9 z?P_jQIKcEgudn%IcSO4c`UE?`^n4*D3(VCP8vr<~cc%lO!0Uqh#0Bsp0|2w~DOl!y z8(A+@Tri^7u8OzI+I5qf0fHd}J;*P1QA4QsbLav7wlyM&DM+LMK)Vf?+G9wzyBP0 zi7~=USN0Y`>DQ3*b)+fXwzQ7VKHq_A3@_r|yZ8EDI#H{r-k+NSyvvm*h!ozY=zW;Mlgx z#C4`#Dx8|QIFx!Wx0d9)IQ$PbXXN7ghcdhuckE9Y9m)k$&&8o!7zofI#&Iar zp#N{_Uv){51P6lm8V(M&ph~RPI^M}l@X0I;rNa$%y#R_`09ok(s3*{(Z=%GF5-GH@ zAA@3GIb$V5I84}3001{iq%bcX3=U_JZ4UbY06V<}gqai;z^-F^^JEEl96{T^LSA7) zUYERrg#1A5mxv z&=T!sEl%{cz<4)N9j-A}I4pqp@C=&5RW0xuRGliPOal=Y`EG`;yCo+HwM}iU6fi_Q z0NT^4OFGNQa+;bfruM1|IGEcaE;>yo8_Z+k0uMa(gtV#L|T)Ebd*3E&8V=& zXsU>E5rv|uBF8if7nzR7*HmGqi^FTG*tbx#tmI4)Zcph5z4&&Q*Q9WJh;T2E*B02b zsWC`i(=z&BC$BT5eHM8gDeeD~|GG+B?E6LqM8{1ElN*C-!DhB(={wSsc&x-Z&xMsM z0{l*I=9fSQQ2LrwT$sORiepld=bEuNGZ`ZTY+-laOmQAA&R;Xty(EjyZ;&?_ozEd} zAUeNE-VCO5GqvWT3;0{)Ee7#i@)m;lHhEhHQ6+DQ66bIj$Q@(kX8sD>Sa^rL!}{t^ z-a&o6OWtLDiJJ{*90^jZN2NHR-j^sD;M!Y;4~I=;6T{(rvI*hv9(m6hFGQ8V6gtZt z=Gx|p?G*JlK-W&%c^H0?uj}{8`>g8=$or`4&1AFHH4A8gQP+j;sa=7)Zjmx*rQ||; z)XBAl#a7qI)~2CY&h1v77TMHW3f8r2b+^R(TgbCma*+ibb{~bMAV5RtUv&v2R0;Gv zR~QAZ+&We_b!nBreNHPL=>zfsqs0~E14N4t$%j5x@Wvy3L_T6IuOc6zmLHRk{Vh>E z5>SLw030rOvR&9MB?X~}%!&hL6It&2d@l2w`emsEM)Yh{bTvVcP zF(Nt@&wrcL^KU;G0IsgW`WBiN#Q_vVqm^8T!5y0#oSTrpkeWDXaHX(O zIsmMv{Lr3bqzj;lLpIoWM8Cu%X{T_diK}iqh2mhA6Qso~87;!@B3-4tuvJF^iIOqy zP>x847RP&zUP{Kg0Gg!(puHEsO)h}uQevKgH_yk2X79-}(K+Ib)F;7s$zIkCQ z_GsYV8Sf6Ir9}&e(MxWFUhfbtJ?WK(Jbo5pV1kmfKpWK=5bXnBNP_Be`-nb}U2>T#4xGqCuT%yGvB7!hZE91bs0cwv6!r{h z)yQDXJy2EtrnH9?kf&D;RoF~b8l$8&MV_o=E}3AH&t4|%w>_x-ZIzCQp6C_PyIsC+ zoeqGGp6d=J_qYI#Ne945UR(KI7eHG9fECHDO4DxYodl01_>Atep#eecKpcAoNe9}= zUh25J2i(C`G61lY(BZvM6z#8JUB5hv~`( zMGQ`o@+93H#=$a;&xF6(Vk`L(ig<$4S#|U*NJr;%uWaa@Qyfy$4Oht|0bf&_Egz;x zXj7XhuPR~;>6oQesd9t;&K9zTnU9mn7GyqtLOyZqe<2iK@2m<76i@Y_>T+rC^jud|Khj7Bsdd`{uo?!lfdr@ve%idQ1-Hd1auhLe6X*{g|tgI{OCA zGsOg52h&gU4%vQ4i0b<;0xXF_I^Cw&8Xu%U1l zi1=PF$HD_wZo5SQF39s|Pmg1%X5ja_(ex^d!AOQt+ zphW4i=grjO#7!oib+2L3oVq-S$gRLzQ&6b3dus%+XeAv#)27s0fxK115W1_5z=SPM zcSSexYw2L2kDCBZ+ava`3>tw99(?xZvJ}C~-2i!dlVIS}Q~r*+F(N7FkJl zAQt(Gd?jI#9;sO*wvA765C@=fr(}`XHdGt2NDsx_d03?6I&f$TEYdS=7EwJYidls9 z@ox>#FAG&wVfMZP9qGZtAzzD6wa4f#gGB4?{&!E7zkD1chr z3X-Z3RD-t%0c{jar?VAyoQFx6j0;TCD{Us}rQk)*B>Uxh1Puy}1B(W#;SL+v!~u$$ zAsOkF37ed)a8cS8>}r=ydIYh_x8z&KCTqyIh)upD-$~e{cN%Qcl8@KbB#0Vl;3?^q zjJ8D85uJLc&nA9d(kE>;>60d#$aG09hi$QmLYwr-giU&5A)9&7dE!kk7`X@@BcbTo11j@@YD6erSue(tCSWwWx6x}TG^WNYWeNEl_ zq;HA+1Ry<*>I*jMLHbu+^0wqS%KN4-oW4*+00ymaC}KV0D=~kMgxW&fPJgBU2Wks} z82yb7QX7Fq`ADOQ`WshETZ*Q2e^nSb3sZrJCB}o^h^79jP!(?{s*`(|UK+0S9-ass zuJoZYpk#n5v;}k!=M%tpo|GtzoPp=J1B~KqE)q>Ls8JjavFd zMw{(Q+6+{vI5uJ`0AI>r!*vbkO$xRI#)UAkfeIEAcUl7tMFbb63yrecDZ^rq8Vlu) zOYrjzP~C*48&!x+j1I*dbG|CCq7_>4J^7xkoO{XlXyx2Vc3LZ^=b&lptllqVH>$UX z>~Ti|uA@%LlHU_0f4IuIA9VD&bGh$F@*{)s7x@vv*h}`JzN$;$1v$^f|Q`@@Mih23eZz19<_y$40LSmptfz+(-5?khx?Z0=b{;7eE&JKwjv% zx0)=WhrdASQpmjp6g)rH1IdC#zRR{zUcuB7e!dzS!fdfHMTUYmgTh z&EMp22C^>s8-YAX4tl!&ANe1vcNqB}s&|MSl6O4>cTI1n#=(7CdN}++_^id=uT<*V zD@4~A=*IMm1CPURI+W-lB2XHF(hzIWlzs^=)i;$(}z+KloqiTC(|#X zMFL6^a+I#{Xb*S3O71{76$6xF)gcfB`Qs%=cQR*hW zDIA13=X8WgIkYWjaL=G$0$c(m#D_^8D6PXK>oL%0(Juk?VNi0I3p#0b;e2p)pt#Z=N_%;Fs1H!;vmW};FQJFS zq2zF(heYW)F5(x_+mcux1HuiUNdpG%T>2$|YX~I`G4-sW!qUnSzXmJ(fa~rl@~!E^ z*>2B`iz;E4>H|GX5Y}(e267OE_}Z z<2yRFK<-8_azkBO4uwfym=d`w<;aZ=LJsX6t&_@tXIpjgwQo1B@n+9s>!nv&=+cek zWw3WCq<__=!?6WhbUUZkEkUoX^NqDj@R4{-X#Z0>+O~ibrA|Z`OyU(xY~2gjE}UCr zaNun=E3r%I?Jm8qvf!jepxcDQNS8pj2{(tjCra;d2{a6d1EzAUL3Qcf5(3?hHKP;w z89<;1WCNST2llW#u;Cz(aM&3u#TNZUMKEq;FrTuCSo)apcoJv~;i$)Yhg-7mcOl*B zfdt&mVr=`=pj2QY6^3#;V1^Z=Gl2?qF}7obs*CcsC70X~GIf*oChxK(fkO%h_0Tn3#a zC>&r=JMw@^Fc=20R`jpBbhd;+A7&Xq9cAjj7b#aMlLg6e5t{5t(os6cl^8IZV&mvv zb?JNwLR0YO#*r9A6gfgug$OAZp{YXP6HsV@i_k(q1{Q|c%Iea^5`-SXmU>1AO%o!3 zU4*6ykrRN>5*MMxu=<@s|EfzN6Hs6<`E)FI86otjKnWM2M+Hd)gzV%)l!ulAb)KSs z)upQ?2+hD2se@2}l1oB+XW31ZuCoRW50)1$&p=Vn75Lp9!(7kZ+|p-UqS6_L&3vq1 zb?JJ^7#_zjv69vOcK!MoIJeo@D~ol%VEsN}4b5HD4Lj ze3PX4LJx-n_XRZvUnQSDJocp?egs|#YQ9y{e3^%PlCh71ntzU)V-w;l$BE`9yV93q zvxe$^6K;_C?ZEFbOk~!q@Q%pr5Y!ypcYy?X(xbwX#_2)L_u=MvM85`%=qU`7j>rfc z(O)u{;Fz);o`_1T@Gu$7o&k84Wl3O`!CiYF%+;8e7|dQlFzFR}M-|kdv6qVJ_ajmB7+I{mwlvL>m8<95d^aW z!$iYO;{6~Urg>OU^J8#xJj`|hD6PZRL84s{ypzC}Sk@W*S9^ngJzdsYcYkl80z3lB zJMq7QVD`c=T>^v(F|w2Z(HTL_&&AC#0R{x16v4bhQ7St>2&S;1#4v{jz>H#rM`1<+ zCra1{Vwl$iz>IlGS283B&k=a+h;(smiL&Jj62JS|8Fp)~)S~8wckzte6x94?Nplku zg!K-mG5+3#_qS2+Mc&@cK|#&$!o6d9LV`=LEQS&uda}KZ6}|=zkVfF-Xha<#We?CV z!2v=YwT)eW3X4uFd<_~kfghT%Mi0_2p%L}fHgy`Y*TjXeF4*(9I|%BT25?6}lOq_o zN%TtqcO;Y?>41ZG?zHEmwv^lt})Z^sC;nSKd`IUY)mcL+nDRfsgIF5BW2>TM2>i9%ghaY-R&coj-r z#obCF*dSC_87dBNaas?k-A_s$FWkQJnmorF06aW^iuA;*J)`1h^h==P2~ctZqoTR4 z#$1;)t8Lb&hhCMe(HHbfXw(5pIyj`~Tzn#wp2%A4pkG3Zj!@E(wXiZKlzoF4`7l*t zHeh6?1Lz^yNeujV^h*HW2}(L4@X^sV(Xq*5F!*@@PUtXoe2mozJy$!Kb+VIw37wn* zC8zLF<1~r@`#S0L2p6uP=5T3EDzj{;^z5xO!{P_}C17zXl$AB+>!IW;G zNZut9x`9e{xPsdN50Vr5Ou*nwhTY%vOTdnvadyYUIs}CNi4(dZyGrLFG|oy%*98_- zS)PU0XOmCBF78?N%UVCz7baN)ON=Fw0KLvE~;ACDJ^77B}~yfRVl zJ`Pp*f<3Z+fPFtUGP=O^6GnC(l$?i0c5?G%Ie1|hiTlHk{aHh*O#2HB2SCXH+z^Dx zUB)WXz2O|HP~LFna#s;3cLM>5feb;aTL%gVo)0DGGX(Q#{vRrIiB*7O-iAcgfN)je zXYdVUg)C;}XSzp%co40O-qPhqv>;n4^Gm^Vyz~H)-xf36r<|cX&M7^_C!#~GOzjS7 z|Ix-SUnPaNg87L2DWgM2D=y)SBRZO$j!2Gf8~8@#zS%8~NO%hzx>vor zTB}2WrIXn@?V-0;WngiJ4yVcGz&S8yB65SJGgkPJc-&0e;_M}%){0!pzUk&~p_g~V z2((FuIsuH)CT;4pNs~ITJ%JI%MdUJ~j>tQ0jGLvT^-(96^9~hl|AY6TV-#6A3-_@1 zv&(x>x$-{2PGh9s`3Lh5UMKDfZ=gm27O+} z@EJwF1bi-slFKnZqrLc~$Q9>$V2;OUTZ~ag+XT4+I=O-&FqVD^2wVvzS7HQUw&3bB z4?T18Cf4p@`X#g* z2PNY??F6h(RA?*2*(ZACk>-73w5B@XX4d-@`X%&!3zXb~dk0!ittp?DET6&Y(GlnO zWTy>(*pR7w-^w7*q+bH$@lY}zLk4;Po zpyakd=nH~3KAnut(#2JH)g#m?J^k0oYa_(pMEp&q_I8H*Li#1(eg~A?fpO0|0qWgQayN!*tz*oNoP@{Lg+06>lU}OD#o7uji?45nx~OyaCxt}VP`j&~k34YY zxg?R?cJcBNqu4z_m3tV)o}^y_#qNcYdp#5b$y${x2d`{=9-oV@IM|fW#eLBFJ_dOW z{SqKkoqB&Dpq;M9V!P69pv)MT{ zAE=ORix2bx7|a7~pzG+DFi@(#{}VXSYI~rrcf)dPahJw=gspXvLKq7kftAE7m}A8e zoQ|Vj`3N2aEFWYec%FUu zy-dG^p6HVGa9~dxIjz{sW0X+f3XJ<*foCWV{X{~XfunFaAtnO~lNoxi(=P!%x~5GD zL=W^am$yeN4ZEo@PMF zjKH3@28^U<;7A?=7>_ad+vt}7pV|sD1L4y*5WSQ-3o|TTtC)VA1u$kY_+Qd50sd?# znT_FFdkp`IqDmM;Epc&s-b?j@qoDbF8Exci1ci&ARtWV0iStLGA|IHJ%G<%&f9$gd2c?np3flvOuq!k3!r2{AmjtK6k#bn2gB#Q_XNOr zg2DflehKiYwYLz%xAta!-aA)i)eGEoZVJ0cc$gw|t}5!r16P%X+{>ls8uIk!V#LI` zDofivcs)1J?pXx%Tf}JlJN*)9yBJCqduR(>`e(BIFTw8V7ijlTdv*zfe2{(#ke5Qq z(m=@nOKJC<_ix)h=cR4;oQG8-UqqI{V3yH=5{-Td16>X!%Yz0=biS55r#iK_d-|t6 zg8qRcpqqphYy@HY^?%ws3&1FjE{@M^lc^*z0 z>v}U~ZjE-{&9JfAWIr|4V%ZM|3D>mm5;OH0cRGP~B1}EGQ7u+a^nziFW>4-K zSJFcBO18qrR+D{Cs>QOu4P=|9eS?PmmP*%+UWK;9#&(l^FRI0|zXN24(mvjM=@d0a z%Jr?4=AFV$9KF+I*@tSeEbju@rL>IqF0?GS*0fA7V|JS?`%x{HmYi4bs+K}(_?>Lh*8u1*+J|$Xga6>)nXlV2;`8mCyY(Zg9$Ek(6hR!@MOP>wMk zPtvfa9K-hSxNVC43bnm*aH8|pNpyMAbUJ0I7VC8Awc;t|MV616^3&LH+H_Dws>M3! z49FSNK{2oI&2RFb#lEwq<0?}v)^X=R&Z&-z^>%XCcmKFtq%+dX&-11p0;m?NhYKJV zlszau!nufj7fr`irCO}xE`eN99j7|8j_-Kcq@1m;?|2j^@|XMZZ1-jKciD6<)u|Ti zT4-*D zi*>{ekQ*^aDCei!yMA%l{H*Ow9Dmbfy9w1|*`^ouzgV*Uj=yji^YWsb=`Ke-Y`0+d zmZ{HXREyOoy)6D!IczPXhV3?X+%_H5nrg8Q`VHha?{rty(?fld&G5zelEX=}xs+=kh1WpUQJl zWURli?=RDFJ*gJ!xW^!mRmZ8W!Sc^-#(q)U^PRtisEnPS@0|Xq8GC{=dty54-c*Zq z)=xp6D$iPx+n!sTS+F=OE8j$Hl%{*LOW(5qrv9*-VR09Q&i>p6~i21&Tb_ zQ=JE${)+lxKjeCPBj$zay82Ts)^)uEd1<A%`KCEO{OGy6SaZmb@=}-}QbVOFqSYs`=EECEv=vjeMKR zQrhNeyQl3XOX)79yOZv|ETylLzHR#UD6ggeBmG~plp$}1vKcC%9GT(U46|e@W2%ha z8U0Xh%6Ks25n0N#B-7?hTVyHo^vugLuau=Mo3k9sa#WVG*38-}Yg<{$RybSbY=N?r zJ!|%&*^A3kj!HQi=4gWQiNB4%y)5}J@L%sACQCW>Iel}cMH!LvNY3N3lq*B70=WvK zJe})Cu3NH{yHoD3a}PoJERS8DRI-#ObDqL^ilN+;=U^V3N8S>7tLLqS@_62>d2zk@ z>gH>guLH_o@;%A-T$b{W%>QkEoPYiw^54t??3kmI_uVSifK+ zlwTDLEjV753h_d2g*;IP73yDTAj%1a78F{Ha(AIKh0e=T;bny*3U5Pss_^x~zsOS2 ztVN3!#q|{(Uvz%aMJP8HJyaCqP^?9<9>sd2+*|Biv5T@)I!oyyrN2b^bLmH=AInl1 zW0`Da{84r+GqB8Hl#|OWF0&Nn)-uP+oRp=qx5_>(`$Co~l&nyrLT!{m75Z1e`Bd0a z;b?^uvQ)8q#bFgk$Wo=iN=+-Zkfq9{D%Y%BN0zD-s}fkHI?C}?=2yY_RJmE@ag}GX z6p%HbXaLSLpnJfu02~((9&k9|7|MSF<-pXk6j(E`RUqaq@Y}%UfvZs74}2Z?pDa}^ zQMGzijBnM^RcBV6gYr(*msMZOQnkF*%2tDa)VW{hbse;;>smKM-ORF7uX4Rc_26Ii zpEs~?;2=v4YBgxxpq(r=Db%D=lK_+@G{ei-W_0!%-d!{werpSsLjyGVRFpC|ix}HL@?tO(PGEgrALa9OXAE9m)cuDvYX( za`dQ~qc9$$){WXTYQHRv=A+$4!*51sAN}R%k|;-vo;e!(M{gc|Y&7OG#1P^ik{e}} zkmez+P%a7y55aYZoDaDhg7_SheN3q_Wl=UA({oH8lsm_q8w0-?^C;9N6!8*TD>Nvy zBgzq>GecoF^rz52L!ZdfSb1#vv6)bI7(00EFqFr}ULOm;9OpGI*SNg0G|zip?s@r8 z)|l6J9^!l6{CQ#XaJ}>1&i9yal%@Fv=LgKMhBA2mtofLig?AVJyYQ_nEo!-_@1g-H zr!QKyXf4Xai>@w0d@a7Q_}Su@va}@gk}sFwI+rwA(qjqye98DFiX|6Fu0FN;tSqf*yr%n_ zUb3{I)`p-B=x^h&jng+`|HdsFPi{OTOJROt`N9gKtQXcP4E_*yJM2~1zp}I`Xw%o5 zhM=6kDQpwQW3%t(yqgQ4th>46<}R`n-ZH#zIIcf@X879h^|BOEI-*`gLzDv|#z(-P zBA##2Z*h{PExERo+fotbnk{>`9FV20c3XY6ra{?u>sMO`$;f(BGc=dphsIc8Zy}#`K z2KyVMoV$O+e#FK8e-5}DfWIGXc(Cii9w;{+JbV!C4$V2V{t)8gaI?d`4#VFMA3l8b zFy{G4k0T?GgrIzRR6d$omX0<&+Vv=oJG$@a<)et7W9g3-K2{9nH^*iin~n17vA>Qz zm8Ii_jt3sEj`HsDe~-hDPWYY3cLL*oqV|dQCpw{ga#D8^aegw#$aUUQ_WBgJ~idkbd=XmJv{~gIBhuXe;V;~`n%IxPGg)-|8)A#)A0W@ z!_G`UgX=!C`OL91h_f?y&ir%cjVzrlcedf#CMYA$o;Z6N<->FA9Q^X!7v~C{D~fXF zxwYrkqda-;mvgse>AWrebhIDJ$>*1yUy1VQ`Jd03$f zE-pv;@DjTOdzZ>yYH$hTe5wDXahE2dym0B>rH8V_Z2ZbGoAv+k=Wp2##&t|$5=7^E z`7M(pw{0S~b-v%c%(;a@jnc`}aDB_JU%f}J*mxxaz>Km$$v=9)J%%A zq@1ZFdjau@q1s7xc9b)eq%R`jF*TLdP0F*ToVg@_A@7f|5v+bvpDpE#C5wxB$E@Mr zkM8xdv4+WE)|4}sY%b^>vlsQb=qT1Wxy+t&29woA(G!I4eEmgXIGi<2P7|q|%w%_A z@d?Z3$!#{3GnydaeO{Gwn<6eY_S4a99_x@2rdT=6DdvLTze4-7PAO&fl^&3yF8Uo_ z5cQtbIMyX4d4bXsQrv~V!yBUB1M_FyQkpj?Jt9S3{5!lNDn|@wJyN1qC_N*^4!}FS zBPwS!WxZ0WcPKq1MGu1Vg=0F_CnfuX(kD{nw}kQg8hAJRxgi`h5Am9$++=}uyh zEVz?~OEqS}!lf*`l+vxlK)u7QXrSnKIb&YY;~SB9oW!m<8zmg<-43R7GBH^1aWWb# zU6i9a8R@4R;b^GPqf6^pi14-d`UE!U+kjen6pFHnVz6aE)}|5N&)7`O!ZAPt;3^+m0+>DUC}dI@tq zrTdA&OQ8GF;F&)xjJ)Hc1vnj>B)l-;Ua0g$F@PW7i8O%b7rK$&=+u(#2zh!oML6V# zIi%7l#UOs5Q_>(>cwsEnVbg?fezCwpLH$U+s`l3lY_9Ov zkLRySpA`f95q(zew-4ET;kO^xZ)VYp>W=h@4QL}76beV95^}& zyG%EI?jFb%3qSreeysFmG030Dm!teSLKo%FRoN2Z&!5hpl|C&7`V;yz4Yc_=fhgB5 z#g+-z{yYGc+;L4@jqDyF}1fSI{T}M@){D1y0nWgWshx zeOs32VtYjVSYP}oV@OPp6~>S{j+U`~B95#xj+C(^Cdo=;i6+VXAbQl_6{^Dyh>)`0 zkWz+~m?$d_E1D?t5Ao3tlA3P(Y_73GBD$jvmK_sumNeo_8EazFl1Qwn;*GatCq%p@op@8moS3*I6mv9jsy9Re*eMZu zNh|b};U^|9iG`m=2)1QsLb;t@)d8T${DMgOVVA4H%g z{XkU)tC-Ma5Uezzjue@$m+23f<8c~|KlH0F%&v&&O&-y!j9@XT$s~elQdJ+XjA2(r z$R?kVRfesY*kly8G_f{O3vlG0l>S-7ZSsm+W$cQ{O=hthcj>iR$Zm)bPJSV*3}Z3D z$uNu~mty)-Nd*0dn3RhBBH}oC#<4P%#Uv-wSf)vi{bn@Y;iACyVZVyNPQHPy3~n*e z$vC**5#Yax08iclt_*T9*~vV}Ee3j8c2@*?@(*-nu!{*#0l{u5;C1=feG%{}BjA-m zFD5;O1U*fX8F^||S5 zB_hFyTbFnFpE=10XA!IDdsoruuc(-FP2`=7PP{%6N#e_2a$6`&N1he_m$?nBb-L$o%rP)jFa+a$Mnk_kvBW0zZ)Z7Rf**D zzNBN`Z%#hKaYXWock(egkK*RXlz^gcege6ZxcL$J$DCi{TblEba2}C|5|)QBUXjn~ z;Z>O8PAIj=LLv*rH~T2tnKO}aAd!g@oQcSh@PQY;rew}W(a-6)ii9K*k}}aGq;5`1 z!ihvu`kPq!T$vle1a4`KrOw zh#V$zn5BI5q1>FugmZ~J_Hpx=>1K?6ek6a?4+TVjl{cM8WFnD$Xu^8eapq(u984s$ zkDkm-j%U6(Q{}XBJiW+iBB#A8H~l~R%y~^XnaFFOCa+;!ZB4(sV*aDOF3)&IkafE0&s6FK%WCAxAvt4MSr(fz-PEI!AZlbvulk?cNsvWuJW@HqoL=uw|%7YR=! zy!a%nkI}}Q^n}xir1x2p9yzV)w{7usE>d3f>sf!1^+eYD7#S_THq4n%IG)ISpDpv5 zoRczLboNue)XgPwpvZyo&0im@ojDH*=M#DG^X5SsZ*?w=d=)G;Sq5xJ&%}cZrHIx6wJZ zG{0+@nHLgyQRKyh=CY67-kckSGb-ZrV-K>h7r#KajmnRBUlAWCbD0+rDKdT|Cp_%a zj#KpO8D5MR6HfVQ2U|FE{Kq%iF{xHgJE+*OB{7Wwntu`F_3;*5_uhYAN3 zIn?TMs5*}};$=l1O`JR-^7H%0-JDB>lZsqwmAO=%PY3eyBA>oLu0`%kyfHH8RN<&1 zr&?`JRp-^IyrRgfiI+1(zK-A6Q*MoX4t^A`EF3m|gC?9SamOjfX>;-b;k1c686p_s zKmO)BS>d$ePS&dLWR*d!{1j^nuPX9w{Nr6YjG~@6;}&zXFq~Hx&YL)sAe{fh$34b@ zJMo&rfj@j8g%c*;*u^;ULta}rapFyc2!j7_?9DIXgcFOGa7pGRoI2>uKh21rD06&m zdc3;_uPd_h|CbrmgDkc`?|7Osvv6dQnUid0rlb)!JD2D6MRxwY*+gXTk3Zh#3@w~l zWauQFp;cKr>W?~{;tfTX{`gr#Wa7_1rZI2V<>ZZpQ-A&m5KjMT#@u`hBAi;>f+YD{ z5Ob1HKA|z4Hx>E%)8r2GaEtQuj&JnMi0uR3TsZgV9em;JpMJc}HzmTk#Z5`FxhXLx z4%?_7L5cdQ(hR(%Na3G8rI<%wl%H>`&1qaXxJcv4E{#(nNkyqV@(;Hwm3|)3pSKoi z{qv<7k=8%&SesM3aB`8_lVxhBgyNu`-lKj1wh?bDGW_SwIwH$|-tjhPdEw|H%O~3` zZ%QiaOdplw{dthc@t-&6h#dd<$J?Ceg|mx1pS<%t<~PopHpul+={}fu5b6H&ryr5> zKmVAUQ@(I`k@Ay$%BKWl7jugrmF@fTP9ocX{>&q?ed3I{IpYhb7a2cAWPD0A(SNSZ zpLY?-K5-I{Ncf2}?&gFq9A6~-6qE2N*(ksM(TjHzc|URTkI4IpH}2-#FPvZG{uGt_ zRX6=TMDkC(BqSDq#2b6_0w4lFEC4BP0Z_jPc*}c|Io0`PZkoeo(j7YGp$Vu48U3j`&k*bf~I6zfFd=P0pGSjQZg z*9s97VyzHsMU)RHUQ`Sci-mP0DzRW#$2^!93=tS&!4M0E!Utl%$QUBl4eQ8PV%@Nw zc`&aXA~+OzLpZ4QIA~(d1zvPSnEt$Zbv{fi9>OOQ(-*C^Z}S2o0z@nz;>CxC4@55_ zwfQ$<5fO`swI=e!J}>h^B7#ICi6r*qi2ki3aVg)?TF-;UdSV^ZBErKu=fS+Dh(Hl* zigyla!p- z8qPH)fWrAC5kMkhhT)phQ4flXE83bBPJ6=6tpYDiKsk)se03yki2ZE}ts` zO9Ym+IcQQoA7yaO7r`ZhD=9m(HJ*EPfZ=hXg(AR2fLWuHCiQcQ4l)+Z7mFYhL6+1V z+FH*)CeW($B_hy7pjoSZ$fV@F$@N@gg0e2(CW2A~WpZ`&q;_4(z}z7MQv_yGbKvBB zzA?dBo$nICDS|UOJ9|>RHf4bB5dkU!G$}f9azE#oAYI1yi69k0n%o^esa{`9pl0I- zM4*a5O{$KZ63&}~^(}K0ftnH~TU=w(O~&}Ma!=?lWU*}gkXTfc?mUVZOc`@$URXu2 ziocmE{vNlL`+)Lqf=}m1#QK^ta@u#C9OjzjY)r<+|+8FNt;8I;KU0hnR;C^#SwREP`3A&EoZP688aH z`a*EzKl)nmF#dyBqQ%nip-Y1}&U$>uyiALLPU0zA1eNs!RbtLX?3dD4#5yh9A~D@j z^!@St&%9QPpcZSjcuAd1d_eWmdKSMbmh6w0GR5*E#xk*efR^p5Q9q~mvj}eCkcsV( zqW_QUgXa5k5!}h-o=gPD#|@CAJf6|t-^k2wh{ap@MN;--^^(e&Oz7yc5d@l<(d>6oD@sF|iy`^!xdJ z&wQgV0$<$di+A!;kPk$^tLM-E5R3ljPrPEW6Jws3K44z>MewJfq@S1$C;GOYgr|JB zZy5hmtpCHS@iI zNCGKv9T352UBQ@G^P&2&%T@fTxFrytkyzd+`b~V_Gv5}7L?CVp#9IU@*au?2Rq$Ng z7bJde7VD#!gT(X!^Syyc1}S)5NK6M5eOpfgRK0a@g1;2E2-Y(@B2vU$B$f}DZxcj9 z5Vr~9Ed=2M3~wbw=v=0o{^U+A{z}{@h_xxP)+W)fb@`t8UO^-Uu}+A41>plGA5h*e z1n_^v{epGnY_W!l`AAG3pnC@M-|zfSBnRP)iRp}@Z|n0v^NR|R9K;Q!cu^sIAeIl< z=$u-{yczjc+&@@f{uXPhn3Kfz0rNeCNDyNEh_!wswquI^ts^;_o{u(tsQC{o=U1LF zM<3}hL%|G8&oVQa5ic~-}69Lfc(uH7Y+_gFo9aQpJCzWvuI zC$I+g;P$_=hB|kq*LkrhK=v&OmwD3`D%x?fQK$(p80$MmT(v1X~-pzO(-r&@$^ z8EcX1SCo%gONaDK?~sMHa=`gG^k%IczC*c!wQ=|jP?l#M9lt?2iFI<^gYqEj?D&}Jk*m7MB~aF6UFE?jC$VnwPblxP z?oM7z@05o1aB7IMGwbQJ5@iJI<#Y$-L)P0F`e>mj@eV4O^zSmLy&KCRiVBh&YVS2xpY-yTuOrNF}Tb2g%lV&tq zo(A)i<~&=G)|Tnh8rjOU0Vo@?RcVLeza4CK+DB|ny7X*qx~A;=bQ4f+VXM-eVe8Yq zWb3~uz&3o*o^AYMHVgaW0^5|{j)kSq!`7#-%=GE2vGDZkQ0`+98M3l183wVf8E{=0 z{$SfPu4X$j&0#w;k7K*CjAr^Qv)P`kmDt{Fx!At!Y1#f9nCl$=>|l=j>`+e54(IY_ zM{*Zu`rI|xu{?h4c-{i+M7}_FGJhAQ&p(u%DNuvy3$$iu3l?YR3jWQ`7plheg<7%; zg~u~};f3sCkzPz+WF)&(Bn;&tcDZODrY}00{qW^PrvGv=`|-;&C~vVV#nUi-@x1J( z;w@12VpoeVMEO0tRy>?tE3uUQTyhh;R`NO1mwe5xmny{crK+$SrGin;U^h#hLwTFs zDvdcTy^H-?dLPP*>~FYCkZl)b|4mYc%vl-tep<<7AO!~P9~j|Sdk|5f#1`l=b&o2moZ z+o~rytCo@TYW8rbP+v+&~>Mgllb&N&z@40>T>nMNascPVS zYUJY%H4s-ddUJgZI`Rzca6do-MjauxS%2;XUVgBu#9 zWBNw9xUo?Slx?|Jqa`Rea_>gBP~PP}jXjyZaW?MTxB<#e+^_LWl&g7~#y_Hb$kR3P zX8I;sdHN>)JbhDto}pf5K~1>0l1+qdL}+D|~ah!^gF<2!WW zMLNtzxt160fN|*X2QStU`LE+v{$&^B(=Ii6i7rD>PUa=M>_&Nxm+JDC>ASk|(p{^g zY{koT#W;3d$IEuThVoBdt_Q}iM=xH!2l8N#H@rg6Vocw&8n4(BzSHw5uhc6i)AuUP zEBC^A_8P>i^x4k?`Y~RmUwNkQSA_@m&&{h2@aKU8aDD^2@M>Sx=G6z*;ME2WV)}s- zdCjl;^IC)Y@tT9+$AiLo?ZNYTogwph?IFjQe#kXmcW7#+ADV&J8(JS_N8Vs4^5oD6 z-f-w$-e~AU-e`C^-gx+Ylt+2vZ?f?wBj)qQBaZNBsAM z|MBpF@wNDX@raG_OZnjOk5RtmLndHtm{5oho6s5M5I%eY^3H@q{F{kxOh54pK4M~R zlnr?B#BnHR^N|yO<)bF$V){w>`M60K?@5FB_(>=E#K~#+q{-cxesUi^c{0v%@;*Lg zGOl;>OFnf9){!Z7__Qg(D97;WQ!b(Wm47=Gu|3tB&zRaCWnVsXD$aT8YCdb~OQxS@ z$7fF~jIubNJFO|o?tJ029Vn0SMblpM#nX%N@1}pnmrUQnmrZ}cSAAQEul}|#U-Ruz zzIKL=ubWYcub(l8Z!)FcQ5wmvkEwf$tw%Iu({p_KV z%HaA>ypXb2z^PDA*1z3v~Op-ho{3;n1 z7Lkk#$4OobZ%E#Y8cIHke~^5aq><7r>n5dL2H#$GKuWg^i*(TcWG#uZnjOe(%i0M~Vk+Q8Cg>sgZeHF%R z)ji37btk4@JwVE}rnZ!OZ3ijO_eG_=>l#S;*7ue2uRkW`UjK_!V8cVH;KsaCkxh-I zqMK7o#Wo+3zKkd!6_2Qc2mTcqlHjZ%%h1EgB}R!Oz@7nADjpC;Aa|5U1f zu%^`D;3}!%p{Y`%!}X-bhj&X&j&zWk9{E#hcC@C{{OC5R#W8QG<*|WMt78|W*2i;6 zZH^-s9$zW7J&qiE{Du^C;(^ruluqh;W`NY~>^iCYxk*ybi^HVe7q3ZuE)|pdUOFiC zyPO{P1r-=`Z^QrMVJt7}#M&|gpUUd8j;Oiw-mE|CfSL=hgL~rks5$ZcY$xuQ+cG_O zV>ehk)O74A=d2BCwzfG~D(_jcKl8TrVClVQv&PKJb_&=WFkjn2U~|EIJhy_)154xi z9oT#@KSM6C1z_n6MzDooX}zw4EdopLbrftd*caXpz`g^^=zS4v30MZ7nqW)8GW!$* zTLzZNw<*|iu&lln!B&7}N!tr-C0O>fO~F=yWlMJ-Y&DpFx(i@yz;dK-54IL8SNd9D z--G2${}|*cPzDnYMs!1uK?mG1xY+qM28MZ3io!c`DcrurIS51=|T$GD{fP zF0c|=+k))|E1k7E*dDM_*#g1#f|boy5Nsbf}iUb`h+8?k8ZE z!0P2G26h>&VV;a&KY%sJLu2|QSmQi2rdPlk<*fzw6Ij!{UxHl)Ym%4z>Ka({yyRCu zgEh<70qi^4|X{!3uL zfwe0z8SD;NhXP-N-34o3;2_vNuucWmf!zn|Sg;Y;1F$Xy%Yi)v>s)X=*zaK73ib#4 z1FUNyPq0T|Jqo@B`xC5tp@Cq3f%PiX7VI%t&q9mAo`Cf!G!E=3SnopT!JdKjE3^~r zIauGq+rVCc4Jf<>>?K(L!oPt14K}dw39wgSUlk>Pc?~wGDEZ4jU|$zq1oki3kfLM3 z{sS9alzj3H*s!AHlW)O>7VFJY`7p3=iZx^DeK^?gVi&QRT7Hm}M zOkj3kBTGL9vj+<)eHBaxHoA;ISSqm4GM-=#U}MS*2GfI$E7Km#5o~OkrC>7HgfbJs zoWRDHISJ+rHmOVmSZc6|WnX}~fK4fT6U-HCa)sJpZeY_Y6bEw$n_2R0YfzY)<7mV18ipE0+LE z12(Tpb+EKx3#$|XO9!@~3dY&z3$VpiFwQ>d!4_3{29^PANtNqh8Nt2_z#REx0$Ub< zIr7O2wlsjwB@5V!06LefV9NuJfn@_*6|e~`JJ`y=)L=Ql)&#r)L+r5CfygC3Il;aU zL@x2k1-3SD6t+Tk z0k*4dYOs=EJL@$CD+RWv9`e0UX|UZ59Kgze?W_M3tSs2x2JOJgfgNa21FSsQ{w4un z6~GQPDF9Xx>|m3*V3oj*G#Ld}8SHQ?y0$7{$6C>~1%MrGjkU}t5bQ*2tYtn`!H&1l zgH;1N)%qD&b+D6d`h(Q~JJY5WSWU3gZDk$_DjD8V6DM!4wwYi2JF`X1HsyY-5Q8> z!KWSAZv(L|_ymF79&`n)J=onr2f#Xj-3fLF>j-v##D8F&!0rWygLMXb7`zay3)q9; zpTW9<{SkZwtQ*+xBh!O*2m5oRBUlfxMkIaLlml2luxFzxgY^e{IVvC60I(OM$WOlldo_yubRgK@qxOS+4ffBdwP1t5 zUXMmD_8AQJ-zel_pCMrXjxGr{6zuKjtYE{y-i)5ZWS`-(Kj))|GJl_MSYyscp9C8L zW;1#NSTL9rk{fI!m|ch)*eEdDkXB%$!E_-Nz(T<6L$-pA0dokM2NnvJD&zs!STM(s z(_rJk^kd3`jR$iYlNoFRm^`Kr*hH|@V;X`@0&^a75o|J;>zJ)zQ@~t8?ZKvkxsQ1O zHVw=zv?JJbFwf9xVBdmygwnOm05gWtwao-GggybA1?C-k8EiI~*Vs&8bHIGZrUIJ_ z<}-E}*gUW_W7~qw2lE^I3)lj%bYl;JEd)zDE-%<3u=L|Rz!rmjF)tt3cVHRkd4eqg z%P_A!*ix{}^8&$^fn}N(4z?UD>%7@uE5NeMH-fDM%RcWPuvK8$=2rt-4dy>TFW4He z9P{Ubtp&?9e;C;JU^y4Q1zQJ}XW_44>%np_8UVHdEZ?H0U>m{mE?Nr~23BCvWUx(O z`4?RW+YDA{(SERSu!4(Uf<=H8S$q|23s~VLCBe3W6h}ft>&g zToDX*60G`)4q&Iis;zhhb{eeail4#GfYn&}80;)q?Uk3n&Vkih)eY=CSlv~%!7hN+ zS+xu7B3S)Zi@`2|)muFi>@rxx)q}u(0Bf-NEZC1=jaP35y8_l|O)s#Yz?!b94|Wx- z$p#viYhcYc(75~z)@&o$yAIZJBiXwF)?(usu$y45H*Ny^1*}zAL9kn3ZNt34eg$h2 z))nkFSWs9ku;0Mih5ZY52dqQbO|ZLQ?Kcepy9d^3Q){sMU>!G+pFRNVvWfikAz0_l z1;Bm>>$cel_6Jzk&0WAAf%Vv26YNj0?&0Kre}VN1C;xj4)-!xP*b}fm;nTpLg7uDQ z2=)xDUqo@R=U{y!CV{;G8xYY4>?K(LElyy6gAI&$4E74_t1T75UV{zVk{#?Hu&=iq z0Q(ng$d(mg|A7tOng;9**s!e}>@C>Pt%I2C%fPVHhKrH*Ebbd=nh=3uLIba9p}LGVB>a#gE@kY z-MJl12Ai;R0hklm_+5j+oWUmTY6X@WY~rpvU@l-&b{z+E1)IEk6qp;>wB4P++`*>q z!MON(fPK3gIkV8y_;9-9sJCD@K*L%@oI zZ9n!DtOVGuV?ThE1lxJMI#?;NJ;(Ebl?K~=968&!4A{Qo$l1PS!Ssuad|A|gu6~GRis18;U?BGc~SS7F{Cmw-S20MJR99R{wV<)qK1%MqrISVWh?8M2z zU{%46pUMhW4eZn@N3iN(Cr>p4s{wZAR2i_EV5d(_2df2k?$lRcwZYDwLO%7a19ssQ z@~LlKu=A&Jf8bjW?9yr6ANbY>yLg&>yaCt`r^&|~f?Yn1_1Cu%*p<^*e|;N+{dk6a ztqIuGGvsSc!G1b}dl27dU_YP1J&12}uxn@DfVBX-apo3SOR(!_n}D?f`{isYu-0HV z&z=Tr1NQ6LFtD~@x6Wbh@ofk8+gYqVzCmEO&lLr04|eyQA6N&lJLlGebp*SAZW>r8 zuzTljgLMXbc%%p`)diJ6amu z(GklXO;vX^!$L<}EqAmvx}zU0cQjqy(M$^+owMB0IdezO0hT+Oq3Vdw)$YhSr@13} zgu?4+jM%N^B=?x=_5j^?O4`p!Z}oh*0MDY~QKmOGlK z?r4dHjs{xpXkc_li!FDwK;6+Y3muKM+|k(Rjy7BFXpy?3RTes0W4WU>(H*@bj=ocO zwAw;PyDfLL+uV^`bGH^zDX1iq@PEb}a`>Ba>QYrdtd^-CLu8}q4CG+Sq}-HA9VGJU z$SmsC(W2$$YRk0~X8DDiIX|nRdt+qTVVU`^&T3)NR9GU6kjI$|s zD91T6Z@9Z!w7gDjIWo1!+p?cU%Nx{|BXfDYEvL6=IZSOiGI___a%qc}H>)kLNZ1Sp zShO6Ww!AW7mg`%zyj5*EGO5HF4GS^o-om2g?P|-BStQ<;J6N>5Q*C)o!bYQ~Ma#R@ zme(fC@(_!b_o^+gPnhM=7A@~rTi%c`%abfxKB%_5F=3WxS+smuZ8P3oGntm1Qm`%<>(Jmd~m!J0;BWbBmVG zt1YKakY&$si{pGzZMkm3Ebp;s`Lfz_y#!e{G_yDwKdLSFN|@y!iDMujLf3t*J{fNyZbUaShW1F+H%6~zKm`bEx%D)-jtvjG#V{g_G4YbW6`pQ+OkW+ z&iN~gmJMplt_ibj@pZSKm)f#h!Yq%lc+Ng*%kBxYyvU+uKec7ggjrr?(Q;a~WkbR& zTfEEl`$BEmm@vybEWMZOmqBgWD?ygMn59=hewoykGbGHiqeaVE)Rr?Q%(ACN%h}YH zGbPNjk44Kl)Rr?R%<>l&E$38Q&XO?8)h+r)ZnfnC3A5bD;yLG4TP~O&%ifkpBfr{m zn}k`;Z1J26sx7xoh-JNBA-}?mn?C+_#|OUjA+|2ZcE8fhbnk`Fz5OZyh2cBe&di0m zG6&|)JhA1#yij_h^hN21GA+t?{Xb=47c@E_9FwWnPr|Q5Ha1 z2qjK|6-8MLWpR`xP?kbj8f96Owd#+HP#3Q9-p*W*9OK1}utz*lRou?PHb#`$B1ODvVc0f(aw#~n^MoOC#i z|Bgqo*KwH~DvvX_Lk-8uGvzt*+-Np8@>qF;M!U@#?T%}-JFU^~sz$pTaoagpi`&k* zmPWfa8tvL^wCk;ySWXkUHmp1;@=z9-$g+ zvId)}!8FzYk7XL|)@ZOW4YpN-9nfH>)Xd?4$ECPA!sB+_`x}q@8tm`5%u^TFo~NwA zTs2r0&#dNLjGE~l%F|yxM-B%(^JugypwX^~M!Vt~?aFGjtEkZ~C~n^H+#1)fJa=jw zyI-T-VU2btHOA$v#`#^;IQB=4cGoo8-PCAzTch1Qjds7Q+wsSqZ{o&`!B&Im)y(05 zp=DejGIZ2n-QteDLE|3Opm7gs7#w%(4a3#ffpZzH(Z@KAV<%}GJ1_3M85V2UTdu*@ zXs`_$EL?pqIOiQ2?e=Q4JEXzl+#|!@8I5)qHP{smc3sWnnTA^$V|7>E4*mYF!5*s_ z>^;}8r*RKr(6|RN+QhYI)Wx-Dlr`G9XteWGw{tjP^ieZ;rZKI?u^BbmWz}exQ{4`I zBQAl;Hy|IY#OJkAf*EV=9YpkSkT%hVWYFAU;4y>M#bqWJDa*4f9yR_eUAe+OoN4}*CMo=pk#g}*gd@a^BV8$%)z@ho8{y3 zY5A&r!?~JsE$24Q?VWo&_je9<4sl-UywZ7#^A6|Z&ZqHi!T^^+F2h`cT|!*O;kEv1 zmkllvE<0TgxEymi<8sgCg{zILyK6?*0EUMX1gtLTjI9T?R&Q{ zw=Hga+zz>&ay#$#qubAJcijGPd+qkd-Ok;?-Pzs4-N!whdnWf1?&aJoxmR znR{#ZAotGh-QD}R4{#suKGHqZeS-T`_ZjYU-4}WUcvSaj@6p+#r$=9pK_0;#p&pYx zW_m2}Smv?DBg|u~#{rL19+y0Bd))W<+f(N$d%AjN@$|vdjo<<*I zT4P3IR%1?MK4T$duS&*1V@+c{VW_OsS!yKNgI+7k{%Gp zA9Z$|zI?yoLew22R4xoc(GTaPyJ z$tibjPBnbe$z257cqQB$z6NXW$w}Z+db0BJKDR^Ctg7$I{HW7g@3E>Bj5(dJl^2_%z=&A~8v;7MBUG?zB#k<2Gq;IxoCEruz%0&Om( z&E;fy71h>IZ5`DpYMnOWdYukayCcMo(P0(kO5EurZJwqk=csmpYL}_@Bh{|bN!}v) zjpPB&g`Q*Oa#gbTiZ=1^DR)kVP3JTuSY6g-Pw6`TmE0WeEZAjXZv?B>3X;0FDq$5cu zlFlSuNV<}ABk4}kgQO=(FOuFQeMtI}^ds@NpUrrGstq9diewvY zWH`w;BqJdBZDfe)0&fxfg(R3{B*`d}(GbTT_KO$~q0KQQ6G%cy#*&O98Ba2iWD?0_ zk|`upNv4tD5A8DkEy)a$nIyAFW|PbznM*Q{WIo9Pl7%FTNEVZPN3w)uDakUDUe zR+6kDSxvHrWG%_}B>$}mvWsLl$sUru zB>PDAlN=y9NOFkeFv$^;qa?>jj+2}qIZ1Mgv;B00JJt3BQ@@T>n@OFAQf(H=0@@r&wXszDhHAq}CXob_Tq2o42GUcL3nW)b z&XWwHz2hLO{73SJI{#E!(CL`RZ}#DPRl;z%NsIFUG$q$Y78aV2phaVPO0@gy;j7)iWHyh(gWd`bLB z(vS=x8BCIvBpt~YBqkYpsuMv{pnGf5VbtR&e71S zkQ5{-L{gZf2uV?rVkBRZ6elS`Qj(+;NokTYBxOm;k(4K?KvI#U5=mu}DkK3Ufh1K) zs*zMDsX7EZF2WCzJ^l6@ox zNsf>lCpkrO79!Q5+69u!Bv(kTk=!7;Me-ZTJ(7ncrfaKDwZ|kcNM4crOY#NYasHAjwRUjRe1J!)$Xyq^4BMM^cca7)dFTvLqEqDwELA z+0sDR)`Cbas8*Mx0ZC($W+W|1+K>d1bR_9Q(j6kTrdltOz9a)kz9tz$GMt2F(3WP< zmS)hFW>9KJHJV0SnnqiiL0g(ZTbe;znn7EdL0g(ZTbe;znn5W&Ne9|oPqLY03(0np zT_k%+4v-usIYx34B6X(P8Ip@6S4e2`Y-#drY4U7o@@#4HY-#drO_SG+YBYJa&q!X9 zye9b%V#i2qNbE@*Nt_{4PpY|+c#s%Ld`M{W>@tyLC!r~`D?m~hBK4sfO_^N@lF}qJ zWp*@Wb~I&nG-Y-)Wp*@Mb~Ia3f2z@x+0m5Q(UjTIl-bdg+0m5Q(RJ9F&Z-~PzJf>t zsWymYD9JY@BS}I?#*$1RnM^W`WClbUOtsl0^GFtwd`Gg3WF^TOl652-Nob;^VN|2p zvZL9uquH{f*|MYAvZL9uquH{f*|MXFvO5ovMo{e%$&VygNv@OpLUNnrF3AIuKS=(9 zNLffs*YT9t3zAnP|B}3g*h?gKB&kSf^6X8MM=okllV?wpXHS!7Pm^b#hU5#9j3m^D zJx!y1PKZSQY@dfDKS?2yq9nyhN|BT$p$WC83ALvQl_&!2X;$rNR_$q4?P*r+o07C3 zX-(1&B2lDB6e-eNk_9A-NtTlMldK?FOR}ECH1;&?5)HdV!!FUVOEl~f4ZB26DACwU zH1-mWy<{4D8g_|>U7}%^XxJqhc8P{vDnLSGFVWabH1?8d>}kX$8gYq6T%r+|XvA%3 z#3dRM8ya>SJ&6;E3yC|4fyA4{k0c#Q28cw1Xp@;F8wp*i4V}16K9a&D#Yjq!lqR8Z zmda2qfTS8pZ4w$?8ya1kRwQjnC`fF&k@SSv54In|SbMBi_IvR%O;=7=p6e>w5wXV8uT-TFoeRO@fZUEK3(T(7`QB+H#OUrbb@bXZXjbw~2lKbufQ(`T2ExE1@YW9EGKW6rC?B6o`hxBUkHAw`$c-%>~ zGgP~1e~IY=bb(w~osKwUf0*fPb#_eWNJhWZ73aEAWHcwe(%eLg@MgNUp7y;M{v?wF M^Q+1jCWW#80SD`%`2YX_ diff --git a/target/scala-2.12/classes/lsu/lsu_bus_intf.class b/target/scala-2.12/classes/lsu/lsu_bus_intf.class index c414e25b1f0c024eff711f07303f01c2bd7ddfc5..30093461867155712ea9660d14816e60653e521a 100644 GIT binary patch delta 146 zcmX@Po%`f=?uIRlvdbCOrWdYa6q#0}Hj9Ea+eKnAhZQrz-ar>s#OyULren>Ef